{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$10": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$11": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$12": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$8": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$9": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$13": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$14": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$15": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$16": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$17": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$18": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$19": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$20": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$21": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$22": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$23": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$24": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$25": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:10.1-10.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:10.68-10.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:12.1-12.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:12.68-12.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:11.1-11.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:11.68-11.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:360.1-366.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:361.19-361.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:362.9-362.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:361.8-361.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:361.14-361.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:383.1-387.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:384.14-384.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:385.9-385.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:390.1-397.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:391.14-391.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:391.8-391.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:394.9-394.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:393.8-393.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:392.14-392.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:392.8-392.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:400.1-715.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.69-425.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.134-419.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.8-420.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.8-417.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.8-418.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.102-418.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.144-420.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.102-420.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.54-420.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.80-417.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.38-417.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.8-419.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.46-419.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.90-419.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.8-421.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.70-421.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.180-419.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.114-417.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.144-418.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.56-418.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.36-421.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.224-419.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.127-437.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.85-437.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.37-437.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.111-436.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.73-436.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.105-438.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.9-437.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.9-438.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.133-438.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.9-439.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.57-438.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.102-410.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.38-410.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.73-430.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.103-430.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.9-433.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.41-433.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.73-433.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.105-433.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.9-434.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.41-434.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.73-434.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.105-434.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.9-435.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.41-435.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.9-431.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.73-435.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.105-435.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.9-436.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.41-436.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.39-431.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.69-431.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.99-431.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.9-432.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.39-432.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.69-432.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.99-432.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.9-429.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.43-429.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.9-430.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.70-410.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.8-411.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.38-411.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.68-413.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.100-413.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.8-414.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.40-414.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.72-414.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.104-414.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.8-415.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.40-415.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.72-415.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.104-415.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.68-411.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.8-416.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.40-416.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.72-416.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.104-416.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.98-411.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.8-412.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.38-412.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.68-412.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.98-412.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.8-413.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.38-413.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.77-429.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.111-429.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.41-430.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:406.8-406.17"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:402.8-402.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.33-428.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.9-428.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.104-421.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.51-439.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.8-410.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.8-424.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.30-424.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.93-425.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.157-419.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.31-420.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.23-417.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.32-418.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.123-418.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.165-420.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.123-420.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:420.78-420.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.97-417.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.59-417.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.27-419.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.68-419.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.112-419.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.22-421.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.87-421.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.202-419.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:417.133-417.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.165-418.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:418.79-418.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.53-421.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:419.246-419.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.147-437.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.106-437.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.61-437.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.129-436.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.92-436.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.119-438.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:437.23-437.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.33-438.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.152-438.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.30-439.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:438.81-438.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.119-410.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.54-410.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.88-430.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.118-430.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.25-433.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.57-433.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.89-433.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:433.121-433.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.25-434.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.57-434.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.89-434.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:434.121-434.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.25-435.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.57-435.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.24-431.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.89-435.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:435.121-435.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.25-436.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:436.57-436.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.54-431.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.84-431.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:431.114-431.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.24-432.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.54-432.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.84-432.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:432.114-432.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.26-429.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.60-429.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.25-430.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.86-410.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.23-411.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.53-411.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.84-413.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.116-413.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.24-414.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.56-414.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.88-414.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:414.120-414.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.24-415.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.56-415.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.88-415.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:415.120-415.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.83-411.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.24-416.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.56-416.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.88-416.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:416.120-416.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:411.113-411.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.23-412.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.53-412.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.83-412.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:412.113-412.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.23-413.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:413.53-413.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.94-429.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:429.128-429.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:430.57-430.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:408.8-408.17"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:404.8-404.17"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.45-428.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.21-428.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:421.121-421.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.68-439.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:410.23-410.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.19-424.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.42-424.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.22-427.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.30-427.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.101-427.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.110-427.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.38-427.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.46-427.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.54-427.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.62-427.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.70-427.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.77-427.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.85-427.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.93-427.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.9-441.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.18-441.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.99-441.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.109-441.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.119-441.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.129-441.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.139-441.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.149-441.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.159-441.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.169-441.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.179-441.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.189-441.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.27-441.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.36-441.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.45-441.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.54-441.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.63-441.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.72-441.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.81-441.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:441.90-441.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.74-424.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.8-425.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.41-425.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.24-425.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.85-424.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.57-425.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:444.9-444.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:443.9-443.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.117-425.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:425.132-425.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.8-426.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.21-426.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.34-426.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.47-426.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.60-426.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.73-426.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.86-426.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:426.99-426.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.71-440.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.85-440.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.99-440.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.113-440.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.127-440.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.141-440.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.155-440.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.169-440.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:427.8-427.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.8-423.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.20-423.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.32-423.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.44-423.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.56-423.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.68-423.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.80-423.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.61-440.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.54-424.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.85-439.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.98-439.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.111-439.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:439.124-439.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.9-440.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.22-440.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.35-440.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:440.48-440.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:423.92-423.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.8-422.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.21-422.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.34-422.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.47-422.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.60-422.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.73-422.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.86-422.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:422.99-422.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:424.63-424.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:409.52-409.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.97-428.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:409.30-409.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.77-428.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:409.8-409.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.57-428.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:409.63-409.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:428.114-428.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:342.1-348.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:343.8-343.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.79-344.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.71-344.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.63-344.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.55-344.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.47-344.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.39-344.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.31-344.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.23-344.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.15-344.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:343.28-343.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:344.9-344.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:343.13-343.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:343.18-343.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:207.1-213.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:208.8-208.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:209.12-209.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:208.24-208.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:208.11-208.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:208.18-208.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:209.9-209.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:216.1-222.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:217.8-217.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:218.9-218.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:351.1-357.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:352.8-352.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:353.12-353.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:352.11-352.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:352.32-352.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:352.19-352.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:352.26-352.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:353.9-353.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:460.1-674.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.91-462.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.85-462.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.30-462.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.23-462.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.16-462.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.9-462.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.79-462.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.73-462.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.67-462.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.61-462.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.55-462.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.49-462.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.43-462.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:462.37-462.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.91-468.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.85-468.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.30-468.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.23-468.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.16-468.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.9-468.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.79-468.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.73-468.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.67-468.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.61-468.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.55-468.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.49-468.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.43-468.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:468.37-468.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:463.9-463.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:469.9-469.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:463.20-463.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:469.20-469.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:464.21-464.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:464.15-464.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:464.9-464.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:470.21-470.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:470.15-470.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:470.9-470.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.119-461.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.113-461.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.58-461.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.51-461.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.44-461.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.37-461.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.30-461.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.23-461.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.16-461.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.9-461.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.107-461.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.101-461.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.95-461.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.89-461.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.83-461.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.77-461.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.71-461.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:461.65-461.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.119-467.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.113-467.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.58-467.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.51-467.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.44-467.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.37-467.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.30-467.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.23-467.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.16-467.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.9-467.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.107-467.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.101-467.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.95-467.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.89-467.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.83-467.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.77-467.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.71-467.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:467.65-467.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.120-465.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.114-465.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.59-465.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.52-465.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.45-465.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.38-465.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.31-465.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.24-465.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.17-465.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.10-465.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.108-465.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.102-465.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.96-465.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.90-465.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.84-465.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.78-465.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.72-465.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:465.66-465.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.120-471.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.114-471.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.59-471.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.52-471.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.45-471.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.38-471.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.31-471.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.24-471.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.17-471.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.10-471.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.108-471.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.102-471.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.96-471.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.90-471.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.84-471.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.78-471.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.72-471.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:471.66-471.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:463.14-463.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:469.14-469.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:463.31-463.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:469.31-469.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:463.26-463.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:469.26-469.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:324.1-339.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:332.20-332.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:332.9-332.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.67-325.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.8-325.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:330.9-330.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:330.17-330.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:330.23-330.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:328.41-328.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:328.30-328.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:328.19-328.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:328.8-328.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:327.41-327.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:327.30-327.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:327.19-327.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:327.8-327.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:326.8-326.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.73-329.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:332.30-332.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.30-329.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.13-329.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.22-329.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.27-331.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.18-331.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.9-331.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.21-325.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.14-325.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.54-325.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.41-325.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:325.28-325.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.8-329.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:326.14-326.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:332.39-332.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.60-329.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.43-329.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:329.52-329.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.54-331.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.45-331.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:331.36-331.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:376.1-380.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:377.8-377.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:377.14-377.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:378.9-378.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:377.20-377.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:369.1-373.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:370.8-370.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:371.9-371.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:370.15-370.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:718.1-728.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:722.8-722.15"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:723.9-723.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:720.8-720.15"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:747.1-750.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:2.1-2.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:2.45-2.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:2.59-2.60"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:4.1-4.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:4.45-4.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:4.59-4.60"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:3.1-3.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:3.45-3.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:3.59-3.60"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:241.1-246.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:242.28-242.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:242.17-242.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.9-243.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.13-243.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.17-243.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.21-243.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.25-243.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.29-243.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:243.33-243.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:242.23-242.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:242.11-242.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:226.17-226.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:249.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:250.8-250.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:250.11-250.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:250.19-250.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:252.9-252.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:252.13-252.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:252.17-252.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:252.21-252.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:252.25-252.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.26-251.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.17-251.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.8-251.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:250.31-250.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:250.25-250.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.53-251.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.44-251.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:251.35-251.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:13.1-13.139"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:13.59-13.60"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:410.1-412.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:410.18-410.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:410.28-410.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:189.1-204.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:200.39-200.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:200.33-200.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:200.26-200.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:199.28-199.33"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:199.21-199.26"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:200.9-200.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:199.15-199.19"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:199.9-199.13"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:196.15-196.20"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:196.8-196.13"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:200.17-200.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:191.8-191.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:195.8-195.11"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:198.9-198.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:193.8-193.11"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:5.1-5.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:5.59-5.60"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:6.1-6.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:6.59-6.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:8.1-8.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:8.59-8.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:7.1-7.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:7.59-7.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.25-275.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.29-275.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.33-275.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.37-275.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.41-275.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.45-275.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.49-275.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.14-275.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.20-275.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:275.8-275.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:259.19-259.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:259.23-259.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:259.14-259.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.41-291.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:298.1-303.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.16-299.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.20-299.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.41-299.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.29-299.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.24-299.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:299.35-299.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:14.1-14.146"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:14.59-14.60"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_io.vh:14.69-14.71"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:283.21-283.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:283.16-283.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:283.27-283.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:731.1-736.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:733.9-733.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:733.16-733.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:732.8-732.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:732.14-732.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:732.31-732.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:732.25-732.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:732.19-732.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:760.1-850.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.90-765.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.84-765.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.29-765.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.22-765.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.15-765.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.8-765.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.78-765.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.72-765.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.66-765.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.60-765.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.54-765.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.48-765.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.42-765.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:765.36-765.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.56-763.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.50-763.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.44-763.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.38-763.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.32-763.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.26-763.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.20-763.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.14-763.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:763.8-763.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.25-764.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.20-764.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.14-764.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.8-764.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.8-766.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.30-764.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.19-766.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.35-764.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.37-766.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.31-766.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.25-766.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.53-764.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.47-764.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:764.41-764.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.101-762.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.96-762.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.50-762.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.44-762.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.38-762.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.32-762.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.26-762.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.20-762.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.14-762.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.8-762.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.110-761.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.104-761.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.91-762.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.98-761.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.92-761.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.86-761.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.80-761.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.74-761.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.68-761.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.62-761.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.56-761.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.50-761.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.44-761.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.86-762.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.38-761.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.32-761.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.26-761.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.20-761.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.14-761.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:761.8-761.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.81-762.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.76-762.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.71-762.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.66-762.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.61-762.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:762.56-762.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.102-768.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.97-768.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.51-768.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.45-768.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.39-768.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.33-768.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.27-768.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.21-768.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.15-768.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.9-768.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.111-767.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.105-767.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.92-768.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.99-767.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.93-767.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.87-767.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.81-767.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.75-767.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.69-767.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.63-767.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.57-767.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.51-767.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.45-767.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.87-768.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.39-767.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.33-767.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.27-767.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.21-767.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.15-767.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:767.9-767.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.82-768.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.77-768.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.72-768.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.67-768.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.62-768.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:768.57-768.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.13-766.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:766.43-766.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:740.1-744.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:741.8-741.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:753.1-756.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:754.13-754.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:754.8-754.11"
          }
        }
      }
    },
    "TRELLIS_COMB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:416.1-457.10"
      },
      "parameter_default_values": {
        "CCU2_INJECT1": "NO",
        "INITVAL": "0000000000000000",
        "IS_Z1": "0",
        "MODE": "LOGIC",
        "WREMUX": "WRE"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WD": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "OFX": {
          "direction": "output",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:417.8-417.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:417.11-417.12"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:417.14-417.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:417.17-417.18"
          }
        },
        "F": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:422.9-422.10"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:418.13-418.15"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:418.8-418.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:422.12-422.15"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:418.17-418.20"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:418.22-418.25"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:417.20-417.21"
          }
        },
        "OFX": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:422.17-422.20"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:420.8-420.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:420.14-420.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:420.20-420.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:420.26-420.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:421.13-421.16"
          }
        },
        "WD": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:419.8-419.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:421.8-421.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.1-376.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:380.1-406.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:382.8-382.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:383.8-383.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:385.9-385.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:384.8-384.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:306.1-312.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.28-307.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.22-307.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:308.9-308.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.37-307.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.16-307.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.8-307.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:307.12-307.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:315.1-321.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.28-316.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.22-316.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:317.9-317.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.34-316.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.16-316.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.8-316.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:316.12-316.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": "00000000000000000000000000000001",
        "src": "hdl/top.sv:1.1-129.10"
      },
      "ports": {
        "clk_in": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "spi_sck": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "spi_mosi": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "spi_cs": {
          "direction": "input",
          "bits": [ 14 ]
        }
      },
      "cells": {
        "cpu.alu_out_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 16 ],
            "C": [ 17 ],
            "D": [ 18 ],
            "Z": [ 19 ]
          }
        },
        "cpu.alu_out_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 21 ],
            "C": [ 22 ],
            "D": [ 23 ],
            "Z": [ 18 ]
          }
        },
        "cpu.alu_out_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 25 ],
            "D": [ 26 ],
            "Z": [ 21 ]
          }
        },
        "cpu.alu_out_LUT4_Z_D_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 29 ],
            "D": [ 30 ],
            "Z": [ 23 ]
          }
        },
        "cpu.alu_out_LUT4_Z_D_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 31 ],
            "C": [ 29 ],
            "D": [ 30 ],
            "Z": [ 22 ]
          }
        },
        "cpu.alu_out_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 32 ],
            "BLUT": [ 33 ],
            "C0": [ 20 ],
            "Z": [ 34 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 35 ],
            "BLUT": [ 36 ],
            "C0": [ 20 ],
            "Z": [ 37 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_10": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 38 ],
            "BLUT": [ 39 ],
            "C0": [ 40 ],
            "Z": [ 41 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_10_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 42 ],
            "C": [ 43 ],
            "D": [ 44 ],
            "Z": [ 38 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_10_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 39 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_10_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 42 ],
            "D": [ 43 ],
            "Z": [ 40 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_10_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 46 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 44 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_11": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 47 ],
            "BLUT": [ 48 ],
            "C0": [ 49 ],
            "Z": [ 50 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_11_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 51 ],
            "C": [ 52 ],
            "D": [ 53 ],
            "Z": [ 47 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_11_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 48 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_11_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 51 ],
            "D": [ 52 ],
            "Z": [ 49 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_11_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 53 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_12": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 56 ],
            "BLUT": [ 57 ],
            "C0": [ 20 ],
            "Z": [ 58 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_12_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 60 ],
            "C": [ 61 ],
            "D": [ 26 ],
            "Z": [ 56 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_12_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 61 ],
            "Z": [ 57 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_13": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 62 ],
            "BLUT": [ 63 ],
            "C0": [ 20 ],
            "Z": [ 64 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_13_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 66 ],
            "C": [ 67 ],
            "D": [ 26 ],
            "Z": [ 62 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_13_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 67 ],
            "Z": [ 63 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_14": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 68 ],
            "BLUT": [ 69 ],
            "C0": [ 20 ],
            "Z": [ 70 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_14_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 72 ],
            "C": [ 73 ],
            "D": [ 26 ],
            "Z": [ 68 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_14_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 73 ],
            "Z": [ 69 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_15": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 74 ],
            "BLUT": [ 75 ],
            "C0": [ 20 ],
            "Z": [ 76 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_15_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 78 ],
            "C": [ 79 ],
            "D": [ 26 ],
            "Z": [ 74 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_15_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 79 ],
            "Z": [ 75 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_16": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 80 ],
            "BLUT": [ 81 ],
            "C0": [ 82 ],
            "Z": [ 83 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_16_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 84 ],
            "C": [ 85 ],
            "D": [ 86 ],
            "Z": [ 80 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_16_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 81 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_16_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 84 ],
            "D": [ 85 ],
            "Z": [ 82 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_16_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 88 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 86 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_17": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 89 ],
            "BLUT": [ 90 ],
            "C0": [ 91 ],
            "Z": [ 92 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_17_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 93 ],
            "C": [ 94 ],
            "D": [ 95 ],
            "Z": [ 89 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_17_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 90 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_17_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 93 ],
            "D": [ 94 ],
            "Z": [ 91 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_17_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 97 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 95 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_18": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 98 ],
            "BLUT": [ 99 ],
            "C0": [ 100 ],
            "Z": [ 101 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_18_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 102 ],
            "C": [ 103 ],
            "D": [ 104 ],
            "Z": [ 98 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_18_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 99 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_18_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 102 ],
            "D": [ 103 ],
            "Z": [ 100 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_18_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 106 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 104 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_19": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 107 ],
            "BLUT": [ 108 ],
            "C0": [ 109 ],
            "Z": [ 110 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_19_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 111 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 107 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_19_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 108 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_19_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 111 ],
            "D": [ 112 ],
            "Z": [ 109 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_19_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 115 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 113 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 117 ],
            "C": [ 118 ],
            "D": [ 26 ],
            "Z": [ 35 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 118 ],
            "Z": [ 36 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 119 ],
            "BLUT": [ 120 ],
            "C0": [ 28 ],
            "Z": [ 118 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 121 ],
            "D": [ 122 ],
            "Z": [ 119 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 121 ],
            "D": [ 122 ],
            "Z": [ 120 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 123 ],
            "BLUT": [ 124 ],
            "C0": [ 20 ],
            "Z": [ 125 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_20": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 126 ],
            "BLUT": [ 127 ],
            "C0": [ 128 ],
            "Z": [ 129 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_20_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 130 ],
            "C": [ 131 ],
            "D": [ 132 ],
            "Z": [ 126 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_20_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 127 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_20_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 130 ],
            "D": [ 131 ],
            "Z": [ 128 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_20_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 134 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 132 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_21": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 135 ],
            "BLUT": [ 136 ],
            "C0": [ 137 ],
            "Z": [ 138 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_21_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 139 ],
            "C": [ 140 ],
            "D": [ 141 ],
            "Z": [ 135 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_21_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 136 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_21_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 139 ],
            "D": [ 140 ],
            "Z": [ 137 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_21_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 142 ],
            "B": [ 143 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 141 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_22": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 144 ],
            "BLUT": [ 145 ],
            "C0": [ 146 ],
            "Z": [ 147 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_22_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 148 ],
            "C": [ 149 ],
            "D": [ 150 ],
            "Z": [ 144 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_22_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 145 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_22_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 148 ],
            "D": [ 149 ],
            "Z": [ 146 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_22_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 152 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 150 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_23": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 153 ],
            "BLUT": [ 154 ],
            "C0": [ 155 ],
            "Z": [ 156 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_23_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 157 ],
            "C": [ 158 ],
            "D": [ 159 ],
            "Z": [ 153 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_23_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 154 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_23_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 157 ],
            "D": [ 158 ],
            "Z": [ 155 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_23_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 160 ],
            "B": [ 161 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 159 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_24": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 162 ],
            "BLUT": [ 163 ],
            "C0": [ 20 ],
            "Z": [ 164 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_24_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 165 ],
            "B": [ 166 ],
            "C": [ 167 ],
            "D": [ 26 ],
            "Z": [ 162 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_24_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 167 ],
            "Z": [ 163 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_25": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 168 ],
            "BLUT": [ 169 ],
            "C0": [ 20 ],
            "Z": [ 170 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_25_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 171 ],
            "B": [ 172 ],
            "C": [ 173 ],
            "D": [ 26 ],
            "Z": [ 168 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_25_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 173 ],
            "Z": [ 169 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_26": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 174 ],
            "BLUT": [ 175 ],
            "C0": [ 176 ],
            "Z": [ 177 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_26_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 178 ],
            "C": [ 179 ],
            "D": [ 180 ],
            "Z": [ 174 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_26_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 175 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_26_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 178 ],
            "D": [ 179 ],
            "Z": [ 176 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_26_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 182 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 180 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_27": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 183 ],
            "BLUT": [ 184 ],
            "C0": [ 185 ],
            "Z": [ 186 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_27_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 187 ],
            "C": [ 188 ],
            "D": [ 189 ],
            "Z": [ 183 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_27_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 184 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_27_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 187 ],
            "D": [ 188 ],
            "Z": [ 185 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_27_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 190 ],
            "B": [ 191 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 189 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_28": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 192 ],
            "BLUT": [ 193 ],
            "C0": [ 194 ],
            "Z": [ 195 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_28_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 196 ],
            "C": [ 197 ],
            "D": [ 198 ],
            "Z": [ 192 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_28_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 193 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_28_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 196 ],
            "D": [ 197 ],
            "Z": [ 194 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_28_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 199 ],
            "B": [ 200 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 198 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_29": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 201 ],
            "BLUT": [ 202 ],
            "C0": [ 203 ],
            "Z": [ 204 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_29_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 205 ],
            "C": [ 206 ],
            "D": [ 207 ],
            "Z": [ 201 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_29_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 202 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_29_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 205 ],
            "D": [ 206 ],
            "Z": [ 203 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_29_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 208 ],
            "B": [ 209 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 207 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 210 ],
            "B": [ 211 ],
            "C": [ 212 ],
            "D": [ 26 ],
            "Z": [ 123 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 212 ],
            "Z": [ 124 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 213 ],
            "BLUT": [ 214 ],
            "C0": [ 20 ],
            "Z": [ 215 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_30": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 216 ],
            "BLUT": [ 217 ],
            "C0": [ 20 ],
            "Z": [ 218 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_30_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 219 ],
            "B": [ 220 ],
            "C": [ 221 ],
            "D": [ 26 ],
            "Z": [ 216 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_30_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 221 ],
            "Z": [ 217 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 222 ],
            "B": [ 223 ],
            "C": [ 224 ],
            "D": [ 26 ],
            "Z": [ 213 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 224 ],
            "Z": [ 214 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_4": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 225 ],
            "BLUT": [ 226 ],
            "C0": [ 227 ],
            "Z": [ 228 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_4_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 229 ],
            "C": [ 230 ],
            "D": [ 231 ],
            "Z": [ 225 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_4_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 226 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_4_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 229 ],
            "D": [ 230 ],
            "Z": [ 227 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_4_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 232 ],
            "B": [ 233 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 231 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_5": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 234 ],
            "BLUT": [ 235 ],
            "C0": [ 236 ],
            "Z": [ 237 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_5_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 238 ],
            "C": [ 239 ],
            "D": [ 240 ],
            "Z": [ 234 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_5_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 235 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_5_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 28 ],
            "C": [ 238 ],
            "D": [ 239 ],
            "Z": [ 236 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_5_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 241 ],
            "B": [ 242 ],
            "C": [ 26 ],
            "D": [ 20 ],
            "Z": [ 240 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_6": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 243 ],
            "BLUT": [ 244 ],
            "C0": [ 20 ],
            "Z": [ 245 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_6_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 246 ],
            "B": [ 247 ],
            "C": [ 248 ],
            "D": [ 26 ],
            "Z": [ 243 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_6_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 248 ],
            "Z": [ 244 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_7": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 249 ],
            "BLUT": [ 250 ],
            "C0": [ 20 ],
            "Z": [ 251 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_7_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 252 ],
            "B": [ 253 ],
            "C": [ 254 ],
            "D": [ 26 ],
            "Z": [ 249 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_7_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 254 ],
            "Z": [ 250 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_8": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 255 ],
            "BLUT": [ 256 ],
            "C0": [ 20 ],
            "Z": [ 257 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_8_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 258 ],
            "B": [ 259 ],
            "C": [ 260 ],
            "D": [ 26 ],
            "Z": [ 255 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_8_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 260 ],
            "Z": [ 256 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_9": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 261 ],
            "BLUT": [ 262 ],
            "C0": [ 20 ],
            "Z": [ 263 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_9_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 264 ],
            "B": [ 265 ],
            "C": [ 266 ],
            "D": [ 26 ],
            "Z": [ 261 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_9_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 266 ],
            "Z": [ 262 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 267 ],
            "B": [ 268 ],
            "C": [ 269 ],
            "D": [ 26 ],
            "Z": [ 32 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 269 ],
            "Z": [ 33 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 122 ],
            "A1": [ 270 ],
            "B0": [ 121 ],
            "B1": [ 271 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 272 ],
            "COUT": [ 273 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 116 ],
            "S1": [ 267 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_CCU2C_S1_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 121 ],
            "A1": [ 271 ],
            "B0": [ 122 ],
            "B1": [ 270 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 274 ],
            "COUT": [ 275 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 117 ],
            "S1": [ 268 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 276 ],
            "BLUT": [ 277 ],
            "C0": [ 28 ],
            "Z": [ 269 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 270 ],
            "D": [ 271 ],
            "Z": [ 276 ]
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 270 ],
            "D": [ 271 ],
            "Z": [ 277 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 34 ],
            "LSR": [ "0" ],
            "Q": [ 278 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 37 ],
            "LSR": [ "0" ],
            "Q": [ 279 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 41 ],
            "LSR": [ "0" ],
            "Q": [ 280 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 50 ],
            "LSR": [ "0" ],
            "Q": [ 281 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 58 ],
            "LSR": [ "0" ],
            "Q": [ 282 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 64 ],
            "LSR": [ "0" ],
            "Q": [ 283 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 70 ],
            "LSR": [ "0" ],
            "Q": [ 284 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 76 ],
            "LSR": [ "0" ],
            "Q": [ 285 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 83 ],
            "LSR": [ "0" ],
            "Q": [ 286 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 92 ],
            "LSR": [ "0" ],
            "Q": [ 287 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 101 ],
            "LSR": [ "0" ],
            "Q": [ 288 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 110 ],
            "LSR": [ "0" ],
            "Q": [ 289 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 125 ],
            "LSR": [ "0" ],
            "Q": [ 290 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 129 ],
            "LSR": [ "0" ],
            "Q": [ 291 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 138 ],
            "LSR": [ "0" ],
            "Q": [ 292 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 147 ],
            "LSR": [ "0" ],
            "Q": [ 293 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 156 ],
            "LSR": [ "0" ],
            "Q": [ 294 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 164 ],
            "LSR": [ "0" ],
            "Q": [ 295 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 170 ],
            "LSR": [ "0" ],
            "Q": [ 296 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 177 ],
            "LSR": [ "0" ],
            "Q": [ 297 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 186 ],
            "LSR": [ "0" ],
            "Q": [ 298 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 195 ],
            "LSR": [ "0" ],
            "Q": [ 299 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 204 ],
            "LSR": [ "0" ],
            "Q": [ 300 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 215 ],
            "LSR": [ "0" ],
            "Q": [ 301 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 218 ],
            "LSR": [ "0" ],
            "Q": [ 302 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 19 ],
            "LSR": [ "0" ],
            "Q": [ 303 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 228 ],
            "LSR": [ "0" ],
            "Q": [ 304 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 237 ],
            "LSR": [ "0" ],
            "Q": [ 305 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 245 ],
            "LSR": [ "0" ],
            "Q": [ 306 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 251 ],
            "LSR": [ "0" ],
            "Q": [ 307 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 257 ],
            "LSR": [ "0" ],
            "Q": [ 308 ]
          }
        },
        "cpu.alu_out_q_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 263 ],
            "LSR": [ "0" ],
            "Q": [ 309 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 310 ],
            "B1": [ 311 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 312 ],
            "COUT": [ 313 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 314 ],
            "S1": [ 315 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 316 ],
            "B1": [ 317 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 318 ],
            "COUT": [ 312 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 319 ],
            "S1": [ 320 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 321 ],
            "B1": [ 322 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 323 ],
            "COUT": [ 324 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 325 ],
            "S1": [ 326 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 327 ],
            "B1": [ 328 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 329 ],
            "COUT": [ 323 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 330 ],
            "S1": [ 331 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 332 ],
            "B1": [ 333 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 334 ],
            "COUT": [ 329 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 335 ],
            "S1": [ 336 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 337 ],
            "B1": [ 338 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 339 ],
            "COUT": [ 334 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 340 ],
            "S1": [ 341 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 342 ],
            "B1": [ 343 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 344 ],
            "COUT": [ 339 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 345 ],
            "S1": [ 346 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 347 ],
            "B1": [ 348 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 349 ],
            "COUT": [ 344 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 350 ],
            "S1": [ 351 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 352 ],
            "B1": [ 353 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 354 ],
            "COUT": [ 349 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 355 ],
            "S1": [ 356 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 357 ],
            "B1": [ 358 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 359 ],
            "COUT": [ 354 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 360 ],
            "S1": [ 361 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 362 ],
            "B1": [ 363 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 364 ],
            "COUT": [ 359 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 365 ],
            "S1": [ 366 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 367 ],
            "B1": [ 368 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 369 ],
            "COUT": [ 364 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 370 ],
            "S1": [ 371 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 372 ],
            "B1": [ 373 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 374 ],
            "COUT": [ 375 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 376 ],
            "S1": [ 377 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 378 ],
            "B1": [ 379 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 380 ],
            "COUT": [ 381 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 382 ],
            "S1": [ 383 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 384 ],
            "B1": [ 385 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 386 ],
            "COUT": [ 369 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 387 ],
            "S1": [ 388 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 389 ],
            "B1": [ 390 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 391 ],
            "COUT": [ 386 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 392 ],
            "S1": [ 393 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 394 ],
            "B1": [ 395 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 396 ],
            "COUT": [ 391 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 397 ],
            "S1": [ 398 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_24": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 399 ],
            "B1": [ 400 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 401 ],
            "COUT": [ 396 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 402 ],
            "S1": [ 403 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_25": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 404 ],
            "B1": [ 405 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 406 ],
            "COUT": [ 401 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 407 ],
            "S1": [ 408 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_26": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 409 ],
            "B1": [ 410 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 411 ],
            "COUT": [ 406 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 412 ],
            "S1": [ 413 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_27": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 414 ],
            "B1": [ 415 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 416 ],
            "COUT": [ 411 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 417 ],
            "S1": [ 418 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_28": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 419 ],
            "B1": [ 420 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 421 ],
            "COUT": [ 416 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 422 ],
            "S1": [ 423 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_29": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 424 ],
            "B1": [ 425 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 426 ],
            "COUT": [ 421 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 427 ],
            "S1": [ 428 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 429 ],
            "B1": [ 430 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 431 ],
            "COUT": [ 374 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 432 ],
            "S1": [ 433 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_30": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 434 ],
            "B1": [ 435 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 313 ],
            "COUT": [ 426 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 436 ],
            "S1": [ 437 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_31": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 438 ],
            "B1": [ 439 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 380 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 440 ],
            "S1": [ 441 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 442 ],
            "B1": [ 443 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 444 ],
            "COUT": [ 431 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 445 ],
            "S1": [ 446 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 447 ],
            "B1": [ 448 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 449 ],
            "COUT": [ 444 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 450 ],
            "S1": [ 451 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 452 ],
            "B1": [ 453 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 454 ],
            "COUT": [ 449 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 455 ],
            "S1": [ 456 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 457 ],
            "B1": [ 458 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 459 ],
            "COUT": [ 454 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 460 ],
            "S1": [ 461 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 462 ],
            "B1": [ 463 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 324 ],
            "COUT": [ 459 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 464 ],
            "S1": [ 465 ]
          }
        },
        "cpu.count_cycle_CCU2C_B0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 466 ],
            "B1": [ 467 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 381 ],
            "COUT": [ 318 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 468 ],
            "S1": [ 469 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 377 ],
            "LSR": [ 470 ],
            "Q": [ 373 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 376 ],
            "LSR": [ 471 ],
            "Q": [ 372 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 461 ],
            "LSR": [ 472 ],
            "Q": [ 458 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 472 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 460 ],
            "LSR": [ 473 ],
            "Q": [ 457 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 473 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 465 ],
            "LSR": [ 474 ],
            "Q": [ 463 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 474 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 464 ],
            "LSR": [ 475 ],
            "Q": [ 462 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 475 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 326 ],
            "LSR": [ 476 ],
            "Q": [ 322 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 476 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 325 ],
            "LSR": [ 477 ],
            "Q": [ 321 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 477 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 331 ],
            "LSR": [ 478 ],
            "Q": [ 328 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 478 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 330 ],
            "LSR": [ 479 ],
            "Q": [ 327 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 479 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 336 ],
            "LSR": [ 480 ],
            "Q": [ 333 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 480 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 335 ],
            "LSR": [ 481 ],
            "Q": [ 332 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 481 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 471 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 433 ],
            "LSR": [ 482 ],
            "Q": [ 430 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 341 ],
            "LSR": [ 483 ],
            "Q": [ 338 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 483 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 340 ],
            "LSR": [ 484 ],
            "Q": [ 337 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 484 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 346 ],
            "LSR": [ 485 ],
            "Q": [ 343 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 485 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 345 ],
            "LSR": [ 486 ],
            "Q": [ 342 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 486 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 351 ],
            "LSR": [ 487 ],
            "Q": [ 348 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 487 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 350 ],
            "LSR": [ 488 ],
            "Q": [ 347 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 488 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 356 ],
            "LSR": [ 489 ],
            "Q": [ 353 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 489 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 355 ],
            "LSR": [ 490 ],
            "Q": [ 352 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 490 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 361 ],
            "LSR": [ 491 ],
            "Q": [ 358 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 491 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 360 ],
            "LSR": [ 492 ],
            "Q": [ 357 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 492 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 482 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 432 ],
            "LSR": [ 493 ],
            "Q": [ 429 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 366 ],
            "LSR": [ 494 ],
            "Q": [ 363 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 494 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 365 ],
            "LSR": [ 495 ],
            "Q": [ 362 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_31_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 495 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 371 ],
            "LSR": [ 496 ],
            "Q": [ 368 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_32_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 496 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 370 ],
            "LSR": [ 497 ],
            "Q": [ 367 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_33_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 497 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 388 ],
            "LSR": [ 498 ],
            "Q": [ 385 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_34_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 498 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 387 ],
            "LSR": [ 499 ],
            "Q": [ 384 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_35_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 499 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 393 ],
            "LSR": [ 500 ],
            "Q": [ 390 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_36_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 500 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 392 ],
            "LSR": [ 501 ],
            "Q": [ 389 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_37_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 501 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 398 ],
            "LSR": [ 502 ],
            "Q": [ 395 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_38_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 502 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 397 ],
            "LSR": [ 503 ],
            "Q": [ 394 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_39_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 503 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 493 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 446 ],
            "LSR": [ 504 ],
            "Q": [ 443 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 403 ],
            "LSR": [ 505 ],
            "Q": [ 400 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_40_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 505 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 402 ],
            "LSR": [ 506 ],
            "Q": [ 399 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_41_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 506 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 408 ],
            "LSR": [ 507 ],
            "Q": [ 405 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_42_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 507 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 407 ],
            "LSR": [ 508 ],
            "Q": [ 404 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_43_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 508 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 413 ],
            "LSR": [ 509 ],
            "Q": [ 410 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_44_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 509 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 412 ],
            "LSR": [ 510 ],
            "Q": [ 409 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_45_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 510 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 418 ],
            "LSR": [ 511 ],
            "Q": [ 415 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_46_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 511 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 417 ],
            "LSR": [ 512 ],
            "Q": [ 414 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_47_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 512 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_48": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 423 ],
            "LSR": [ 513 ],
            "Q": [ 420 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_48_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 513 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_49": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 422 ],
            "LSR": [ 514 ],
            "Q": [ 419 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_49_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 514 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 504 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 445 ],
            "LSR": [ 515 ],
            "Q": [ 442 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_50": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 428 ],
            "LSR": [ 516 ],
            "Q": [ 425 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_50_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 516 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_51": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 427 ],
            "LSR": [ 517 ],
            "Q": [ 424 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_51_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 517 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_52": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 437 ],
            "LSR": [ 518 ],
            "Q": [ 435 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_52_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 518 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_53": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 436 ],
            "LSR": [ 519 ],
            "Q": [ 434 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_53_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 519 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_54": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 315 ],
            "LSR": [ 520 ],
            "Q": [ 311 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_54_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 520 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_55": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 314 ],
            "LSR": [ 521 ],
            "Q": [ 310 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_55_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 521 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_56": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 320 ],
            "LSR": [ 522 ],
            "Q": [ 317 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_56_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 522 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_57": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 319 ],
            "LSR": [ 523 ],
            "Q": [ 316 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_57_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 523 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_58": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 469 ],
            "LSR": [ 524 ],
            "Q": [ 467 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_58_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 524 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_59": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 468 ],
            "LSR": [ 525 ],
            "Q": [ 466 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_59_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 525 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 515 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 451 ],
            "LSR": [ 526 ],
            "Q": [ 448 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_60": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 383 ],
            "LSR": [ 527 ],
            "Q": [ 379 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_60_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 527 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_61": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 382 ],
            "LSR": [ 528 ],
            "Q": [ 378 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_61_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 528 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_62": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 441 ],
            "LSR": [ 529 ],
            "Q": [ 439 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_62_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 529 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_63": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 440 ],
            "LSR": [ 530 ],
            "Q": [ 438 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_63_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 530 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 526 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 450 ],
            "LSR": [ 531 ],
            "Q": [ 447 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 531 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 456 ],
            "LSR": [ 532 ],
            "Q": [ 453 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 532 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 455 ],
            "LSR": [ 533 ],
            "Q": [ 452 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 533 ]
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 470 ]
          }
        },
        "cpu.count_instr_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 534 ],
            "B1": [ 535 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 536 ],
            "COUT": [ 537 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 538 ],
            "S1": [ 539 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 540 ],
            "B1": [ 541 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 542 ],
            "COUT": [ 536 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 543 ],
            "S1": [ 544 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 545 ],
            "B1": [ 546 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 547 ],
            "COUT": [ 548 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 549 ],
            "S1": [ 550 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 551 ],
            "B1": [ 552 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 553 ],
            "COUT": [ 547 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 554 ],
            "S1": [ 555 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 556 ],
            "B1": [ 557 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 558 ],
            "COUT": [ 553 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 559 ],
            "S1": [ 560 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 561 ],
            "B1": [ 562 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 563 ],
            "COUT": [ 558 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 564 ],
            "S1": [ 565 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 566 ],
            "B1": [ 567 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 568 ],
            "COUT": [ 563 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 569 ],
            "S1": [ 570 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 571 ],
            "B1": [ 572 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 573 ],
            "COUT": [ 568 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 574 ],
            "S1": [ 575 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 576 ],
            "B1": [ 577 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 578 ],
            "COUT": [ 573 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 579 ],
            "S1": [ 580 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 581 ],
            "B1": [ 582 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 583 ],
            "COUT": [ 578 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 584 ],
            "S1": [ 585 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 586 ],
            "B1": [ 587 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 588 ],
            "COUT": [ 583 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 589 ],
            "S1": [ 590 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 591 ],
            "B1": [ 592 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 593 ],
            "COUT": [ 588 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 594 ],
            "S1": [ 595 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 596 ],
            "B1": [ 597 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 598 ],
            "COUT": [ 599 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 600 ],
            "S1": [ 601 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 602 ],
            "B1": [ 603 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 604 ],
            "COUT": [ 605 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 606 ],
            "S1": [ 607 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 608 ],
            "B1": [ 609 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 610 ],
            "COUT": [ 593 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 611 ],
            "S1": [ 612 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 613 ],
            "B1": [ 614 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 615 ],
            "COUT": [ 610 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 616 ],
            "S1": [ 617 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 618 ],
            "B1": [ 619 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 620 ],
            "COUT": [ 615 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 621 ],
            "S1": [ 622 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_24": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 623 ],
            "B1": [ 624 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 625 ],
            "COUT": [ 620 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 626 ],
            "S1": [ 627 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_25": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 628 ],
            "B1": [ 629 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 630 ],
            "COUT": [ 625 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 631 ],
            "S1": [ 632 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_26": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 633 ],
            "B1": [ 634 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 635 ],
            "COUT": [ 630 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 636 ],
            "S1": [ 637 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_27": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 638 ],
            "B1": [ 639 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 640 ],
            "COUT": [ 635 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 641 ],
            "S1": [ 642 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_28": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 643 ],
            "B1": [ 644 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 645 ],
            "COUT": [ 640 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 646 ],
            "S1": [ 647 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_29": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 648 ],
            "B1": [ 649 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 650 ],
            "COUT": [ 645 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 651 ],
            "S1": [ 652 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 653 ],
            "B1": [ 654 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 655 ],
            "COUT": [ 598 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 656 ],
            "S1": [ 657 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_30": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 658 ],
            "B1": [ 659 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 537 ],
            "COUT": [ 650 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 660 ],
            "S1": [ 661 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_31": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 662 ],
            "B1": [ 663 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 604 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 664 ],
            "S1": [ 665 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 666 ],
            "B1": [ 667 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 668 ],
            "COUT": [ 655 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 669 ],
            "S1": [ 670 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 671 ],
            "B1": [ 672 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 673 ],
            "COUT": [ 668 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 674 ],
            "S1": [ 675 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 676 ],
            "B1": [ 677 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 678 ],
            "COUT": [ 673 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 679 ],
            "S1": [ 680 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 681 ],
            "B1": [ 682 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 683 ],
            "COUT": [ 678 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 684 ],
            "S1": [ 685 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 686 ],
            "B1": [ 687 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 548 ],
            "COUT": [ 683 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 688 ],
            "S1": [ 689 ]
          }
        },
        "cpu.count_instr_CCU2C_B0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 690 ],
            "B1": [ 691 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 605 ],
            "COUT": [ 542 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 692 ],
            "S1": [ 693 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 601 ],
            "LSR": [ 695 ],
            "Q": [ 597 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 600 ],
            "LSR": [ 696 ],
            "Q": [ 596 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 685 ],
            "LSR": [ 697 ],
            "Q": [ 682 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 697 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 684 ],
            "LSR": [ 698 ],
            "Q": [ 681 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 698 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 689 ],
            "LSR": [ 699 ],
            "Q": [ 687 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 699 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 688 ],
            "LSR": [ 700 ],
            "Q": [ 686 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 700 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 550 ],
            "LSR": [ 701 ],
            "Q": [ 546 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 701 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 549 ],
            "LSR": [ 702 ],
            "Q": [ 545 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 702 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 555 ],
            "LSR": [ 703 ],
            "Q": [ 552 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 703 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 554 ],
            "LSR": [ 704 ],
            "Q": [ 551 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 704 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 560 ],
            "LSR": [ 705 ],
            "Q": [ 557 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 705 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 559 ],
            "LSR": [ 706 ],
            "Q": [ 556 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 706 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 696 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 657 ],
            "LSR": [ 707 ],
            "Q": [ 654 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 565 ],
            "LSR": [ 708 ],
            "Q": [ 562 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 708 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 564 ],
            "LSR": [ 709 ],
            "Q": [ 561 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 709 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 570 ],
            "LSR": [ 710 ],
            "Q": [ 567 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 710 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 569 ],
            "LSR": [ 711 ],
            "Q": [ 566 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 711 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 575 ],
            "LSR": [ 712 ],
            "Q": [ 572 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 712 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 574 ],
            "LSR": [ 713 ],
            "Q": [ 571 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 713 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 580 ],
            "LSR": [ 714 ],
            "Q": [ 577 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 714 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 579 ],
            "LSR": [ 715 ],
            "Q": [ 576 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 715 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 585 ],
            "LSR": [ 716 ],
            "Q": [ 582 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 716 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 584 ],
            "LSR": [ 717 ],
            "Q": [ 581 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 717 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 707 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 656 ],
            "LSR": [ 718 ],
            "Q": [ 653 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 590 ],
            "LSR": [ 719 ],
            "Q": [ 587 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 719 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 589 ],
            "LSR": [ 720 ],
            "Q": [ 586 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_31_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 720 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 595 ],
            "LSR": [ 721 ],
            "Q": [ 592 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_32_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 721 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 594 ],
            "LSR": [ 722 ],
            "Q": [ 591 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_33_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 722 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 612 ],
            "LSR": [ 723 ],
            "Q": [ 609 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_34_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 723 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 611 ],
            "LSR": [ 724 ],
            "Q": [ 608 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_35_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 724 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 617 ],
            "LSR": [ 725 ],
            "Q": [ 614 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_36_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 725 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 616 ],
            "LSR": [ 726 ],
            "Q": [ 613 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_37_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 726 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 622 ],
            "LSR": [ 727 ],
            "Q": [ 619 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_38_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 727 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 621 ],
            "LSR": [ 728 ],
            "Q": [ 618 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_39_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 728 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 718 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 670 ],
            "LSR": [ 729 ],
            "Q": [ 667 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 627 ],
            "LSR": [ 730 ],
            "Q": [ 624 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_40_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 730 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 626 ],
            "LSR": [ 731 ],
            "Q": [ 623 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_41_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 731 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 632 ],
            "LSR": [ 732 ],
            "Q": [ 629 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_42_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 732 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 631 ],
            "LSR": [ 733 ],
            "Q": [ 628 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_43_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 733 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 637 ],
            "LSR": [ 734 ],
            "Q": [ 634 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_44_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 734 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 636 ],
            "LSR": [ 735 ],
            "Q": [ 633 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_45_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 735 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 642 ],
            "LSR": [ 736 ],
            "Q": [ 639 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_46_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 736 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 641 ],
            "LSR": [ 737 ],
            "Q": [ 638 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_47_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 737 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_48": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 647 ],
            "LSR": [ 738 ],
            "Q": [ 644 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_48_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 738 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_49": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 646 ],
            "LSR": [ 739 ],
            "Q": [ 643 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_49_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 739 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 729 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 669 ],
            "LSR": [ 740 ],
            "Q": [ 666 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_50": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 652 ],
            "LSR": [ 741 ],
            "Q": [ 649 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_50_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 741 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_51": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 651 ],
            "LSR": [ 742 ],
            "Q": [ 648 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_51_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 742 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_52": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 661 ],
            "LSR": [ 743 ],
            "Q": [ 659 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_52_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 743 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_53": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 660 ],
            "LSR": [ 744 ],
            "Q": [ 658 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_53_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 744 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_54": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 539 ],
            "LSR": [ 745 ],
            "Q": [ 535 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_54_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 745 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_55": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 538 ],
            "LSR": [ 746 ],
            "Q": [ 534 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_55_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 746 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_56": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 544 ],
            "LSR": [ 747 ],
            "Q": [ 541 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_56_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 747 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_57": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 543 ],
            "LSR": [ 748 ],
            "Q": [ 540 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_57_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 748 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_58": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 693 ],
            "LSR": [ 749 ],
            "Q": [ 691 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_58_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 749 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_59": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 692 ],
            "LSR": [ 750 ],
            "Q": [ 690 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_59_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 750 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 740 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 675 ],
            "LSR": [ 751 ],
            "Q": [ 672 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_60": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 607 ],
            "LSR": [ 752 ],
            "Q": [ 603 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_60_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 752 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_61": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 606 ],
            "LSR": [ 753 ],
            "Q": [ 602 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_61_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 753 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_62": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 665 ],
            "LSR": [ 754 ],
            "Q": [ 663 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_62_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 754 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_63": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 664 ],
            "LSR": [ 755 ],
            "Q": [ 662 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_63_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 755 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 751 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 674 ],
            "LSR": [ 756 ],
            "Q": [ 671 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 756 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 680 ],
            "LSR": [ 757 ],
            "Q": [ 677 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 757 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 694 ],
            "CLK": [ 2 ],
            "DI": [ 679 ],
            "LSR": [ 758 ],
            "Q": [ 676 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 758 ]
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 695 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 759 ],
            "LSR": [ "0" ],
            "Q": [ 760 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 761 ],
            "LSR": [ "0" ],
            "Q": [ 762 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 763 ],
            "B": [ 764 ],
            "C": [ 765 ],
            "D": [ 766 ],
            "Z": [ 761 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 767 ],
            "C": [ 768 ],
            "D": [ 769 ],
            "Z": [ 764 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 770 ],
            "C": [ 771 ],
            "D": [ 762 ],
            "Z": [ 766 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 772 ],
            "BLUT": [ 773 ],
            "C0": [ 774 ],
            "Z": [ 763 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 773 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 775 ],
            "LSR": [ "0" ],
            "Q": [ 776 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 777 ],
            "C": [ 768 ],
            "D": [ 778 ],
            "Z": [ 775 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 779 ],
            "C": [ 780 ],
            "D": [ 771 ],
            "Z": [ 778 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 781 ],
            "LSR": [ "0" ],
            "Q": [ 782 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 783 ],
            "BLUT": [ 784 ],
            "C0": [ 771 ],
            "Z": [ 781 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 785 ],
            "B": [ 774 ],
            "C": [ 786 ],
            "D": [ 768 ],
            "Z": [ 783 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 784 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 787 ],
            "LSR": [ "0" ],
            "Q": [ 768 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 771 ],
            "C": [ 788 ],
            "D": [ 789 ],
            "Z": [ 787 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 790 ],
            "D": [ 791 ],
            "Z": [ 788 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 792 ],
            "LSR": [ "0" ],
            "Q": [ 789 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 793 ],
            "BLUT": [ 794 ],
            "C0": [ 795 ],
            "Z": [ 792 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 796 ],
            "B": [ 797 ],
            "C": [ 798 ],
            "D": [ 771 ],
            "Z": [ 793 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 794 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 799 ],
            "D": [ 782 ],
            "Z": [ 796 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 788 ],
            "B": [ 789 ],
            "C": [ 771 ],
            "D": [ 3 ],
            "Z": [ 795 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 782 ],
            "C": [ 801 ],
            "D": [ 802 ],
            "Z": [ 798 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 770 ],
            "Z": [ 797 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 804 ],
            "LSR": [ "0" ],
            "Q": [ 805 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 805 ],
            "B": [ 806 ],
            "C": [ 771 ],
            "D": [ 3 ],
            "Z": [ 804 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 808 ],
            "C": [ 809 ],
            "D": [ 768 ],
            "Z": [ 806 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 810 ],
            "BLUT": [ 811 ],
            "C0": [ 771 ],
            "Z": [ 759 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 812 ],
            "B": [ 768 ],
            "C": [ 770 ],
            "D": [ 760 ],
            "Z": [ 810 ]
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 811 ]
          }
        },
        "cpu.cpuregs.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 813, 814, 815, 816 ],
            "DO": [ 817, 818, 819, 820 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.0_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 830 ],
            "B": [ 819 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 833 ]
          }
        },
        "cpu.cpuregs.0.0_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 834 ],
            "B": [ 818 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 835 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 817 ],
            "B": [ 836 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 837 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 838 ],
            "A1": [ 839 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 840 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 841 ],
            "S1": [ 842 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 843 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 844 ],
            "COUT": [ 845 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 846 ],
            "S1": [ 847 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 848 ],
            "A1": [ 849 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 840 ],
            "COUT": [ 844 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 850 ],
            "S1": [ 851 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 833 ],
            "C": [ 852 ],
            "D": [ 853 ],
            "Z": [ 854 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 848 ],
            "C": [ 849 ],
            "D": [ 855 ],
            "Z": [ 856 ]
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 857 ],
            "B": [ 820 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 858 ]
          }
        },
        "cpu.cpuregs.0.0_DO_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 859 ],
            "BLUT": [ 860 ],
            "C0": [ 861 ],
            "Z": [ 831 ]
          }
        },
        "cpu.cpuregs.0.0_DO_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 859 ]
          }
        },
        "cpu.cpuregs.0.0_DO_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 862 ],
            "B": [ 863 ],
            "C": [ 852 ],
            "D": [ 864 ],
            "Z": [ 860 ]
          }
        },
        "cpu.cpuregs.0.0_DO_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 865 ],
            "LSR": [ "0" ],
            "Q": [ 832 ]
          }
        },
        "cpu.cpuregs.0.0_DO_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 866 ],
            "C": [ 861 ],
            "D": [ 867 ],
            "Z": [ 865 ]
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 868 ],
            "D": [ 869 ],
            "Z": [ 870 ]
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 869 ],
            "D": [ 868 ],
            "Z": [ 829 ]
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 826 ],
            "B": [ 825 ],
            "C": [ 871 ],
            "D": [ 872 ],
            "Z": [ 868 ]
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 873 ],
            "B": [ 874 ],
            "C": [ 3 ],
            "D": [ 789 ],
            "Z": [ 872 ]
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 827 ],
            "C": [ 828 ],
            "D": [ 869 ],
            "Z": [ 871 ]
          }
        },
        "cpu.cpuregs.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 875, 876, 877, 878 ],
            "DO": [ 879, 880, 881, 882 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.10": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 883, 884, 885, 886 ],
            "DO": [ 887, 888, 889, 890 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.11": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 891, 892, 893, 894 ],
            "DO": [ 895, 896, 897, 898 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.12": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 899, 900, 901, 902 ],
            "DO": [ 903, 904, 905, 906 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.13": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 907, 908, 909, 910 ],
            "DO": [ 911, 912, 913, 914 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.14": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 915, 916, 917, 918 ],
            "DO": [ 919, 920, 921, 922 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.15": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 923, 924, 925, 926 ],
            "DO": [ 927, 928, 929, 930 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.1_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 931 ],
            "B": [ 881 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 932 ]
          }
        },
        "cpu.cpuregs.0.1_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 933 ],
            "B": [ 880 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 934 ]
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 935 ],
            "B": [ 879 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 936 ]
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 937 ],
            "BLUT": [ 938 ],
            "C0": [ 855 ],
            "Z": [ 939 ]
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 846 ],
            "Z": [ 937 ]
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 848 ],
            "C": [ 849 ],
            "D": [ 843 ],
            "Z": [ 938 ]
          }
        },
        "cpu.cpuregs.0.1_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 940 ],
            "B": [ 882 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 941 ]
          }
        },
        "cpu.cpuregs.0.2": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 883, 884, 885, 886 ],
            "DO": [ 942, 943, 944, 945 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.2_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 889 ],
            "B": [ 944 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 946 ]
          }
        },
        "cpu.cpuregs.0.2_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 888 ],
            "B": [ 943 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 947 ]
          }
        },
        "cpu.cpuregs.0.2_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 887 ],
            "B": [ 942 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 948 ]
          }
        },
        "cpu.cpuregs.0.2_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 890 ],
            "B": [ 945 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 949 ]
          }
        },
        "cpu.cpuregs.0.3": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 891, 892, 893, 894 ],
            "DO": [ 950, 951, 952, 953 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.3_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 897 ],
            "B": [ 952 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 954 ]
          }
        },
        "cpu.cpuregs.0.3_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 896 ],
            "B": [ 951 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 955 ]
          }
        },
        "cpu.cpuregs.0.3_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 950 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 956 ]
          }
        },
        "cpu.cpuregs.0.3_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 898 ],
            "B": [ 953 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 957 ]
          }
        },
        "cpu.cpuregs.0.4": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 899, 900, 901, 902 ],
            "DO": [ 958, 959, 960, 961 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.4_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 960 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 962 ]
          }
        },
        "cpu.cpuregs.0.4_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 904 ],
            "B": [ 959 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 963 ]
          }
        },
        "cpu.cpuregs.0.4_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 903 ],
            "B": [ 958 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 964 ]
          }
        },
        "cpu.cpuregs.0.4_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 906 ],
            "B": [ 961 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 965 ]
          }
        },
        "cpu.cpuregs.0.5": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 907, 908, 909, 910 ],
            "DO": [ 966, 967, 968, 969 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.5_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 913 ],
            "B": [ 968 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 970 ]
          }
        },
        "cpu.cpuregs.0.5_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 912 ],
            "B": [ 967 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 971 ]
          }
        },
        "cpu.cpuregs.0.5_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 911 ],
            "B": [ 966 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 972 ]
          }
        },
        "cpu.cpuregs.0.5_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 914 ],
            "B": [ 969 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 973 ]
          }
        },
        "cpu.cpuregs.0.6": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 915, 916, 917, 918 ],
            "DO": [ 974, 975, 976, 977 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.6_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 921 ],
            "B": [ 976 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 978 ]
          }
        },
        "cpu.cpuregs.0.6_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 920 ],
            "B": [ 975 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 979 ]
          }
        },
        "cpu.cpuregs.0.6_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 919 ],
            "B": [ 974 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 980 ]
          }
        },
        "cpu.cpuregs.0.6_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 922 ],
            "B": [ 977 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 981 ]
          }
        },
        "cpu.cpuregs.0.7": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 923, 924, 925, 926 ],
            "DO": [ 982, 983, 984, 985 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.0.7_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 929 ],
            "B": [ 984 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 986 ]
          }
        },
        "cpu.cpuregs.0.7_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 928 ],
            "B": [ 983 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 987 ]
          }
        },
        "cpu.cpuregs.0.7_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 927 ],
            "B": [ 982 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 988 ]
          }
        },
        "cpu.cpuregs.0.7_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 930 ],
            "B": [ 985 ],
            "C": [ 831 ],
            "D": [ 832 ],
            "Z": [ 989 ]
          }
        },
        "cpu.cpuregs.0.8": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 813, 814, 815, 816 ],
            "DO": [ 836, 834, 830, 857 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.0.9": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 875, 876, 877, 878 ],
            "DO": [ 935, 933, 931, 940 ],
            "RAD": [ 821, 822, 823, 824 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 813, 814, 815, 816 ],
            "DO": [ 990, 991, 992, 993 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 998 ],
            "B": [ 992 ],
            "C": [ 999 ],
            "D": [ 1000 ],
            "Z": [ 1001 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1004 ],
            "Z": [ 1005 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 1006 ],
            "Z": [ 1007 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1008 ],
            "BLUT": [ 1009 ],
            "C0": [ 776 ],
            "Z": [ 1010 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1011 ],
            "B": [ 1012 ],
            "C": [ 1013 ],
            "D": [ 855 ],
            "Z": [ 1008 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1014 ],
            "C": [ 196 ],
            "D": [ 1011 ],
            "Z": [ 1013 ]
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1009 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1015 ],
            "B": [ 991 ],
            "C": [ 999 ],
            "D": [ 1000 ],
            "Z": [ 1016 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1017 ],
            "Z": [ 1018 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 1019 ],
            "Z": [ 1020 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 760 ],
            "C": [ 762 ],
            "D": [ 776 ],
            "Z": [ 1021 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1022 ],
            "BLUT": [ 1023 ],
            "C0": [ 776 ],
            "Z": [ 1024 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1011 ],
            "B": [ 178 ],
            "C": [ 1025 ],
            "D": [ 855 ],
            "Z": [ 1022 ]
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1023 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 990 ],
            "B": [ 1026 ],
            "C": [ 999 ],
            "D": [ 1021 ],
            "Z": [ 1027 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1000 ],
            "B": [ 1027 ],
            "C": [ 803 ],
            "D": [ 1028 ],
            "Z": [ 1029 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1030 ],
            "A1": [ 1031 ],
            "B0": [ 157 ],
            "B1": [ 148 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1032 ],
            "COUT": [ 1033 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1034 ],
            "S1": [ 1035 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1036 ],
            "A1": [ 1037 ],
            "B0": [ 1012 ],
            "B1": [ 1038 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1039 ],
            "COUT": [ 1032 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1040 ],
            "S1": [ 1041 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1042 ],
            "A1": [ 1043 ],
            "B0": [ 1044 ],
            "B1": [ 1045 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1046 ],
            "COUT": [ 1047 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1048 ],
            "S1": [ 1049 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1050 ],
            "A1": [ 1051 ],
            "B0": [ 1052 ],
            "B1": [ 1053 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1054 ],
            "COUT": [ 1046 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1055 ],
            "S1": [ 1056 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1057 ],
            "A1": [ 1058 ],
            "B0": [ 93 ],
            "B1": [ 84 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1059 ],
            "COUT": [ 1054 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1060 ],
            "S1": [ 1061 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1062 ],
            "A1": [ 1063 ],
            "B0": [ 111 ],
            "B1": [ 102 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1064 ],
            "COUT": [ 1059 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1065 ],
            "S1": [ 1066 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1067 ],
            "A1": [ 1068 ],
            "B0": [ 139 ],
            "B1": [ 130 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1033 ],
            "COUT": [ 1064 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1069 ],
            "S1": [ 1070 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1071 ],
            "A1": [ 1072 ],
            "B0": [ 29 ],
            "B1": [ 1014 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1073 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1028 ],
            "S1": [ 1019 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1074 ],
            "A1": [ 1075 ],
            "B0": [ 187 ],
            "B1": [ 178 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1076 ],
            "COUT": [ 1039 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1077 ],
            "S1": [ 1078 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1079 ],
            "A1": [ 1080 ],
            "B0": [ 122 ],
            "B1": [ 270 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1081 ],
            "COUT": [ 1082 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1083 ],
            "S1": [ 1084 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1085 ],
            "A1": [ 1086 ],
            "B0": [ 205 ],
            "B1": [ 196 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1073 ],
            "COUT": [ 1076 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1006 ],
            "S1": [ 1087 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1088 ],
            "A1": [ 1089 ],
            "B0": [ 1090 ],
            "B1": [ 1091 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1092 ],
            "COUT": [ 1081 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1093 ],
            "S1": [ 1094 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1095 ],
            "A1": [ 1096 ],
            "B0": [ 238 ],
            "B1": [ 229 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1097 ],
            "COUT": [ 1092 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1098 ],
            "S1": [ 1099 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1100 ],
            "A1": [ 1101 ],
            "B0": [ 1102 ],
            "B1": [ 1103 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1104 ],
            "COUT": [ 1097 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1105 ],
            "S1": [ 1106 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1107 ],
            "A1": [ 1108 ],
            "B0": [ 1109 ],
            "B1": [ 1110 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1111 ],
            "COUT": [ 1104 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1112 ],
            "S1": [ 1113 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1114 ],
            "A1": [ 1115 ],
            "B0": [ 51 ],
            "B1": [ 42 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1047 ],
            "COUT": [ 1111 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1116 ],
            "S1": [ 1117 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1118 ],
            "C": [ 776 ],
            "D": [ 1029 ],
            "Z": [ 1119 ]
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1014 ],
            "B": [ 187 ],
            "C": [ 1011 ],
            "D": [ 855 ],
            "Z": [ 1118 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1120 ],
            "B": [ 993 ],
            "C": [ 999 ],
            "D": [ 1000 ],
            "Z": [ 1121 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1122 ],
            "Z": [ 1123 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 1087 ],
            "Z": [ 1124 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1125 ],
            "BLUT": [ 1126 ],
            "C0": [ 776 ],
            "Z": [ 1127 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1011 ],
            "B": [ 1038 ],
            "C": [ 1128 ],
            "D": [ 855 ],
            "Z": [ 1125 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 187 ],
            "D": [ 1011 ],
            "Z": [ 1128 ]
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1126 ]
          }
        },
        "cpu.cpuregs.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 875, 876, 877, 878 ],
            "DO": [ 1129, 1130, 1131, 1132 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.10": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 883, 884, 885, 886 ],
            "DO": [ 1133, 1134, 1135, 1136 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.11": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 891, 892, 893, 894 ],
            "DO": [ 1137, 1138, 1139, 1140 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.12": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 899, 900, 901, 902 ],
            "DO": [ 1141, 1142, 1143, 1144 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.13": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 907, 908, 909, 910 ],
            "DO": [ 1145, 1146, 1147, 1148 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.14": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 915, 916, 917, 918 ],
            "DO": [ 1149, 1150, 1151, 1152 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.15": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 923, 924, 925, 926 ],
            "DO": [ 1153, 1154, 1155, 1156 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1157 ],
            "C": [ 1131 ],
            "D": [ 999 ],
            "Z": [ 1158 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1158 ],
            "B": [ 1000 ],
            "C": [ 1159 ],
            "D": [ 1021 ],
            "Z": [ 1160 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1161 ],
            "B": [ 1162 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1163 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 139 ],
            "D": [ 1011 ],
            "Z": [ 1162 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 1038 ],
            "D": [ 1011 ],
            "Z": [ 1161 ]
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1164 ],
            "Z": [ 1159 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1165 ],
            "C": [ 1130 ],
            "D": [ 999 ],
            "Z": [ 1166 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1166 ],
            "B": [ 1000 ],
            "C": [ 1167 ],
            "D": [ 1021 ],
            "Z": [ 1168 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1169 ],
            "B": [ 1170 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1171 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1014 ],
            "C": [ 148 ],
            "D": [ 1011 ],
            "Z": [ 1170 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 1012 ],
            "D": [ 1011 ],
            "Z": [ 1169 ]
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1172 ],
            "Z": [ 1167 ]
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1173 ],
            "LSR": [ "0" ],
            "Q": [ 999 ]
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1174 ],
            "BLUT": [ 1175 ],
            "C0": [ 867 ],
            "Z": [ 1173 ]
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1176 ],
            "C": [ 1177 ],
            "D": [ 1178 ],
            "Z": [ 1174 ]
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1179 ],
            "Z": [ 1175 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1180 ],
            "C": [ 1132 ],
            "D": [ 999 ],
            "Z": [ 1181 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1181 ],
            "B": [ 1000 ],
            "C": [ 1182 ],
            "D": [ 1021 ],
            "Z": [ 1183 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1041 ],
            "C": [ 1183 ],
            "D": [ 1184 ],
            "Z": [ 1185 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1083 ],
            "C": [ 1186 ],
            "D": [ 1187 ],
            "Z": [ 1188 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1094 ],
            "C": [ 1189 ],
            "D": [ 1190 ],
            "Z": [ 1191 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1056 ],
            "C": [ 1192 ],
            "D": [ 1193 ],
            "Z": [ 1194 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1055 ],
            "C": [ 1195 ],
            "D": [ 1196 ],
            "Z": [ 1197 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1060 ],
            "C": [ 1198 ],
            "D": [ 1199 ],
            "Z": [ 1200 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1066 ],
            "C": [ 1201 ],
            "D": [ 1202 ],
            "Z": [ 1203 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1065 ],
            "C": [ 1204 ],
            "D": [ 1205 ],
            "Z": [ 1206 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1069 ],
            "C": [ 1207 ],
            "D": [ 1208 ],
            "Z": [ 1209 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1035 ],
            "C": [ 1210 ],
            "D": [ 1211 ],
            "Z": [ 1212 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1034 ],
            "C": [ 1213 ],
            "D": [ 1214 ],
            "Z": [ 1215 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1040 ],
            "C": [ 1160 ],
            "D": [ 1163 ],
            "Z": [ 1216 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1078 ],
            "C": [ 1168 ],
            "D": [ 1171 ],
            "Z": [ 1217 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1093 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1220 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1077 ],
            "C": [ 1221 ],
            "D": [ 1222 ],
            "Z": [ 1223 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1098 ],
            "C": [ 1224 ],
            "D": [ 1225 ],
            "Z": [ 1226 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1106 ],
            "C": [ 1227 ],
            "D": [ 1228 ],
            "Z": [ 1229 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1105 ],
            "C": [ 1230 ],
            "D": [ 1231 ],
            "Z": [ 1232 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1112 ],
            "C": [ 1233 ],
            "D": [ 1234 ],
            "Z": [ 1235 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1117 ],
            "C": [ 1236 ],
            "D": [ 1237 ],
            "Z": [ 1238 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1116 ],
            "C": [ 1239 ],
            "D": [ 1240 ],
            "Z": [ 1241 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1048 ],
            "C": [ 1242 ],
            "D": [ 1243 ],
            "Z": [ 1244 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1245 ],
            "BLUT": [ 1246 ],
            "C0": [ 1247 ],
            "Z": [ 1248 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1249 ],
            "BLUT": [ 1250 ],
            "C0": [ 1124 ],
            "Z": [ 1251 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1249 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1123 ],
            "B": [ 1121 ],
            "C": [ 1021 ],
            "D": [ 1127 ],
            "Z": [ 1250 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1252 ],
            "BLUT": [ 1253 ],
            "C0": [ 1007 ],
            "Z": [ 1254 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1252 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1005 ],
            "B": [ 1001 ],
            "C": [ 1021 ],
            "D": [ 1010 ],
            "Z": [ 1253 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1255 ],
            "BLUT": [ 1256 ],
            "C0": [ 1020 ],
            "Z": [ 1257 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1255 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1018 ],
            "B": [ 1016 ],
            "C": [ 1021 ],
            "D": [ 1024 ],
            "Z": [ 1256 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1245 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1258 ],
            "B": [ 1259 ],
            "C": [ 1021 ],
            "D": [ 1260 ],
            "Z": [ 1246 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1261 ],
            "B": [ 1262 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1184 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 130 ],
            "D": [ 1011 ],
            "Z": [ 1262 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 157 ],
            "D": [ 1011 ],
            "Z": [ 1261 ]
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1263 ],
            "Z": [ 1182 ]
          }
        },
        "cpu.cpuregs.1.2": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 883, 884, 885, 886 ],
            "DO": [ 1264, 1265, 1266, 1267 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1135 ],
            "C": [ 1266 ],
            "D": [ 999 ],
            "Z": [ 1268 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1268 ],
            "B": [ 1000 ],
            "C": [ 1269 ],
            "D": [ 1021 ],
            "Z": [ 1207 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1270 ],
            "B": [ 1271 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1208 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 93 ],
            "D": [ 1011 ],
            "Z": [ 1271 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 130 ],
            "D": [ 1011 ],
            "Z": [ 1270 ]
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1272 ],
            "Z": [ 1269 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1134 ],
            "C": [ 1265 ],
            "D": [ 999 ],
            "Z": [ 1273 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1273 ],
            "B": [ 1000 ],
            "C": [ 1274 ],
            "D": [ 1021 ],
            "Z": [ 1210 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1275 ],
            "B": [ 1276 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1211 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 102 ],
            "D": [ 1011 ],
            "Z": [ 1276 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 139 ],
            "D": [ 1011 ],
            "Z": [ 1275 ]
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1277 ],
            "Z": [ 1274 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1133 ],
            "C": [ 1264 ],
            "D": [ 999 ],
            "Z": [ 1278 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1278 ],
            "B": [ 1000 ],
            "C": [ 1279 ],
            "D": [ 1021 ],
            "Z": [ 1213 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1280 ],
            "B": [ 1281 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1214 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 111 ],
            "D": [ 1011 ],
            "Z": [ 1281 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 148 ],
            "D": [ 1011 ],
            "Z": [ 1280 ]
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1282 ],
            "Z": [ 1279 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1136 ],
            "C": [ 1267 ],
            "D": [ 999 ],
            "Z": [ 1283 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1283 ],
            "B": [ 1000 ],
            "C": [ 1284 ],
            "D": [ 1021 ],
            "Z": [ 1285 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1070 ],
            "C": [ 1285 ],
            "D": [ 1286 ],
            "Z": [ 1287 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1288 ],
            "B": [ 1289 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1286 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 84 ],
            "D": [ 1011 ],
            "Z": [ 1289 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 111 ],
            "D": [ 1011 ],
            "Z": [ 1288 ]
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1290 ],
            "Z": [ 1284 ]
          }
        },
        "cpu.cpuregs.1.3": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 891, 892, 893, 894 ],
            "DO": [ 1291, 1292, 1293, 1294 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1139 ],
            "C": [ 1293 ],
            "D": [ 999 ],
            "Z": [ 1295 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1295 ],
            "B": [ 1000 ],
            "C": [ 1296 ],
            "D": [ 1021 ],
            "Z": [ 1198 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1297 ],
            "B": [ 1298 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1199 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 1044 ],
            "D": [ 1011 ],
            "Z": [ 1298 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 102 ],
            "C": [ 84 ],
            "D": [ 1011 ],
            "Z": [ 1297 ]
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1299 ],
            "Z": [ 1296 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1138 ],
            "C": [ 1292 ],
            "D": [ 999 ],
            "Z": [ 1300 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1300 ],
            "B": [ 1000 ],
            "C": [ 1301 ],
            "D": [ 1021 ],
            "Z": [ 1201 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1302 ],
            "B": [ 1303 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1202 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 1053 ],
            "D": [ 1011 ],
            "Z": [ 1303 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 111 ],
            "C": [ 93 ],
            "D": [ 1011 ],
            "Z": [ 1302 ]
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1304 ],
            "Z": [ 1301 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1137 ],
            "C": [ 1291 ],
            "D": [ 999 ],
            "Z": [ 1305 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1305 ],
            "B": [ 1000 ],
            "C": [ 1306 ],
            "D": [ 1021 ],
            "Z": [ 1204 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1307 ],
            "B": [ 1308 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1205 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 1052 ],
            "D": [ 1011 ],
            "Z": [ 1308 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 130 ],
            "C": [ 102 ],
            "D": [ 1011 ],
            "Z": [ 1307 ]
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1309 ],
            "Z": [ 1306 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1140 ],
            "C": [ 1294 ],
            "D": [ 999 ],
            "Z": [ 1310 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1310 ],
            "B": [ 1000 ],
            "C": [ 1311 ],
            "D": [ 1021 ],
            "Z": [ 1312 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1061 ],
            "C": [ 1312 ],
            "D": [ 1313 ],
            "Z": [ 1314 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1315 ],
            "B": [ 1316 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1313 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 130 ],
            "C": [ 1045 ],
            "D": [ 1011 ],
            "Z": [ 1316 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 93 ],
            "C": [ 1052 ],
            "D": [ 1011 ],
            "Z": [ 1315 ]
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1317 ],
            "Z": [ 1311 ]
          }
        },
        "cpu.cpuregs.1.4": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 899, 900, 901, 902 ],
            "DO": [ 1318, 1319, 1320, 1321 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1143 ],
            "C": [ 1320 ],
            "D": [ 999 ],
            "Z": [ 1322 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1322 ],
            "B": [ 1000 ],
            "C": [ 1323 ],
            "D": [ 1021 ],
            "Z": [ 1242 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1324 ],
            "B": [ 1325 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1243 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 93 ],
            "C": [ 1109 ],
            "D": [ 1011 ],
            "Z": [ 1325 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1053 ],
            "C": [ 1045 ],
            "D": [ 1011 ],
            "Z": [ 1324 ]
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1326 ],
            "Z": [ 1323 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1142 ],
            "C": [ 1319 ],
            "D": [ 999 ],
            "Z": [ 1327 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1327 ],
            "B": [ 1000 ],
            "C": [ 1328 ],
            "D": [ 1021 ],
            "Z": [ 1192 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1329 ],
            "B": [ 1330 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1193 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 102 ],
            "C": [ 42 ],
            "D": [ 1011 ],
            "Z": [ 1330 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1052 ],
            "C": [ 1044 ],
            "D": [ 1011 ],
            "Z": [ 1329 ]
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1331 ],
            "Z": [ 1328 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1141 ],
            "C": [ 1318 ],
            "D": [ 999 ],
            "Z": [ 1332 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1332 ],
            "B": [ 1000 ],
            "C": [ 1333 ],
            "D": [ 1021 ],
            "Z": [ 1195 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1334 ],
            "B": [ 1335 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1196 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 111 ],
            "C": [ 51 ],
            "D": [ 1011 ],
            "Z": [ 1335 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 84 ],
            "C": [ 1053 ],
            "D": [ 1011 ],
            "Z": [ 1334 ]
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1336 ],
            "Z": [ 1333 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1144 ],
            "C": [ 1321 ],
            "D": [ 999 ],
            "Z": [ 1337 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1337 ],
            "B": [ 1000 ],
            "C": [ 1338 ],
            "D": [ 1021 ],
            "Z": [ 1339 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1049 ],
            "C": [ 1339 ],
            "D": [ 1340 ],
            "Z": [ 1341 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1342 ],
            "B": [ 1343 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1340 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 84 ],
            "C": [ 1110 ],
            "D": [ 1011 ],
            "Z": [ 1343 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1044 ],
            "C": [ 51 ],
            "D": [ 1011 ],
            "Z": [ 1342 ]
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1344 ],
            "Z": [ 1338 ]
          }
        },
        "cpu.cpuregs.1.5": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 907, 908, 909, 910 ],
            "DO": [ 1345, 1346, 1347, 1348 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1147 ],
            "C": [ 1347 ],
            "D": [ 999 ],
            "Z": [ 1349 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1349 ],
            "B": [ 1000 ],
            "C": [ 1350 ],
            "D": [ 1021 ],
            "Z": [ 1233 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1351 ],
            "B": [ 1352 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1234 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1044 ],
            "C": [ 238 ],
            "D": [ 1011 ],
            "Z": [ 1352 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 42 ],
            "C": [ 1110 ],
            "D": [ 1011 ],
            "Z": [ 1351 ]
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1353 ],
            "Z": [ 1350 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1146 ],
            "C": [ 1346 ],
            "D": [ 999 ],
            "Z": [ 1354 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1354 ],
            "B": [ 1000 ],
            "C": [ 1355 ],
            "D": [ 1021 ],
            "Z": [ 1236 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 1357 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1237 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1053 ],
            "C": [ 1103 ],
            "D": [ 1011 ],
            "Z": [ 1357 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 51 ],
            "C": [ 1109 ],
            "D": [ 1011 ],
            "Z": [ 1356 ]
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1358 ],
            "Z": [ 1355 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1145 ],
            "C": [ 1345 ],
            "D": [ 999 ],
            "Z": [ 1359 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1359 ],
            "B": [ 1000 ],
            "C": [ 1360 ],
            "D": [ 1021 ],
            "Z": [ 1239 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1361 ],
            "B": [ 1362 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1240 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1052 ],
            "C": [ 1102 ],
            "D": [ 1011 ],
            "Z": [ 1362 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1045 ],
            "C": [ 42 ],
            "D": [ 1011 ],
            "Z": [ 1361 ]
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1363 ],
            "Z": [ 1360 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1148 ],
            "C": [ 1348 ],
            "D": [ 999 ],
            "Z": [ 1364 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1364 ],
            "B": [ 1000 ],
            "C": [ 1365 ],
            "D": [ 1021 ],
            "Z": [ 1366 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1113 ],
            "C": [ 1366 ],
            "D": [ 1367 ],
            "Z": [ 1368 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1369 ],
            "B": [ 1370 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1367 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1045 ],
            "C": [ 229 ],
            "D": [ 1011 ],
            "Z": [ 1370 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1109 ],
            "C": [ 1102 ],
            "D": [ 1011 ],
            "Z": [ 1369 ]
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1371 ],
            "Z": [ 1365 ]
          }
        },
        "cpu.cpuregs.1.6": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 915, 916, 917, 918 ],
            "DO": [ 1372, 1373, 1374, 1375 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1151 ],
            "C": [ 1374 ],
            "D": [ 999 ],
            "Z": [ 1376 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1376 ],
            "B": [ 1000 ],
            "C": [ 1377 ],
            "D": [ 1021 ],
            "Z": [ 1224 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1378 ],
            "B": [ 1379 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1225 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1109 ],
            "C": [ 122 ],
            "D": [ 1011 ],
            "Z": [ 1379 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1103 ],
            "C": [ 229 ],
            "D": [ 1011 ],
            "Z": [ 1378 ]
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1380 ],
            "Z": [ 1377 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1150 ],
            "C": [ 1373 ],
            "D": [ 999 ],
            "Z": [ 1381 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1381 ],
            "B": [ 1000 ],
            "C": [ 1382 ],
            "D": [ 1021 ],
            "Z": [ 1227 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1383 ],
            "B": [ 1384 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1228 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 42 ],
            "C": [ 1091 ],
            "D": [ 1011 ],
            "Z": [ 1384 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1102 ],
            "C": [ 238 ],
            "D": [ 1011 ],
            "Z": [ 1383 ]
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1385 ],
            "Z": [ 1382 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1149 ],
            "C": [ 1372 ],
            "D": [ 999 ],
            "Z": [ 1386 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1386 ],
            "B": [ 1000 ],
            "C": [ 1387 ],
            "D": [ 1021 ],
            "Z": [ 1230 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1388 ],
            "B": [ 1389 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1231 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 51 ],
            "C": [ 1090 ],
            "D": [ 1011 ],
            "Z": [ 1389 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1110 ],
            "C": [ 1103 ],
            "D": [ 1011 ],
            "Z": [ 1388 ]
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1390 ],
            "Z": [ 1387 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1152 ],
            "C": [ 1375 ],
            "D": [ 999 ],
            "Z": [ 1391 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1391 ],
            "B": [ 1000 ],
            "C": [ 1392 ],
            "D": [ 1021 ],
            "Z": [ 1393 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 803 ],
            "B": [ 1099 ],
            "C": [ 1393 ],
            "D": [ 1394 ],
            "Z": [ 1395 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1396 ],
            "B": [ 1397 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1394 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1110 ],
            "C": [ 270 ],
            "D": [ 1011 ],
            "Z": [ 1397 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 238 ],
            "C": [ 1090 ],
            "D": [ 1011 ],
            "Z": [ 1396 ]
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1398 ],
            "Z": [ 1392 ]
          }
        },
        "cpu.cpuregs.1.7": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 923, 924, 925, 926 ],
            "DO": [ 1399, 1400, 1401, 1402 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 829 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1155 ],
            "C": [ 1401 ],
            "D": [ 999 ],
            "Z": [ 1403 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1403 ],
            "B": [ 1000 ],
            "C": [ 1404 ],
            "D": [ 1021 ],
            "Z": [ 1186 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1405 ],
            "B": [ 1406 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1187 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1407 ],
            "B": [ 270 ],
            "C": [ 238 ],
            "D": [ 1011 ],
            "Z": [ 1406 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1091 ],
            "C": [ 270 ],
            "D": [ 1011 ],
            "Z": [ 1405 ]
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1408 ],
            "Z": [ 1404 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1154 ],
            "C": [ 1400 ],
            "D": [ 999 ],
            "Z": [ 1409 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1409 ],
            "B": [ 1000 ],
            "C": [ 1410 ],
            "D": [ 1021 ],
            "Z": [ 1189 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1411 ],
            "B": [ 1412 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1190 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1407 ],
            "B": [ 270 ],
            "C": [ 1103 ],
            "D": [ 1011 ],
            "Z": [ 1412 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1090 ],
            "C": [ 122 ],
            "D": [ 1011 ],
            "Z": [ 1411 ]
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1413 ],
            "Z": [ 1410 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1153 ],
            "C": [ 1399 ],
            "D": [ 999 ],
            "Z": [ 1414 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1414 ],
            "B": [ 1000 ],
            "C": [ 1415 ],
            "D": [ 1021 ],
            "Z": [ 1218 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1416 ],
            "B": [ 1417 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1219 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1407 ],
            "B": [ 270 ],
            "C": [ 1102 ],
            "D": [ 1011 ],
            "Z": [ 1417 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 229 ],
            "C": [ 1091 ],
            "D": [ 1011 ],
            "Z": [ 1416 ]
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1418 ],
            "Z": [ 1415 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1156 ],
            "B": [ 1402 ],
            "C": [ 999 ],
            "D": [ 1000 ],
            "Z": [ 1259 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1419 ],
            "Z": [ 1258 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 1084 ],
            "Z": [ 1247 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1420 ],
            "BLUT": [ 1421 ],
            "C0": [ 776 ],
            "Z": [ 1260 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 229 ],
            "C": [ 855 ],
            "D": [ 1011 ],
            "Z": [ 1420 ]
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1421 ]
          }
        },
        "cpu.cpuregs.1.8": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 813, 814, 815, 816 ],
            "DO": [ 1026, 1015, 998, 1120 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs.1.9": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 875, 876, 877, 878 ],
            "DO": [ 1422, 1165, 1157, 1180 ],
            "RAD": [ 994, 995, 996, 997 ],
            "WAD": [ 825, 826, 827, 828 ],
            "WCK": [ 2 ],
            "WRE": [ 870 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1423 ],
            "B": [ 1424 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 926 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1425 ],
            "B": [ 1426 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 925 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1428 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 908 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_10_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1429 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1430 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_10_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 280 ],
            "C": [ 1431 ],
            "D": [ 1432 ],
            "Z": [ 1427 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1434 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 907 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1433 ],
            "B": [ 1435 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1436 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1436 ],
            "B1": [ 1430 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1437 ],
            "COUT": [ 1438 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1439 ],
            "S1": [ 1440 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 281 ],
            "C": [ 1441 ],
            "D": [ 1432 ],
            "Z": [ 1433 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1442 ],
            "B": [ 1443 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 902 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1442 ],
            "B": [ 1444 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1445 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1445 ],
            "A1": [ 1436 ],
            "B0": [ 1179 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1447 ],
            "COUT": [ 1448 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1449 ],
            "S1": [ 1450 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 282 ],
            "C": [ 1451 ],
            "D": [ 1432 ],
            "Z": [ 1442 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1453 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 901 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1452 ],
            "B": [ 1454 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1455 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1455 ],
            "B1": [ 1445 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1456 ],
            "COUT": [ 1437 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1457 ],
            "S1": [ 1458 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 283 ],
            "C": [ 1459 ],
            "D": [ 1432 ],
            "Z": [ 1452 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1460 ],
            "B": [ 1461 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 900 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1460 ],
            "B": [ 1462 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1463 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1463 ],
            "A1": [ 1455 ],
            "B0": [ 1464 ],
            "B1": [ 1465 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1466 ],
            "COUT": [ 1447 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1467 ],
            "S1": [ 1468 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 1469 ],
            "D": [ 1432 ],
            "Z": [ 1460 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1470 ],
            "B": [ 1471 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 899 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1470 ],
            "B": [ 1472 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1473 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1473 ],
            "B1": [ 1463 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1474 ],
            "COUT": [ 1456 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1475 ],
            "S1": [ 1476 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 285 ],
            "C": [ 1477 ],
            "D": [ 1432 ],
            "Z": [ 1470 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1478 ],
            "B": [ 1479 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 894 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1478 ],
            "B": [ 1480 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1481 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1481 ],
            "A1": [ 1473 ],
            "B0": [ 1482 ],
            "B1": [ 1483 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1484 ],
            "COUT": [ 1466 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1485 ],
            "S1": [ 1486 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 286 ],
            "C": [ 1487 ],
            "D": [ 1432 ],
            "Z": [ 1478 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1488 ],
            "B": [ 1489 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 893 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1488 ],
            "B": [ 1490 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1491 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1491 ],
            "B1": [ 1481 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1492 ],
            "COUT": [ 1474 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1493 ],
            "S1": [ 1494 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 287 ],
            "C": [ 1495 ],
            "D": [ 1432 ],
            "Z": [ 1488 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1497 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 892 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1496 ],
            "B": [ 1498 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1499 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1499 ],
            "A1": [ 1491 ],
            "B0": [ 1500 ],
            "B1": [ 1501 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1502 ],
            "COUT": [ 1484 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1503 ],
            "S1": [ 1504 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 288 ],
            "C": [ 1505 ],
            "D": [ 1432 ],
            "Z": [ 1496 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1506 ],
            "B": [ 1507 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 891 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1506 ],
            "B": [ 1508 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1509 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1509 ],
            "B1": [ 1499 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1510 ],
            "COUT": [ 1492 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1511 ],
            "S1": [ 1512 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 289 ],
            "C": [ 1513 ],
            "D": [ 1432 ],
            "Z": [ 1506 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_1_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1425 ],
            "B": [ 1514 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1515 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 279 ],
            "C": [ 1516 ],
            "D": [ 1432 ],
            "Z": [ 1425 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1517 ],
            "B": [ 1518 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 924 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1519 ],
            "B": [ 1520 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 886 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1519 ],
            "B": [ 1521 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1522 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1522 ],
            "A1": [ 1509 ],
            "B0": [ 862 ],
            "B1": [ 1523 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1524 ],
            "COUT": [ 1502 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1525 ],
            "S1": [ 1526 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 291 ],
            "C": [ 1527 ],
            "D": [ 1432 ],
            "Z": [ 1519 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1528 ],
            "B": [ 1529 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 885 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1528 ],
            "B": [ 1530 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1531 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1531 ],
            "B1": [ 1522 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1532 ],
            "COUT": [ 1510 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1533 ],
            "S1": [ 1534 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 292 ],
            "C": [ 1535 ],
            "D": [ 1432 ],
            "Z": [ 1528 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1536 ],
            "B": [ 1537 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 884 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1536 ],
            "B": [ 1538 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1539 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1539 ],
            "A1": [ 1531 ],
            "B0": [ 1540 ],
            "B1": [ 1541 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1542 ],
            "COUT": [ 1524 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1543 ],
            "S1": [ 1544 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 293 ],
            "C": [ 1545 ],
            "D": [ 1432 ],
            "Z": [ 1536 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1546 ],
            "B": [ 1547 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 883 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1546 ],
            "B": [ 1548 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1549 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1549 ],
            "B1": [ 1539 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1550 ],
            "COUT": [ 1532 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1551 ],
            "S1": [ 1552 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 294 ],
            "C": [ 1553 ],
            "D": [ 1432 ],
            "Z": [ 1546 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1554 ],
            "B": [ 1555 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 878 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1554 ],
            "B": [ 1556 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1557 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1557 ],
            "A1": [ 1549 ],
            "B0": [ 1558 ],
            "B1": [ 1559 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1560 ],
            "COUT": [ 1542 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1561 ],
            "S1": [ 1562 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 295 ],
            "C": [ 1563 ],
            "D": [ 1432 ],
            "Z": [ 1554 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1564 ],
            "B": [ 1565 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 877 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1564 ],
            "B": [ 1566 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1567 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1567 ],
            "B1": [ 1557 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1568 ],
            "COUT": [ 1550 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1569 ],
            "S1": [ 1570 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 296 ],
            "C": [ 1571 ],
            "D": [ 1432 ],
            "Z": [ 1564 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1572 ],
            "B": [ 1573 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 876 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1572 ],
            "B": [ 1574 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1575 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1575 ],
            "A1": [ 1567 ],
            "B0": [ 1576 ],
            "B1": [ 1577 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1578 ],
            "COUT": [ 1560 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1579 ],
            "S1": [ 1580 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 297 ],
            "C": [ 1581 ],
            "D": [ 1432 ],
            "Z": [ 1572 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1582 ],
            "B": [ 1583 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 875 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1582 ],
            "B": [ 1584 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1585 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1585 ],
            "B1": [ 1575 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1586 ],
            "COUT": [ 1568 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1587 ],
            "S1": [ 1588 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 298 ],
            "C": [ 1589 ],
            "D": [ 1432 ],
            "Z": [ 1582 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1590 ],
            "B": [ 1591 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 816 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1590 ],
            "B": [ 1592 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1593 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1593 ],
            "A1": [ 1585 ],
            "B0": [ 864 ],
            "B1": [ 861 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1594 ],
            "COUT": [ 1578 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1595 ],
            "S1": [ 1596 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 299 ],
            "C": [ 1597 ],
            "D": [ 1432 ],
            "Z": [ 1590 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 1599 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 815 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 1600 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1601 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1601 ],
            "B1": [ 1593 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1586 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1602 ],
            "S1": [ 1603 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A_LUT4_A_Z_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1604 ],
            "A1": [ 1601 ],
            "B0": [ 863 ],
            "B1": [ 852 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1594 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1605 ],
            "S1": [ 1606 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 300 ],
            "C": [ 1607 ],
            "D": [ 1432 ],
            "Z": [ 1598 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1517 ],
            "B": [ 1608 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1609 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1609 ],
            "A1": [ 1515 ],
            "B0": [ 1446 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1610 ],
            "COUT": [ 1611 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1612 ],
            "S1": [ 1613 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 290 ],
            "C": [ 1614 ],
            "D": [ 1432 ],
            "Z": [ 1517 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1615 ],
            "B": [ 1616 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 923 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_30": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1617 ],
            "B": [ 1017 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 814 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_30_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 302 ],
            "C": [ 1618 ],
            "D": [ 1432 ],
            "Z": [ 1617 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1615 ],
            "B": [ 1619 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1620 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1620 ],
            "B1": [ 1609 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1621 ],
            "COUT": [ 1622 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1623 ],
            "S1": [ 1624 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 301 ],
            "C": [ 1625 ],
            "D": [ 1432 ],
            "Z": [ 1615 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1626 ],
            "B": [ 1627 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 918 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1626 ],
            "B": [ 1628 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1629 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1629 ],
            "A1": [ 1620 ],
            "B0": [ 1446 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1630 ],
            "COUT": [ 1610 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1631 ],
            "S1": [ 1632 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 304 ],
            "C": [ 1633 ],
            "D": [ 1432 ],
            "Z": [ 1626 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1634 ],
            "B": [ 1635 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 917 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1634 ],
            "B": [ 1636 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1637 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1637 ],
            "B1": [ 1629 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1638 ],
            "COUT": [ 1621 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1639 ],
            "S1": [ 1640 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 305 ],
            "C": [ 1641 ],
            "D": [ 1432 ],
            "Z": [ 1634 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1642 ],
            "B": [ 1643 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 916 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1642 ],
            "B": [ 1644 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1645 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1645 ],
            "A1": [ 1637 ],
            "B0": [ 1446 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1646 ],
            "COUT": [ 1630 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1647 ],
            "S1": [ 1648 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 306 ],
            "C": [ 1649 ],
            "D": [ 1432 ],
            "Z": [ 1642 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1650 ],
            "B": [ 1651 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 915 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1650 ],
            "B": [ 1652 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1653 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1653 ],
            "B1": [ 1645 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1654 ],
            "COUT": [ 1638 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1655 ],
            "S1": [ 1656 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 307 ],
            "C": [ 1657 ],
            "D": [ 1432 ],
            "Z": [ 1650 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1658 ],
            "B": [ 1659 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 910 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1658 ],
            "B": [ 1660 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1661 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1661 ],
            "A1": [ 1653 ],
            "B0": [ 1446 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1662 ],
            "COUT": [ 1646 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1663 ],
            "S1": [ 1664 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 308 ],
            "C": [ 1665 ],
            "D": [ 1432 ],
            "Z": [ 1658 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1666 ],
            "B": [ 1667 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 909 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1666 ],
            "B": [ 1668 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1669 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1669 ],
            "B1": [ 1661 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1438 ],
            "COUT": [ 1654 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1670 ],
            "S1": [ 1671 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A_Z_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1430 ],
            "A1": [ 1669 ],
            "B0": [ 1446 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1448 ],
            "COUT": [ 1662 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1672 ],
            "S1": [ 1673 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 309 ],
            "C": [ 1674 ],
            "D": [ 1432 ],
            "Z": [ 1666 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1423 ],
            "B": [ 1675 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1676 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1676 ],
            "A1": [ "0" ],
            "B0": [ 1446 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1611 ],
            "COUT": [ 1677 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1678 ],
            "S1": [ 1679 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1515 ],
            "B1": [ 1676 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1622 ],
            "COUT": [ 1680 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1681 ],
            "S1": [ 1682 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 278 ],
            "C": [ 1683 ],
            "D": [ 1432 ],
            "Z": [ 1423 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1272 ],
            "B1": [ 1290 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1684 ],
            "COUT": [ 1685 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1529 ],
            "S1": [ 1520 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1282 ],
            "B1": [ 1277 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1686 ],
            "COUT": [ 1684 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1547 ],
            "S1": [ 1537 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1326 ],
            "B1": [ 1344 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1687 ],
            "COUT": [ 1688 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1453 ],
            "S1": [ 1443 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1336 ],
            "B1": [ 1331 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1689 ],
            "COUT": [ 1687 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1471 ],
            "S1": [ 1461 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1299 ],
            "B1": [ 1317 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1690 ],
            "COUT": [ 1689 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1489 ],
            "S1": [ 1479 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1309 ],
            "B1": [ 1304 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1685 ],
            "COUT": [ 1690 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1507 ],
            "S1": [ 1497 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1004 ],
            "B1": [ 1122 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1691 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1599 ],
            "S1": [ 1591 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1164 ],
            "B1": [ 1263 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1692 ],
            "COUT": [ 1686 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1565 ],
            "S1": [ 1555 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1693 ],
            "B1": [ 1172 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1691 ],
            "COUT": [ 1692 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1583 ],
            "S1": [ 1573 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1408 ],
            "B1": [ 1419 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1694 ],
            "COUT": [ 1695 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1426 ],
            "S1": [ 1424 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1418 ],
            "B1": [ 1413 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1696 ],
            "COUT": [ 1694 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1616 ],
            "S1": [ 1518 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1380 ],
            "B1": [ 1398 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1697 ],
            "COUT": [ 1696 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1635 ],
            "S1": [ 1627 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1390 ],
            "B1": [ 1385 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1698 ],
            "COUT": [ 1697 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1651 ],
            "S1": [ 1643 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1353 ],
            "B1": [ 1371 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1699 ],
            "COUT": [ 1698 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1667 ],
            "S1": [ 1659 ]
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1363 ],
            "B1": [ 1358 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1688 ],
            "COUT": [ 1699 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1434 ],
            "S1": [ 1428 ]
          }
        },
        "cpu.cpuregs_wrdata_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1700 ],
            "BLUT": [ 1701 ],
            "C0": [ 874 ],
            "Z": [ 813 ]
          }
        },
        "cpu.cpuregs_wrdata_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1702 ],
            "B": [ 303 ],
            "C": [ 873 ],
            "D": [ 1432 ],
            "Z": [ 1700 ]
          }
        },
        "cpu.cpuregs_wrdata_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1701 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1704 ],
            "LSR": [ 1705 ],
            "Q": [ 1072 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1706 ],
            "LSR": [ 1707 ],
            "Q": [ 1085 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1708 ],
            "LSR": [ 1709 ],
            "Q": [ 1068 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1709 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1711 ],
            "LSR": [ 1712 ],
            "Q": [ 1062 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1712 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1713 ],
            "LSR": [ 1714 ],
            "Q": [ 1063 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1714 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1715 ],
            "LSR": [ 1716 ],
            "Q": [ 1057 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1716 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1717 ],
            "LSR": [ 1718 ],
            "Q": [ 1058 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1718 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1719 ],
            "LSR": [ 1720 ],
            "Q": [ 1050 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1720 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1721 ],
            "LSR": [ 1722 ],
            "Q": [ 1051 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1722 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1723 ],
            "LSR": [ 1724 ],
            "Q": [ 1042 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1724 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1725 ],
            "LSR": [ 1726 ],
            "Q": [ 1043 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1726 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1727 ],
            "LSR": [ 1728 ],
            "Q": [ 1114 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1728 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1707 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1729 ],
            "LSR": [ 1730 ],
            "Q": [ 1086 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1731 ],
            "LSR": [ 1732 ],
            "Q": [ 1115 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1732 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1733 ],
            "LSR": [ 1734 ],
            "Q": [ 1107 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1734 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1735 ],
            "LSR": [ 1736 ],
            "Q": [ 1108 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1736 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1737 ],
            "LSR": [ 1738 ],
            "Q": [ 1100 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1738 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1739 ],
            "LSR": [ 1740 ],
            "Q": [ 1101 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1740 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1741 ],
            "LSR": [ 1742 ],
            "Q": [ 1095 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1742 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1743 ],
            "LSR": [ 1744 ],
            "Q": [ 1096 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1744 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1745 ],
            "LSR": [ 1746 ],
            "Q": [ 1088 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1746 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1747 ],
            "LSR": [ 1748 ],
            "Q": [ 1089 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1748 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1749 ],
            "LSR": [ 1750 ],
            "Q": [ 1079 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1750 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1730 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1751 ],
            "LSR": [ 1752 ],
            "Q": [ 1074 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1753 ],
            "LSR": [ 1754 ],
            "Q": [ 1080 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1754 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1755 ],
            "LSR": [ "0" ],
            "Q": [ 1071 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1756 ],
            "B": [ 1757 ],
            "C": [ 769 ],
            "D": [ 1758 ],
            "Z": [ 1755 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 769 ],
            "B": [ 1756 ],
            "C": [ 1759 ],
            "D": [ 1760 ],
            "Z": [ 1708 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1756 ],
            "C": [ 1761 ],
            "D": [ 1762 ],
            "Z": [ 1751 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1763 ],
            "BLUT": [ 1764 ],
            "C0": [ 1765 ],
            "Z": [ 1762 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 769 ],
            "C": [ 861 ],
            "D": [ 790 ],
            "Z": [ 1763 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 861 ],
            "D": [ 790 ],
            "Z": [ 1764 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1756 ],
            "C": [ 1766 ],
            "D": [ 1767 ],
            "Z": [ 1729 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1768 ],
            "BLUT": [ 1769 ],
            "C0": [ 1770 ],
            "Z": [ 1767 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 769 ],
            "C": [ 864 ],
            "D": [ 790 ],
            "Z": [ 1768 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 864 ],
            "D": [ 790 ],
            "Z": [ 1769 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1756 ],
            "C": [ 1771 ],
            "D": [ 1772 ],
            "Z": [ 1706 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1773 ],
            "BLUT": [ 1774 ],
            "C0": [ 1775 ],
            "Z": [ 1772 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 769 ],
            "C": [ 852 ],
            "D": [ 790 ],
            "Z": [ 1773 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 852 ],
            "D": [ 790 ],
            "Z": [ 1774 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1756 ],
            "C": [ 1776 ],
            "D": [ 1777 ],
            "Z": [ 1704 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1778 ],
            "BLUT": [ 1779 ],
            "C0": [ 1780 ],
            "Z": [ 1777 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 769 ],
            "C": [ 863 ],
            "D": [ 790 ],
            "Z": [ 1778 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 863 ],
            "D": [ 790 ],
            "Z": [ 1779 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 1758 ],
            "C": [ 862 ],
            "D": [ 790 ],
            "Z": [ 1760 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1710 ],
            "B": [ 1759 ],
            "C": [ 790 ],
            "D": [ 1446 ],
            "Z": [ 1753 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1782 ],
            "D": [ 1783 ],
            "Z": [ 1749 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1776 ],
            "D": [ 1783 ],
            "Z": [ 1731 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1757 ],
            "D": [ 1783 ],
            "Z": [ 1727 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1179 ],
            "C": [ 1784 ],
            "D": [ 1785 ],
            "Z": [ 1725 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_12_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1177 ],
            "Z": [ 1785 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1465 ],
            "C": [ 1784 ],
            "D": [ 1786 ],
            "Z": [ 1723 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_13_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1787 ],
            "Z": [ 1786 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1464 ],
            "C": [ 1784 ],
            "D": [ 1788 ],
            "Z": [ 1721 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_14_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1789 ],
            "Z": [ 1788 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1483 ],
            "C": [ 1784 ],
            "D": [ 1790 ],
            "Z": [ 1719 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_15_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1791 ],
            "Z": [ 1790 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1482 ],
            "C": [ 1784 ],
            "D": [ 1792 ],
            "Z": [ 1717 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_16_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1793 ],
            "Z": [ 1792 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1501 ],
            "C": [ 1784 ],
            "D": [ 1794 ],
            "Z": [ 1715 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_17_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1795 ],
            "Z": [ 1794 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1500 ],
            "C": [ 1784 ],
            "D": [ 1796 ],
            "Z": [ 1713 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_18_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1797 ],
            "Z": [ 1796 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1523 ],
            "C": [ 1784 ],
            "D": [ 1798 ],
            "Z": [ 1711 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1799 ],
            "D": [ 1783 ],
            "Z": [ 1747 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1800 ],
            "D": [ 1783 ],
            "Z": [ 1745 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1801 ],
            "D": [ 1783 ],
            "Z": [ 1743 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1802 ],
            "D": [ 1783 ],
            "Z": [ 1741 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1803 ],
            "D": [ 1783 ],
            "Z": [ 1739 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1761 ],
            "D": [ 1783 ],
            "Z": [ 1737 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1766 ],
            "D": [ 1783 ],
            "Z": [ 1735 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1781 ],
            "C": [ 1771 ],
            "D": [ 1783 ],
            "Z": [ 1733 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 769 ],
            "B": [ 800 ],
            "C": [ 1756 ],
            "D": [ 1759 ],
            "Z": [ 1784 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1446 ],
            "D": [ 1784 ],
            "Z": [ 1783 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1804 ],
            "Z": [ 1798 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1752 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1805 ],
            "LSR": [ 1806 ],
            "Q": [ 1075 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1806 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1807 ],
            "LSR": [ 1808 ],
            "Q": [ 1036 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1808 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1809 ],
            "LSR": [ 1810 ],
            "Q": [ 1037 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1810 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1811 ],
            "LSR": [ 1812 ],
            "Q": [ 1030 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1812 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1813 ],
            "LSR": [ 1814 ],
            "Q": [ 1031 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1814 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1815 ],
            "LSR": [ 1816 ],
            "Q": [ 1067 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1816 ]
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1703 ],
            "D": [ 1710 ],
            "Z": [ 1705 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1817 ],
            "LSR": [ "0" ],
            "Q": [ 1446 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1818 ],
            "LSR": [ "0" ],
            "Q": [ 1179 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1819 ],
            "LSR": [ "0" ],
            "Q": [ 1576 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 866 ],
            "LSR": [ "0" ],
            "Q": [ 861 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1820 ],
            "LSR": [ "0" ],
            "Q": [ 1501 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1821 ],
            "LSR": [ "0" ],
            "Q": [ 1500 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1822 ],
            "LSR": [ "0" ],
            "Q": [ 1523 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1823 ],
            "LSR": [ "0" ],
            "Q": [ 1541 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1824 ],
            "LSR": [ "0" ],
            "Q": [ 1540 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1825 ],
            "LSR": [ "0" ],
            "Q": [ 1559 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1826 ],
            "LSR": [ "0" ],
            "Q": [ 1558 ]
          }
        },
        "cpu.decoded_imm_j_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1827 ],
            "LSR": [ "0" ],
            "Q": [ 1577 ]
          }
        },
        "cpu.decoded_rd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1828 ],
            "LSR": [ "0" ],
            "Q": [ 1829 ]
          }
        },
        "cpu.decoded_rd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1830 ],
            "LSR": [ "0" ],
            "Q": [ 1831 ]
          }
        },
        "cpu.decoded_rd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1832 ],
            "LSR": [ "0" ],
            "Q": [ 1833 ]
          }
        },
        "cpu.decoded_rd_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1834 ],
            "LSR": [ "0" ],
            "Q": [ 1835 ]
          }
        },
        "cpu.decoded_rd_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1836 ],
            "LSR": [ "0" ],
            "Q": [ 1837 ]
          }
        },
        "cpu.decoded_rs1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1483 ],
            "B": [ 1482 ],
            "C": [ 1838 ],
            "D": [ 1003 ],
            "Z": [ 1000 ]
          }
        },
        "cpu.decoded_rs1_LUT4_A_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1839 ],
            "B": [ 1000 ],
            "C": [ 1840 ],
            "D": [ 1021 ],
            "Z": [ 1221 ]
          }
        },
        "cpu.decoded_rs1_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1422 ],
            "C": [ 1129 ],
            "D": [ 999 ],
            "Z": [ 1839 ]
          }
        },
        "cpu.decoded_rs1_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1002 ],
            "C": [ 1003 ],
            "D": [ 1693 ],
            "Z": [ 1840 ]
          }
        },
        "cpu.decoded_rs1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1464 ],
            "C": [ 1465 ],
            "D": [ 1179 ],
            "Z": [ 1838 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1465 ],
            "Z": [ 1841 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1464 ],
            "Z": [ 1842 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1843 ],
            "BLUT": [ 1842 ],
            "C0": [ 867 ],
            "Z": [ 1844 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1845 ],
            "C": [ 1789 ],
            "D": [ 1178 ],
            "Z": [ 1843 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1844 ],
            "LSR": [ "0" ],
            "Q": [ 996 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1483 ],
            "Z": [ 1846 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1847 ],
            "BLUT": [ 1846 ],
            "C0": [ 867 ],
            "Z": [ 1848 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1849 ],
            "C": [ 1791 ],
            "D": [ 1178 ],
            "Z": [ 1847 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1848 ],
            "LSR": [ "0" ],
            "Q": [ 995 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1482 ],
            "Z": [ 1850 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1851 ],
            "BLUT": [ 1850 ],
            "C0": [ 867 ],
            "Z": [ 1852 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1853 ],
            "C": [ 1793 ],
            "D": [ 1178 ],
            "Z": [ 1851 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1852 ],
            "LSR": [ "0" ],
            "Q": [ 994 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1854 ],
            "BLUT": [ 1841 ],
            "C0": [ 867 ],
            "Z": [ 1855 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1856 ],
            "C": [ 1787 ],
            "D": [ 1178 ],
            "Z": [ 1854 ]
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1855 ],
            "LSR": [ "0" ],
            "Q": [ 997 ]
          }
        },
        "cpu.decoded_rs1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1857 ],
            "LSR": [ "0" ],
            "Q": [ 1465 ]
          }
        },
        "cpu.decoded_rs1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1858 ],
            "LSR": [ "0" ],
            "Q": [ 1464 ]
          }
        },
        "cpu.decoded_rs1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1859 ],
            "LSR": [ "0" ],
            "Q": [ 1483 ]
          }
        },
        "cpu.decoded_rs1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1860 ],
            "LSR": [ "0" ],
            "Q": [ 1482 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 864 ],
            "Z": [ 1861 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 852 ],
            "Z": [ 1862 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1863 ],
            "BLUT": [ 1862 ],
            "C0": [ 867 ],
            "Z": [ 1864 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1865 ],
            "C": [ 1771 ],
            "D": [ 1178 ],
            "Z": [ 1863 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1864 ],
            "LSR": [ "0" ],
            "Q": [ 823 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 863 ],
            "Z": [ 1866 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1867 ],
            "BLUT": [ 1866 ],
            "C0": [ 867 ],
            "Z": [ 1868 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1869 ],
            "C": [ 1776 ],
            "D": [ 1178 ],
            "Z": [ 1867 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1868 ],
            "LSR": [ "0" ],
            "Q": [ 822 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 862 ],
            "Z": [ 1870 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1871 ],
            "BLUT": [ 1870 ],
            "C0": [ 867 ],
            "Z": [ 1872 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1873 ],
            "C": [ 1757 ],
            "D": [ 1178 ],
            "Z": [ 1871 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1872 ],
            "LSR": [ "0" ],
            "Q": [ 821 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1874 ],
            "BLUT": [ 1861 ],
            "C0": [ 867 ],
            "Z": [ 1875 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1876 ],
            "C": [ 1766 ],
            "D": [ 1178 ],
            "Z": [ 1874 ]
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1875 ],
            "LSR": [ "0" ],
            "Q": [ 824 ]
          }
        },
        "cpu.decoded_rs2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1877 ],
            "LSR": [ "0" ],
            "Q": [ 864 ]
          }
        },
        "cpu.decoded_rs2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1878 ],
            "LSR": [ "0" ],
            "Q": [ 852 ]
          }
        },
        "cpu.decoded_rs2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1879 ],
            "LSR": [ "0" ],
            "Q": [ 863 ]
          }
        },
        "cpu.decoded_rs2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1880 ],
            "LSR": [ "0" ],
            "Q": [ 862 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1881 ],
            "D": [ 791 ],
            "Z": [ 1703 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 1002 ],
            "D": [ 1882 ],
            "Z": [ 1710 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1782 ],
            "C": [ 790 ],
            "D": [ 1541 ],
            "Z": [ 1815 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1799 ],
            "C": [ 790 ],
            "D": [ 1540 ],
            "Z": [ 1813 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1800 ],
            "C": [ 790 ],
            "D": [ 1559 ],
            "Z": [ 1811 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1801 ],
            "C": [ 790 ],
            "D": [ 1558 ],
            "Z": [ 1809 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1802 ],
            "C": [ 790 ],
            "D": [ 1577 ],
            "Z": [ 1807 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_A_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1882 ],
            "B": [ 1803 ],
            "C": [ 790 ],
            "D": [ 1576 ],
            "Z": [ 1805 ]
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 800 ],
            "C": [ 769 ],
            "D": [ 1756 ],
            "Z": [ 1882 ]
          }
        },
        "cpu.decoder_pseudo_trigger_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 770 ],
            "LSR": [ 1883 ],
            "Q": [ 1881 ]
          }
        },
        "cpu.decoder_pseudo_trigger_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1884 ],
            "C": [ 803 ],
            "D": [ 3 ],
            "Z": [ 1883 ]
          }
        },
        "cpu.decoder_trigger_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 791 ],
            "D": [ 789 ],
            "Z": [ 694 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1885 ],
            "LSR": [ "0" ],
            "Q": [ 791 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1886 ],
            "D1": [ 1887 ],
            "SD": [ 797 ],
            "Z": [ 1885 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1888 ],
            "BLUT": [ 1889 ],
            "C0": [ 800 ],
            "Z": [ 1886 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 16 ],
            "C": [ 867 ],
            "D": [ 1890 ],
            "Z": [ 1888 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 803 ],
            "D": [ 782 ],
            "Z": [ 1890 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 867 ],
            "Z": [ 1889 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1891 ],
            "BLUT": [ 1892 ],
            "C0": [ 800 ],
            "Z": [ 1887 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1891 ]
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1892 ]
          }
        },
        "cpu.instr_add_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1893 ],
            "B": [ 1894 ],
            "C": [ 1895 ],
            "D": [ 1896 ],
            "Z": [ 1897 ]
          }
        },
        "cpu.instr_add_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1898 ],
            "LSR": [ 1899 ],
            "Q": [ 1893 ]
          }
        },
        "cpu.instr_add_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1900 ],
            "C": [ 1901 ],
            "D": [ 1902 ],
            "Z": [ 1898 ]
          }
        },
        "cpu.instr_add_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1899 ]
          }
        },
        "cpu.instr_addi_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1903 ],
            "LSR": [ 1904 ],
            "Q": [ 1905 ]
          }
        },
        "cpu.instr_addi_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1901 ],
            "D": [ 1906 ],
            "Z": [ 1903 ]
          }
        },
        "cpu.instr_addi_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1904 ]
          }
        },
        "cpu.instr_and_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1907 ],
            "D": [ 1895 ],
            "Z": [ 27 ]
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1908 ],
            "LSR": [ 1909 ],
            "Q": [ 1907 ]
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1910 ],
            "BLUT": [ 1911 ],
            "C0": [ 1902 ],
            "Z": [ 1908 ]
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1900 ],
            "B": [ 1804 ],
            "C": [ 1797 ],
            "D": [ 1795 ],
            "Z": [ 1910 ]
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1911 ]
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1909 ]
          }
        },
        "cpu.instr_andi_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1912 ],
            "LSR": [ 1913 ],
            "Q": [ 1895 ]
          }
        },
        "cpu.instr_andi_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 1906 ],
            "Z": [ 1912 ]
          }
        },
        "cpu.instr_andi_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1913 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 1914 ],
            "LSR": [ "0" ],
            "Q": [ 1781 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1915 ],
            "C": [ 1916 ],
            "D": [ 1917 ],
            "Z": [ 1914 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1918 ],
            "D1": [ 1919 ],
            "SD": [ 1178 ],
            "Z": [ 1916 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1920 ],
            "D1": [ 1921 ],
            "SD": [ 1922 ],
            "Z": [ 1918 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1923 ],
            "BLUT": [ 1924 ],
            "C0": [ 1925 ],
            "Z": [ 1920 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1923 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1924 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1926 ],
            "BLUT": [ 1927 ],
            "C0": [ 1925 ],
            "Z": [ 1921 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1926 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1928 ],
            "Z": [ 1927 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1929 ],
            "D1": [ 1930 ],
            "SD": [ 1922 ],
            "Z": [ 1919 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1931 ],
            "BLUT": [ 1932 ],
            "C0": [ 1925 ],
            "Z": [ 1929 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1934 ],
            "D": [ 1935 ],
            "Z": [ 1931 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1934 ],
            "D": [ 1935 ],
            "Z": [ 1932 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1936 ],
            "BLUT": [ 1937 ],
            "C0": [ 1925 ],
            "Z": [ 1930 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1934 ],
            "D": [ 1935 ],
            "Z": [ 1936 ]
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1934 ],
            "D": [ 1935 ],
            "Z": [ 1937 ]
          }
        },
        "cpu.instr_beq_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1938 ],
            "C": [ 1905 ],
            "D": [ 1939 ],
            "Z": [ 1940 ]
          }
        },
        "cpu.instr_beq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 1941 ],
            "LSR": [ 1942 ],
            "Q": [ 1939 ]
          }
        },
        "cpu.instr_beq_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1901 ],
            "D": [ 800 ],
            "Z": [ 1941 ]
          }
        },
        "cpu.instr_beq_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1942 ]
          }
        },
        "cpu.instr_bge_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1943 ],
            "D": [ 1944 ],
            "Z": [ 1945 ]
          }
        },
        "cpu.instr_bge_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1943 ],
            "D": [ 1944 ],
            "Z": [ 1946 ]
          }
        },
        "cpu.instr_bge_LUT4_D_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1946 ],
            "BLUT": [ 1947 ],
            "C0": [ 1948 ],
            "Z": [ 1949 ]
          }
        },
        "cpu.instr_bge_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 1944 ],
            "Z": [ 1947 ]
          }
        },
        "cpu.instr_bge_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 1944 ],
            "Z": [ 1951 ]
          }
        },
        "cpu.instr_bge_LUT4_D_3_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1951 ],
            "BLUT": [ 1952 ],
            "C0": [ 1948 ],
            "Z": [ 1953 ]
          }
        },
        "cpu.instr_bge_LUT4_D_3_Z_PFUMX_ALUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1953 ],
            "D1": [ 1949 ],
            "SD": [ 1954 ],
            "Z": [ 1955 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 1944 ],
            "Z": [ 1952 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 121 ],
            "A1": [ 271 ],
            "B0": [ 122 ],
            "B1": [ 270 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1956 ],
            "COUT": [ 1950 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1957 ],
            "S1": [ 1958 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 158 ],
            "A1": [ 149 ],
            "B0": [ 157 ],
            "B1": [ 148 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1959 ],
            "COUT": [ 1960 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1961 ],
            "S1": [ 1962 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1963 ],
            "A1": [ 1964 ],
            "B0": [ 1012 ],
            "B1": [ 1038 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1965 ],
            "COUT": [ 1959 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1966 ],
            "S1": [ 1967 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1968 ],
            "A1": [ 1969 ],
            "B0": [ 1052 ],
            "B1": [ 1053 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1970 ],
            "COUT": [ 1971 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1972 ],
            "S1": [ 1973 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 85 ],
            "B0": [ 93 ],
            "B1": [ 84 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1974 ],
            "COUT": [ 1970 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1975 ],
            "S1": [ 1976 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 103 ],
            "B0": [ 111 ],
            "B1": [ 102 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1977 ],
            "COUT": [ 1974 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1978 ],
            "S1": [ 1979 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 140 ],
            "A1": [ 131 ],
            "B0": [ 139 ],
            "B1": [ 130 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1960 ],
            "COUT": [ 1977 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1980 ],
            "S1": [ 1981 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 30 ],
            "A1": [ 1982 ],
            "B0": [ 29 ],
            "B1": [ 1014 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1983 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1984 ],
            "S1": [ 1985 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 188 ],
            "A1": [ 179 ],
            "B0": [ 187 ],
            "B1": [ 178 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1986 ],
            "COUT": [ 1965 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1987 ],
            "S1": [ 1988 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 206 ],
            "A1": [ 197 ],
            "B0": [ 205 ],
            "B1": [ 196 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1983 ],
            "COUT": [ 1986 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1989 ],
            "S1": [ 1990 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1991 ],
            "A1": [ 1992 ],
            "B0": [ 1090 ],
            "B1": [ 1091 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1993 ],
            "COUT": [ 1956 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1994 ],
            "S1": [ 1995 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 239 ],
            "A1": [ 230 ],
            "B0": [ 238 ],
            "B1": [ 229 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1996 ],
            "COUT": [ 1993 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1997 ],
            "S1": [ 1998 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1999 ],
            "A1": [ 2000 ],
            "B0": [ 1102 ],
            "B1": [ 1103 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2001 ],
            "COUT": [ 1996 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2002 ],
            "S1": [ 2003 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2004 ],
            "A1": [ 2005 ],
            "B0": [ 1109 ],
            "B1": [ 1110 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2006 ],
            "COUT": [ 2001 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2007 ],
            "S1": [ 2008 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 52 ],
            "A1": [ 43 ],
            "B0": [ 51 ],
            "B1": [ 42 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2009 ],
            "COUT": [ 2006 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2010 ],
            "S1": [ 2011 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2012 ],
            "A1": [ 2013 ],
            "B0": [ 1044 ],
            "B1": [ 1045 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1971 ],
            "COUT": [ 2009 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2014 ],
            "S1": [ 2015 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2016 ],
            "D1": [ 2017 ],
            "SD": [ 2018 ],
            "Z": [ 1954 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2019 ],
            "D1": [ 2020 ],
            "SD": [ 2021 ],
            "Z": [ 1948 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2022 ],
            "D1": [ 2023 ],
            "SD": [ 2024 ],
            "Z": [ 2019 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2025 ],
            "BLUT": [ 2026 ],
            "C0": [ 2027 ],
            "Z": [ 2022 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2025 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2026 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2028 ],
            "BLUT": [ 2029 ],
            "C0": [ 2027 ],
            "Z": [ 2023 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2028 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2029 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2030 ],
            "D1": [ 2031 ],
            "SD": [ 2024 ],
            "Z": [ 2020 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2032 ],
            "BLUT": [ 2033 ],
            "C0": [ 2027 ],
            "Z": [ 2030 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2032 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2033 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2034 ],
            "BLUT": [ 2035 ],
            "C0": [ 2027 ],
            "Z": [ 2031 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2036 ],
            "B": [ 2037 ],
            "C": [ 2038 ],
            "D": [ 2039 ],
            "Z": [ 2034 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2035 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2040 ],
            "D1": [ 2041 ],
            "SD": [ 197 ],
            "Z": [ 2021 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2042 ],
            "D1": [ 2043 ],
            "SD": [ 1964 ],
            "Z": [ 2038 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2044 ],
            "BLUT": [ 2045 ],
            "C0": [ 1038 ],
            "Z": [ 2042 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2044 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 30 ],
            "C": [ 1012 ],
            "D": [ 1963 ],
            "Z": [ 2045 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2046 ],
            "BLUT": [ 2047 ],
            "C0": [ 1038 ],
            "Z": [ 2043 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 30 ],
            "C": [ 1012 ],
            "D": [ 1963 ],
            "Z": [ 2046 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2047 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2048 ],
            "D1": [ 2049 ],
            "SD": [ 2013 ],
            "Z": [ 2037 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2050 ],
            "BLUT": [ 2051 ],
            "C0": [ 1045 ],
            "Z": [ 2048 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2050 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1053 ],
            "B": [ 1969 ],
            "C": [ 1044 ],
            "D": [ 2012 ],
            "Z": [ 2051 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2052 ],
            "BLUT": [ 2053 ],
            "C0": [ 1045 ],
            "Z": [ 2049 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1053 ],
            "B": [ 1969 ],
            "C": [ 1044 ],
            "D": [ 2012 ],
            "Z": [ 2052 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2053 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2054 ],
            "D1": [ 2055 ],
            "SD": [ 2005 ],
            "Z": [ 2036 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2056 ],
            "BLUT": [ 2057 ],
            "C0": [ 1110 ],
            "Z": [ 2054 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2056 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1052 ],
            "B": [ 1968 ],
            "C": [ 1109 ],
            "D": [ 2004 ],
            "Z": [ 2057 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2058 ],
            "BLUT": [ 2059 ],
            "C0": [ 1110 ],
            "Z": [ 2055 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1052 ],
            "B": [ 1968 ],
            "C": [ 1109 ],
            "D": [ 2004 ],
            "Z": [ 2058 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2059 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2060 ],
            "BLUT": [ 2061 ],
            "C0": [ 196 ],
            "Z": [ 2040 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2060 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1014 ],
            "B": [ 1982 ],
            "C": [ 205 ],
            "D": [ 206 ],
            "Z": [ 2061 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2062 ],
            "BLUT": [ 2063 ],
            "C0": [ 196 ],
            "Z": [ 2041 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1014 ],
            "B": [ 1982 ],
            "C": [ 205 ],
            "D": [ 206 ],
            "Z": [ 2062 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2063 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1102 ],
            "B": [ 1999 ],
            "C": [ 1103 ],
            "D": [ 2000 ],
            "Z": [ 2024 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 122 ],
            "C": [ 270 ],
            "D": [ 271 ],
            "Z": [ 2027 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1090 ],
            "B": [ 1991 ],
            "C": [ 1091 ],
            "D": [ 1992 ],
            "Z": [ 2039 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2064 ],
            "D1": [ 2065 ],
            "SD": [ 2066 ],
            "Z": [ 2016 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2067 ],
            "BLUT": [ 2068 ],
            "C0": [ 2069 ],
            "Z": [ 2064 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2067 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2068 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2070 ],
            "BLUT": [ 2071 ],
            "C0": [ 2069 ],
            "Z": [ 2065 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2070 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2071 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2072 ],
            "D1": [ 2073 ],
            "SD": [ 2066 ],
            "Z": [ 2017 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2074 ],
            "BLUT": [ 2075 ],
            "C0": [ 2069 ],
            "Z": [ 2072 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2074 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2075 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2076 ],
            "BLUT": [ 2077 ],
            "C0": [ 2069 ],
            "Z": [ 2073 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2078 ],
            "B": [ 2079 ],
            "C": [ 2080 ],
            "D": [ 2081 ],
            "Z": [ 2076 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2077 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 238 ],
            "B": [ 239 ],
            "C": [ 229 ],
            "D": [ 230 ],
            "Z": [ 2018 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 158 ],
            "C": [ 148 ],
            "D": [ 149 ],
            "Z": [ 2066 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 140 ],
            "C": [ 130 ],
            "D": [ 131 ],
            "Z": [ 2069 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 178 ],
            "D": [ 179 ],
            "Z": [ 2081 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 112 ],
            "C": [ 102 ],
            "D": [ 103 ],
            "Z": [ 2080 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 94 ],
            "C": [ 84 ],
            "D": [ 85 ],
            "Z": [ 2079 ]
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 52 ],
            "C": [ 42 ],
            "D": [ 43 ],
            "Z": [ 2078 ]
          }
        },
        "cpu.instr_bge_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1945 ],
            "BLUT": [ 2082 ],
            "C0": [ 1948 ],
            "Z": [ 2083 ]
          }
        },
        "cpu.instr_bge_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2084 ],
            "D1": [ 2083 ],
            "SD": [ 1954 ],
            "Z": [ 2085 ]
          }
        },
        "cpu.instr_bge_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2086 ],
            "LSR": [ 2087 ],
            "Q": [ 1944 ]
          }
        },
        "cpu.instr_bge_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2088 ],
            "D": [ 800 ],
            "Z": [ 2086 ]
          }
        },
        "cpu.instr_bge_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2087 ]
          }
        },
        "cpu.instr_bgeu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2089 ],
            "LSR": [ 2090 ],
            "Q": [ 1943 ]
          }
        },
        "cpu.instr_bgeu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 800 ],
            "Z": [ 2089 ]
          }
        },
        "cpu.instr_bgeu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2090 ]
          }
        },
        "cpu.instr_blt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2091 ],
            "LSR": [ 2092 ],
            "Q": [ 2093 ]
          }
        },
        "cpu.instr_blt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 800 ],
            "Z": [ 2091 ]
          }
        },
        "cpu.instr_blt_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2092 ]
          }
        },
        "cpu.instr_bltu_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2094 ],
            "B": [ 2095 ],
            "C": [ 2096 ],
            "D": [ 2097 ],
            "Z": [ 2098 ]
          }
        },
        "cpu.instr_bltu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2099 ],
            "LSR": [ 2100 ],
            "Q": [ 2097 ]
          }
        },
        "cpu.instr_bltu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 800 ],
            "Z": [ 2099 ]
          }
        },
        "cpu.instr_bltu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2100 ]
          }
        },
        "cpu.instr_bne_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2101 ],
            "LSR": [ 2102 ],
            "Q": [ 2095 ]
          }
        },
        "cpu.instr_bne_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2103 ],
            "D": [ 800 ],
            "Z": [ 2101 ]
          }
        },
        "cpu.instr_bne_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2102 ]
          }
        },
        "cpu.instr_fence_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2093 ],
            "B": [ 2104 ],
            "C": [ 2105 ],
            "D": [ 1907 ],
            "Z": [ 2106 ]
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2107 ],
            "LSR": [ 2108 ],
            "Q": [ 2105 ]
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2109 ],
            "BLUT": [ 2110 ],
            "C0": [ 2111 ],
            "Z": [ 2107 ]
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1922 ],
            "B": [ 2112 ],
            "C": [ 1901 ],
            "D": [ 2113 ],
            "Z": [ 2109 ]
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2110 ]
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2108 ]
          }
        },
        "cpu.instr_jal_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2114 ],
            "LSR": [ "0" ],
            "Q": [ 790 ]
          }
        },
        "cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1915 ],
            "C": [ 2115 ],
            "D": [ 1917 ],
            "Z": [ 2114 ]
          }
        },
        "cpu.instr_jalr_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1906 ],
            "C": [ 2116 ],
            "D": [ 2096 ],
            "Z": [ 1756 ]
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2117 ],
            "LSR": [ "0" ],
            "Q": [ 2096 ]
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2118 ],
            "BLUT": [ 2119 ],
            "C0": [ 2120 ],
            "Z": [ 2117 ]
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1820 ],
            "B": [ 1915 ],
            "C": [ 2115 ],
            "D": [ 1917 ],
            "Z": [ 2118 ]
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2119 ]
          }
        },
        "cpu.instr_lb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2121 ],
            "LSR": [ "0" ],
            "Q": [ 2122 ]
          }
        },
        "cpu.instr_lb_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1901 ],
            "D": [ 2116 ],
            "Z": [ 2121 ]
          }
        },
        "cpu.instr_lbu_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2123 ],
            "B": [ 2122 ],
            "C": [ 2124 ],
            "D": [ 1884 ],
            "Z": [ 2125 ]
          }
        },
        "cpu.instr_lbu_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2123 ],
            "C": [ 2122 ],
            "D": [ 2126 ],
            "Z": [ 2127 ]
          }
        },
        "cpu.instr_lbu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2128 ],
            "LSR": [ "0" ],
            "Q": [ 2123 ]
          }
        },
        "cpu.instr_lbu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 2116 ],
            "Z": [ 2128 ]
          }
        },
        "cpu.instr_lh_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 760 ],
            "D": [ 2129 ],
            "Z": [ 2130 ]
          }
        },
        "cpu.instr_lh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2131 ],
            "LSR": [ "0" ],
            "Q": [ 2129 ]
          }
        },
        "cpu.instr_lh_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2103 ],
            "D": [ 2116 ],
            "Z": [ 2131 ]
          }
        },
        "cpu.instr_lhu_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2132 ],
            "B": [ 2129 ],
            "C": [ 2124 ],
            "D": [ 1884 ],
            "Z": [ 2133 ]
          }
        },
        "cpu.instr_lhu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2134 ],
            "LSR": [ "0" ],
            "Q": [ 2132 ]
          }
        },
        "cpu.instr_lhu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2088 ],
            "D": [ 2116 ],
            "Z": [ 2134 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2135 ],
            "LSR": [ "0" ],
            "Q": [ 1002 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1915 ],
            "C": [ 2136 ],
            "D": [ 1917 ],
            "Z": [ 2135 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2137 ],
            "D1": [ 2138 ],
            "SD": [ 1178 ],
            "Z": [ 2136 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2139 ],
            "D1": [ 2140 ],
            "SD": [ 1922 ],
            "Z": [ 2137 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2141 ],
            "BLUT": [ 2142 ],
            "C0": [ 1925 ],
            "Z": [ 2139 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2141 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2142 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2143 ],
            "BLUT": [ 2144 ],
            "C0": [ 1925 ],
            "Z": [ 2140 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1928 ],
            "Z": [ 2143 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2144 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2145 ],
            "D1": [ 2146 ],
            "SD": [ 1922 ],
            "Z": [ 2138 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2147 ],
            "BLUT": [ 2148 ],
            "C0": [ 1925 ],
            "Z": [ 2145 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 2147 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 2148 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2149 ],
            "BLUT": [ 2150 ],
            "C0": [ 1925 ],
            "Z": [ 2146 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 2149 ]
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 2150 ]
          }
        },
        "cpu.instr_lw_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2151 ],
            "C": [ 2132 ],
            "D": [ 2129 ],
            "Z": [ 2126 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 317 ],
            "B": [ 2152 ],
            "C": [ 2153 ],
            "D": [ 2154 ],
            "Z": [ 2155 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2156 ],
            "C": [ 572 ],
            "D": [ 2157 ],
            "Z": [ 2153 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 541 ],
            "C": [ 2159 ],
            "D": [ 348 ],
            "Z": [ 2157 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 789 ],
            "C": [ 805 ],
            "D": [ 3 ],
            "Z": [ 2160 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 760 ],
            "C": [ 782 ],
            "D": [ 776 ],
            "Z": [ 2154 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2156 ],
            "C": [ 2158 ],
            "D": [ 2159 ],
            "Z": [ 2152 ]
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 790 ],
            "C": [ 1781 ],
            "D": [ 1002 ],
            "Z": [ 2161 ]
          }
        },
        "cpu.instr_lw_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 2124 ],
            "C": [ 2162 ],
            "D": [ 2151 ],
            "Z": [ 2163 ]
          }
        },
        "cpu.instr_lw_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3 ],
            "D": [ 760 ],
            "Z": [ 2162 ]
          }
        },
        "cpu.instr_lw_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2164 ],
            "BLUT": [ 2165 ],
            "C0": [ 789 ],
            "Z": [ 2166 ]
          }
        },
        "cpu.instr_lw_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2167 ],
            "LSR": [ "0" ],
            "Q": [ 2151 ]
          }
        },
        "cpu.instr_lw_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2168 ],
            "D": [ 2116 ],
            "Z": [ 2167 ]
          }
        },
        "cpu.instr_or_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2169 ],
            "B": [ 2170 ],
            "C": [ 2171 ],
            "D": [ 26 ],
            "Z": [ 2172 ]
          }
        },
        "cpu.instr_or_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2169 ],
            "D": [ 1896 ],
            "Z": [ 28 ]
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2173 ],
            "LSR": [ 2174 ],
            "Q": [ 2169 ]
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2175 ],
            "BLUT": [ 2176 ],
            "C0": [ 1902 ],
            "Z": [ 2173 ]
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1900 ],
            "C": [ 1797 ],
            "D": [ 1795 ],
            "Z": [ 2175 ]
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2176 ]
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2174 ]
          }
        },
        "cpu.instr_ori_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2177 ],
            "LSR": [ 2178 ],
            "Q": [ 1896 ]
          }
        },
        "cpu.instr_ori_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 1906 ],
            "Z": [ 2177 ]
          }
        },
        "cpu.instr_ori_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2178 ]
          }
        },
        "cpu.instr_rdcycle_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2152 ],
            "C": [ 2104 ],
            "D": [ 768 ],
            "Z": [ 801 ]
          }
        },
        "cpu.instr_rdcycle_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2179 ],
            "LSR": [ "0" ],
            "Q": [ 2104 ]
          }
        },
        "cpu.instr_rdcycle_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2180 ],
            "C": [ 2181 ],
            "D": [ 2182 ],
            "Z": [ 2179 ]
          }
        },
        "cpu.instr_rdcycle_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1776 ],
            "C": [ 1771 ],
            "D": [ 1766 ],
            "Z": [ 2182 ]
          }
        },
        "cpu.instr_rdcycleh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2183 ],
            "LSR": [ "0" ],
            "Q": [ 2159 ]
          }
        },
        "cpu.instr_rdcycleh_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2180 ],
            "C": [ 2184 ],
            "D": [ 2182 ],
            "Z": [ 2183 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2185 ],
            "LSR": [ "0" ],
            "Q": [ 2158 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2180 ],
            "C": [ 2186 ],
            "D": [ 2181 ],
            "Z": [ 2185 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1802 ],
            "B": [ 1761 ],
            "C": [ 1803 ],
            "D": [ 1801 ],
            "Z": [ 2184 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1757 ],
            "B": [ 1771 ],
            "C": [ 1766 ],
            "D": [ 1776 ],
            "Z": [ 2186 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2187 ],
            "BLUT": [ 2188 ],
            "C0": [ 2189 ],
            "Z": [ 2180 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2190 ],
            "B": [ 2191 ],
            "C": [ 2168 ],
            "D": [ 2192 ],
            "Z": [ 2187 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2188 ]
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1801 ],
            "B": [ 1802 ],
            "C": [ 1761 ],
            "D": [ 1803 ],
            "Z": [ 2181 ]
          }
        },
        "cpu.instr_rdinstrh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2193 ],
            "LSR": [ "0" ],
            "Q": [ 2156 ]
          }
        },
        "cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2180 ],
            "C": [ 2186 ],
            "D": [ 2184 ],
            "Z": [ 2193 ]
          }
        },
        "cpu.instr_sb_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2194 ],
            "BLUT": [ 2195 ],
            "C0": [ 2196 ],
            "Z": [ 2197 ]
          }
        },
        "cpu.instr_sb_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 2198 ],
            "C": [ 762 ],
            "D": [ 3 ],
            "Z": [ 2194 ]
          }
        },
        "cpu.instr_sb_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2195 ]
          }
        },
        "cpu.instr_sb_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2125 ],
            "BLUT": [ 2199 ],
            "C0": [ 2162 ],
            "Z": [ 2200 ]
          }
        },
        "cpu.instr_sb_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2199 ]
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2201 ],
            "LSR": [ "0" ],
            "Q": [ 2196 ]
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1901 ],
            "D": [ 769 ],
            "Z": [ 2201 ]
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1928 ],
            "B": [ 1925 ],
            "C": [ 2202 ],
            "D": [ 2203 ],
            "Z": [ 2112 ]
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1804 ],
            "C": [ 1797 ],
            "D": [ 1795 ],
            "Z": [ 1901 ]
          }
        },
        "cpu.instr_sh_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2204 ],
            "B": [ 2196 ],
            "C": [ 2123 ],
            "D": [ 2122 ],
            "Z": [ 2205 ]
          }
        },
        "cpu.instr_sh_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2204 ],
            "C": [ 2094 ],
            "D": [ 2196 ],
            "Z": [ 2206 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2207 ],
            "BLUT": [ 2208 ],
            "C0": [ 2204 ],
            "Z": [ 2209 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 2198 ],
            "C": [ 762 ],
            "D": [ 3 ],
            "Z": [ 2207 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2208 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2124 ],
            "B": [ 1884 ],
            "C": [ 2162 ],
            "D": [ 2210 ],
            "Z": [ 2211 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2206 ],
            "B": [ 1884 ],
            "C": [ 2198 ],
            "D": [ 762 ],
            "Z": [ 2212 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2162 ],
            "D": [ 2127 ],
            "Z": [ 2213 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 789 ],
            "C": [ 803 ],
            "D": [ 3 ],
            "Z": [ 2210 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2133 ],
            "BLUT": [ 2214 ],
            "C0": [ 2162 ],
            "Z": [ 2215 ]
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2214 ]
          }
        },
        "cpu.instr_sh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2216 ],
            "LSR": [ "0" ],
            "Q": [ 2204 ]
          }
        },
        "cpu.instr_sh_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2103 ],
            "D": [ 769 ],
            "Z": [ 2216 ]
          }
        },
        "cpu.instr_sh_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1795 ],
            "D": [ 2217 ],
            "Z": [ 2103 ]
          }
        },
        "cpu.instr_sll_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2171 ],
            "C": [ 1894 ],
            "D": [ 1011 ],
            "Z": [ 2218 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 779 ],
            "B": [ 2218 ],
            "C": [ 802 ],
            "D": [ 2219 ],
            "Z": [ 2220 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 838 ],
            "B": [ 839 ],
            "C": [ 2221 ],
            "D": [ 776 ],
            "Z": [ 779 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 848 ],
            "C": [ 849 ],
            "D": [ 843 ],
            "Z": [ 2221 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 838 ],
            "C": [ 2221 ],
            "D": [ 776 ],
            "Z": [ 802 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2222 ],
            "B": [ 2223 ],
            "C": [ 2224 ],
            "D": [ 2220 ],
            "Z": [ 2225 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1884 ],
            "D": [ 760 ],
            "Z": [ 2224 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2124 ],
            "D": [ 760 ],
            "Z": [ 2223 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1884 ],
            "C": [ 2198 ],
            "D": [ 762 ],
            "Z": [ 2222 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1407 ],
            "D": [ 779 ],
            "Z": [ 2226 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 776 ],
            "B": [ 768 ],
            "C": [ 803 ],
            "D": [ 3 ],
            "Z": [ 2219 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2227 ],
            "B": [ 2228 ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 1222 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 760 ],
            "D": [ 762 ],
            "Z": [ 803 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 29 ],
            "C": [ 157 ],
            "D": [ 1011 ],
            "Z": [ 2228 ]
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 178 ],
            "D": [ 1011 ],
            "Z": [ 2227 ]
          }
        },
        "cpu.instr_sll_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2229 ],
            "LSR": [ 2230 ],
            "Q": [ 2171 ]
          }
        },
        "cpu.instr_sll_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1900 ],
            "C": [ 2103 ],
            "D": [ 1902 ],
            "Z": [ 2229 ]
          }
        },
        "cpu.instr_sll_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2230 ]
          }
        },
        "cpu.instr_slli_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2231 ],
            "LSR": [ "0" ],
            "Q": [ 1894 ]
          }
        },
        "cpu.instr_slli_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1900 ],
            "C": [ 2103 ],
            "D": [ 1906 ],
            "Z": [ 2231 ]
          }
        },
        "cpu.instr_slt_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2232 ],
            "C": [ 2233 ],
            "D": [ 2093 ],
            "Z": [ 2234 ]
          }
        },
        "cpu.instr_slt_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2235 ],
            "D": [ 2232 ],
            "Z": [ 2236 ]
          }
        },
        "cpu.instr_slt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2237 ],
            "LSR": [ 2238 ],
            "Q": [ 2232 ]
          }
        },
        "cpu.instr_slt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1900 ],
            "C": [ 2168 ],
            "D": [ 1902 ],
            "Z": [ 2237 ]
          }
        },
        "cpu.instr_slt_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2238 ]
          }
        },
        "cpu.instr_slti_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 2239 ],
            "C": [ 2233 ],
            "D": [ 2236 ],
            "Z": [ 2240 ]
          }
        },
        "cpu.instr_slti_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1943 ],
            "B": [ 1944 ],
            "C": [ 2239 ],
            "D": [ 2233 ],
            "Z": [ 2241 ]
          }
        },
        "cpu.instr_slti_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2242 ],
            "LSR": [ 2243 ],
            "Q": [ 2233 ]
          }
        },
        "cpu.instr_slti_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2168 ],
            "D": [ 1906 ],
            "Z": [ 2242 ]
          }
        },
        "cpu.instr_slti_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2243 ]
          }
        },
        "cpu.instr_sltiu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2244 ],
            "LSR": [ 2245 ],
            "Q": [ 2239 ]
          }
        },
        "cpu.instr_sltiu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1795 ],
            "B": [ 1797 ],
            "C": [ 1804 ],
            "D": [ 1906 ],
            "Z": [ 2244 ]
          }
        },
        "cpu.instr_sltiu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2245 ]
          }
        },
        "cpu.instr_sltu_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2235 ],
            "C": [ 2239 ],
            "D": [ 2097 ],
            "Z": [ 2246 ]
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2247 ],
            "LSR": [ 2248 ],
            "Q": [ 2235 ]
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2249 ],
            "BLUT": [ 2250 ],
            "C0": [ 1902 ],
            "Z": [ 2247 ]
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1795 ],
            "B": [ 1804 ],
            "C": [ 1797 ],
            "D": [ 1900 ],
            "Z": [ 2249 ]
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2250 ]
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2248 ]
          }
        },
        "cpu.instr_sra_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2251 ],
            "D": [ 2252 ],
            "Z": [ 1407 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2253 ],
            "LSR": [ 2254 ],
            "Q": [ 2251 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2088 ],
            "C": [ 2255 ],
            "D": [ 1902 ],
            "Z": [ 2253 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2217 ],
            "D": [ 1795 ],
            "Z": [ 2088 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1799 ],
            "C": [ 1782 ],
            "D": [ 2256 ],
            "Z": [ 2255 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1782 ],
            "C": [ 1799 ],
            "D": [ 2256 ],
            "Z": [ 1900 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2257 ],
            "BLUT": [ 2258 ],
            "C0": [ 1800 ],
            "Z": [ 2256 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2257 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1759 ],
            "B": [ 1801 ],
            "C": [ 1802 ],
            "D": [ 1803 ],
            "Z": [ 2258 ]
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2254 ]
          }
        },
        "cpu.instr_srai_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2259 ],
            "LSR": [ "0" ],
            "Q": [ 2252 ]
          }
        },
        "cpu.instr_srai_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2088 ],
            "C": [ 2255 ],
            "D": [ 1906 ],
            "Z": [ 2259 ]
          }
        },
        "cpu.instr_srl_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2251 ],
            "B": [ 2260 ],
            "C": [ 2252 ],
            "D": [ 2261 ],
            "Z": [ 1011 ]
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 29 ],
            "C": [ 205 ],
            "D": [ 1011 ],
            "Z": [ 1025 ]
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2262 ],
            "C": [ 843 ],
            "D": [ 2263 ],
            "Z": [ 855 ]
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 849 ],
            "B": [ 839 ],
            "C": [ 838 ],
            "D": [ 848 ],
            "Z": [ 2262 ]
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1835.37-1835.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 848 ],
            "B1": [ 849 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2264 ],
            "COUT": [ 2263 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2265 ],
            "S1": [ 2266 ]
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_D_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1835.37-1835.48|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 838 ],
            "B1": [ 839 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2264 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2267 ],
            "S1": [ 2268 ]
          }
        },
        "cpu.instr_srl_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2269 ],
            "LSR": [ 2270 ],
            "Q": [ 2260 ]
          }
        },
        "cpu.instr_srl_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2088 ],
            "C": [ 1900 ],
            "D": [ 1902 ],
            "Z": [ 2269 ]
          }
        },
        "cpu.instr_srl_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2270 ]
          }
        },
        "cpu.instr_srli_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2271 ],
            "LSR": [ "0" ],
            "Q": [ 2261 ]
          }
        },
        "cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2088 ],
            "C": [ 1900 ],
            "D": [ 1906 ],
            "Z": [ 2271 ]
          }
        },
        "cpu.instr_sub_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2272 ],
            "LSR": [ 2273 ],
            "Q": [ 26 ]
          }
        },
        "cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2255 ],
            "C": [ 1901 ],
            "D": [ 1902 ],
            "Z": [ 2272 ]
          }
        },
        "cpu.instr_sub_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2273 ]
          }
        },
        "cpu.instr_sw_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3 ],
            "C": [ 762 ],
            "D": [ 2094 ],
            "Z": [ 2274 ]
          }
        },
        "cpu.instr_sw_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 2198 ],
            "C": [ 2274 ],
            "D": [ 3 ],
            "Z": [ 2164 ]
          }
        },
        "cpu.instr_sw_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1884 ],
            "C": [ 2198 ],
            "D": [ 2274 ],
            "Z": [ 2165 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2275 ],
            "LSR": [ "0" ],
            "Q": [ 2094 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2168 ],
            "D": [ 769 ],
            "Z": [ 2275 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2113 ],
            "B": [ 2111 ],
            "C": [ 1793 ],
            "D": [ 1791 ],
            "Z": [ 2189 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1789 ],
            "B": [ 1787 ],
            "C": [ 1177 ],
            "D": [ 1800 ],
            "Z": [ 2192 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1804 ],
            "C": [ 1795 ],
            "D": [ 1797 ],
            "Z": [ 2168 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1799 ],
            "B": [ 2202 ],
            "C": [ 2203 ],
            "D": [ 1782 ],
            "Z": [ 2191 ]
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1928 ],
            "B": [ 1925 ],
            "C": [ 1922 ],
            "D": [ 1759 ],
            "Z": [ 2190 ]
          }
        },
        "cpu.instr_xor_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2170 ],
            "D": [ 1938 ],
            "Z": [ 31 ]
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2276 ],
            "LSR": [ 2277 ],
            "Q": [ 2170 ]
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2278 ],
            "BLUT": [ 2279 ],
            "C0": [ 1902 ],
            "Z": [ 2276 ]
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1900 ],
            "D": [ 1795 ],
            "Z": [ 2278 ]
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2279 ]
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2277 ]
          }
        },
        "cpu.instr_xori_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2280 ],
            "LSR": [ 2281 ],
            "Q": [ 1938 ]
          }
        },
        "cpu.instr_xori_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1804 ],
            "B": [ 1797 ],
            "C": [ 1795 ],
            "D": [ 1906 ],
            "Z": [ 2280 ]
          }
        },
        "cpu.instr_xori_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2281 ]
          }
        },
        "cpu.is_alu_reg_imm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2282 ],
            "LSR": [ "0" ],
            "Q": [ 1906 ]
          }
        },
        "cpu.is_alu_reg_imm_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 2283 ],
            "C": [ 2284 ],
            "D": [ 1916 ],
            "Z": [ 2282 ]
          }
        },
        "cpu.is_alu_reg_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2285 ],
            "LSR": [ "0" ],
            "Q": [ 1902 ]
          }
        },
        "cpu.is_alu_reg_reg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 2283 ],
            "C": [ 2284 ],
            "D": [ 2136 ],
            "Z": [ 2285 ]
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2286 ],
            "LSR": [ 2287 ],
            "Q": [ 800 ]
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 2283 ],
            "C": [ 2284 ],
            "D": [ 2115 ],
            "Z": [ 2286 ]
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2287 ]
          }
        },
        "cpu.is_compare_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 31 ],
            "C": [ 28 ],
            "D": [ 27 ],
            "Z": [ 20 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 29 ],
            "A1": [ 1014 ],
            "B0": [ 30 ],
            "B1": [ 1982 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2288 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 24 ],
            "S1": [ 219 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 30 ],
            "A1": [ 1982 ],
            "B0": [ 29 ],
            "B1": [ 1014 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2289 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 25 ],
            "S1": [ 220 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1963 ],
            "A1": [ 1964 ],
            "B0": [ 1012 ],
            "B1": [ 1038 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2290 ],
            "COUT": [ 2291 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 172 ],
            "S1": [ 166 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1991 ],
            "A1": [ 1992 ],
            "B0": [ 1090 ],
            "B1": [ 1091 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2292 ],
            "COUT": [ 274 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 223 ],
            "S1": [ 211 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1999 ],
            "A1": [ 2000 ],
            "B0": [ 1102 ],
            "B1": [ 1103 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2293 ],
            "COUT": [ 2294 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 253 ],
            "S1": [ 247 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2004 ],
            "A1": [ 2005 ],
            "B0": [ 1109 ],
            "B1": [ 1110 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2295 ],
            "COUT": [ 2293 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 265 ],
            "S1": [ 259 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2012 ],
            "A1": [ 2013 ],
            "B0": [ 1044 ],
            "B1": [ 1045 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2296 ],
            "COUT": [ 2297 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 66 ],
            "S1": [ 60 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT_CCU2C_COUT_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1968 ],
            "A1": [ 1969 ],
            "B0": [ 1052 ],
            "B1": [ 1053 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2298 ],
            "COUT": [ 2296 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 78 ],
            "S1": [ 72 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 158 ],
            "A1": [ 149 ],
            "B0": [ 157 ],
            "B1": [ 148 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2291 ],
            "COUT": [ 2299 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 161 ],
            "S1": [ 152 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 188 ],
            "A1": [ 179 ],
            "B0": [ 187 ],
            "B1": [ 178 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2300 ],
            "COUT": [ 2290 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 191 ],
            "S1": [ 182 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 206 ],
            "A1": [ 197 ],
            "B0": [ 205 ],
            "B1": [ 196 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2289 ],
            "COUT": [ 2300 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 209 ],
            "S1": [ 200 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 239 ],
            "A1": [ 230 ],
            "B0": [ 238 ],
            "B1": [ 229 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2294 ],
            "COUT": [ 2292 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 242 ],
            "S1": [ 233 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 52 ],
            "A1": [ 43 ],
            "B0": [ 51 ],
            "B1": [ 42 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2297 ],
            "COUT": [ 2295 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 55 ],
            "S1": [ 46 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 85 ],
            "B0": [ 93 ],
            "B1": [ 84 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2301 ],
            "COUT": [ 2298 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 97 ],
            "S1": [ 88 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 103 ],
            "B0": [ 111 ],
            "B1": [ 102 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2302 ],
            "COUT": [ 2301 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 115 ],
            "S1": [ 106 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 140 ],
            "A1": [ 131 ],
            "B0": [ 139 ],
            "B1": [ 130 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2299 ],
            "COUT": [ 2302 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 143 ],
            "S1": [ 134 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1012 ],
            "A1": [ 1038 ],
            "B0": [ 1963 ],
            "B1": [ 1964 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2303 ],
            "COUT": [ 2304 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 171 ],
            "S1": [ 165 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1090 ],
            "A1": [ 1091 ],
            "B0": [ 1991 ],
            "B1": [ 1992 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2305 ],
            "COUT": [ 272 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 222 ],
            "S1": [ 210 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2306 ],
            "BLUT": [ 2307 ],
            "C0": [ 28 ],
            "Z": [ 224 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1090 ],
            "D": [ 1991 ],
            "Z": [ 2306 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1090 ],
            "D": [ 1991 ],
            "Z": [ 2307 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2308 ],
            "BLUT": [ 2309 ],
            "C0": [ 28 ],
            "Z": [ 212 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1091 ],
            "D": [ 1992 ],
            "Z": [ 2308 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1091 ],
            "D": [ 1992 ],
            "Z": [ 2309 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1102 ],
            "A1": [ 1103 ],
            "B0": [ 1999 ],
            "B1": [ 2000 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2310 ],
            "COUT": [ 2311 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 252 ],
            "S1": [ 246 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2312 ],
            "BLUT": [ 2313 ],
            "C0": [ 28 ],
            "Z": [ 254 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1102 ],
            "D": [ 1999 ],
            "Z": [ 2312 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1102 ],
            "D": [ 1999 ],
            "Z": [ 2313 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2314 ],
            "BLUT": [ 2315 ],
            "C0": [ 28 ],
            "Z": [ 248 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1103 ],
            "D": [ 2000 ],
            "Z": [ 2314 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1103 ],
            "D": [ 2000 ],
            "Z": [ 2315 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1109 ],
            "A1": [ 1110 ],
            "B0": [ 2004 ],
            "B1": [ 2005 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2316 ],
            "COUT": [ 2310 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 264 ],
            "S1": [ 258 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2317 ],
            "BLUT": [ 2318 ],
            "C0": [ 28 ],
            "Z": [ 266 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1109 ],
            "D": [ 2004 ],
            "Z": [ 2317 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1109 ],
            "D": [ 2004 ],
            "Z": [ 2318 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2319 ],
            "BLUT": [ 2320 ],
            "C0": [ 28 ],
            "Z": [ 260 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1110 ],
            "D": [ 2005 ],
            "Z": [ 2319 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1110 ],
            "D": [ 2005 ],
            "Z": [ 2320 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1044 ],
            "A1": [ 1045 ],
            "B0": [ 2012 ],
            "B1": [ 2013 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2321 ],
            "COUT": [ 2322 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 65 ],
            "S1": [ 59 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2323 ],
            "BLUT": [ 2324 ],
            "C0": [ 28 ],
            "Z": [ 67 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1044 ],
            "D": [ 2012 ],
            "Z": [ 2323 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1044 ],
            "D": [ 2012 ],
            "Z": [ 2324 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2325 ],
            "BLUT": [ 2326 ],
            "C0": [ 28 ],
            "Z": [ 61 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1045 ],
            "D": [ 2013 ],
            "Z": [ 2325 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1045 ],
            "D": [ 2013 ],
            "Z": [ 2326 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1052 ],
            "A1": [ 1053 ],
            "B0": [ 1968 ],
            "B1": [ 1969 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2327 ],
            "COUT": [ 2321 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 77 ],
            "S1": [ 71 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2328 ],
            "BLUT": [ 2329 ],
            "C0": [ 28 ],
            "Z": [ 79 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1052 ],
            "D": [ 1968 ],
            "Z": [ 2328 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1052 ],
            "D": [ 1968 ],
            "Z": [ 2329 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2330 ],
            "BLUT": [ 2331 ],
            "C0": [ 28 ],
            "Z": [ 73 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1053 ],
            "D": [ 1969 ],
            "Z": [ 2330 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1053 ],
            "D": [ 1969 ],
            "Z": [ 2331 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2332 ],
            "BLUT": [ 2333 ],
            "C0": [ 28 ],
            "Z": [ 173 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1012 ],
            "D": [ 1963 ],
            "Z": [ 2332 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1012 ],
            "D": [ 1963 ],
            "Z": [ 2333 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2334 ],
            "BLUT": [ 2335 ],
            "C0": [ 28 ],
            "Z": [ 167 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1038 ],
            "D": [ 1964 ],
            "Z": [ 2334 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1038 ],
            "D": [ 1964 ],
            "Z": [ 2335 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 157 ],
            "A1": [ 148 ],
            "B0": [ 158 ],
            "B1": [ 149 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2304 ],
            "COUT": [ 2336 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 160 ],
            "S1": [ 151 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 187 ],
            "A1": [ 178 ],
            "B0": [ 188 ],
            "B1": [ 179 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2337 ],
            "COUT": [ 2303 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 190 ],
            "S1": [ 181 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 205 ],
            "A1": [ 196 ],
            "B0": [ 206 ],
            "B1": [ 197 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2288 ],
            "COUT": [ 2337 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 208 ],
            "S1": [ 199 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 238 ],
            "A1": [ 229 ],
            "B0": [ 239 ],
            "B1": [ 230 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2311 ],
            "COUT": [ 2305 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 241 ],
            "S1": [ 232 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 51 ],
            "A1": [ 42 ],
            "B0": [ 52 ],
            "B1": [ 43 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2322 ],
            "COUT": [ 2316 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 54 ],
            "S1": [ 45 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 93 ],
            "A1": [ 84 ],
            "B0": [ 94 ],
            "B1": [ 85 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2338 ],
            "COUT": [ 2327 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 96 ],
            "S1": [ 87 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 111 ],
            "A1": [ 102 ],
            "B0": [ 112 ],
            "B1": [ 103 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2339 ],
            "COUT": [ 2338 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 114 ],
            "S1": [ 105 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 139 ],
            "A1": [ 130 ],
            "B0": [ 140 ],
            "B1": [ 131 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2336 ],
            "COUT": [ 2339 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 142 ],
            "S1": [ 133 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2340 ],
            "BLUT": [ 2341 ],
            "C0": [ 28 ],
            "Z": [ 221 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 31 ],
            "C": [ 1014 ],
            "D": [ 1982 ],
            "Z": [ 2340 ]
          }
        },
        "cpu.is_compare_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1014 ],
            "D": [ 1982 ],
            "Z": [ 2341 ]
          }
        },
        "cpu.is_compare_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2240 ],
            "LSR": [ 2342 ],
            "Q": [ 17 ]
          }
        },
        "cpu.is_compare_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1703 ],
            "D": [ 3 ],
            "Z": [ 2342 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2343 ],
            "D": [ 1003 ],
            "Z": [ 774 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2344 ],
            "D1": [ 2345 ],
            "SD": [ 767 ],
            "Z": [ 785 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2346 ],
            "BLUT": [ 2347 ],
            "C0": [ 2348 ],
            "Z": [ 2344 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2346 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2347 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2349 ],
            "BLUT": [ 2350 ],
            "C0": [ 2348 ],
            "Z": [ 2345 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 808 ],
            "C": [ 809 ],
            "D": [ 853 ],
            "Z": [ 2349 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2350 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 799 ],
            "C": [ 800 ],
            "D": [ 782 ],
            "Z": [ 786 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2351 ],
            "LSR": [ "0" ],
            "Q": [ 2343 ]
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2217 ],
            "C": [ 1906 ],
            "D": [ 2096 ],
            "Z": [ 2351 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2116 ],
            "D": [ 771 ],
            "Z": [ 765 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 809 ],
            "B": [ 807 ],
            "C": [ 808 ],
            "D": [ 2116 ],
            "Z": [ 812 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2352 ],
            "D": [ 799 ],
            "Z": [ 770 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2353 ],
            "BLUT": [ 2354 ],
            "C0": [ 3 ],
            "Z": [ 771 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2355 ],
            "B": [ 2356 ],
            "C": [ 2357 ],
            "D": [ 1017 ],
            "Z": [ 2353 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2358 ],
            "B": [ 1014 ],
            "C": [ 29 ],
            "D": [ 2359 ],
            "Z": [ 2355 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2124 ],
            "C": [ 2198 ],
            "D": [ 3 ],
            "Z": [ 2356 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2354 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2360 ],
            "LSR": [ "0" ],
            "Q": [ 2116 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2361 ],
            "BLUT": [ 2362 ],
            "C0": [ 2363 ],
            "Z": [ 2360 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 2283 ],
            "C": [ 2364 ],
            "D": [ 2284 ],
            "Z": [ 2361 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2362 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2365 ],
            "BLUT": [ 2366 ],
            "C0": [ 1178 ],
            "Z": [ 2363 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 2365 ]
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1925 ],
            "D": [ 1922 ],
            "Z": [ 2366 ]
          }
        },
        "cpu.is_lui_auipc_jal_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2161 ],
            "LSR": [ "0" ],
            "Q": [ 1003 ]
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 867 ],
            "CLK": [ 2 ],
            "DI": [ 2367 ],
            "LSR": [ "0" ],
            "Q": [ 769 ]
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2368 ],
            "BLUT": [ 2369 ],
            "C0": [ 2370 ],
            "Z": [ 2367 ]
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 2283 ],
            "C": [ 2364 ],
            "D": [ 2284 ],
            "Z": [ 2368 ]
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2369 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2371 ],
            "C": [ 769 ],
            "D": [ 2116 ],
            "Z": [ 2348 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2104 ],
            "D": [ 2152 ],
            "Z": [ 767 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2236 ],
            "B": [ 2241 ],
            "C": [ 2205 ],
            "D": [ 2098 ],
            "Z": [ 809 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2172 ],
            "B": [ 2106 ],
            "C": [ 1940 ],
            "D": [ 1897 ],
            "Z": [ 808 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2161 ],
            "B": [ 1011 ],
            "C": [ 2126 ],
            "D": [ 2152 ],
            "Z": [ 807 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2104 ],
            "C": [ 2371 ],
            "D": [ 2152 ],
            "Z": [ 2372 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2373 ],
            "BLUT": [ 2374 ],
            "C0": [ 2372 ],
            "Z": [ 777 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 808 ],
            "C": [ 809 ],
            "D": [ 774 ],
            "Z": [ 2373 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2374 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 789 ],
            "B": [ 776 ],
            "C": [ 768 ],
            "D": [ 779 ],
            "Z": [ 2375 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 799 ],
            "D": [ 3 ],
            "Z": [ 2376 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2377 ],
            "D1": [ 2378 ],
            "SD": [ 1178 ],
            "Z": [ 799 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2379 ],
            "D1": [ 2380 ],
            "SD": [ 2357 ],
            "Z": [ 2377 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2381 ],
            "BLUT": [ 2382 ],
            "C0": [ 2383 ],
            "Z": [ 2379 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2381 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2382 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2384 ],
            "BLUT": [ 2385 ],
            "C0": [ 2383 ],
            "Z": [ 2380 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3 ],
            "D": [ 2386 ],
            "Z": [ 2384 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2385 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2387 ],
            "D1": [ 2388 ],
            "SD": [ 2357 ],
            "Z": [ 2378 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2389 ],
            "BLUT": [ 2390 ],
            "C0": [ 2383 ],
            "Z": [ 2387 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2198 ],
            "C": [ 2124 ],
            "D": [ 3 ],
            "Z": [ 2389 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2198 ],
            "B": [ 2124 ],
            "C": [ 3 ],
            "D": [ 2386 ],
            "Z": [ 2390 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2391 ],
            "BLUT": [ 2392 ],
            "C0": [ 2383 ],
            "Z": [ 2388 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2391 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3 ],
            "D": [ 2386 ],
            "Z": [ 2392 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 799 ],
            "D": [ 2357 ],
            "Z": [ 867 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 799 ],
            "D": [ 2352 ],
            "Z": [ 1884 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2393 ],
            "BLUT": [ 2394 ],
            "C0": [ 767 ],
            "Z": [ 2395 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 808 ],
            "C": [ 809 ],
            "D": [ 853 ],
            "Z": [ 2393 ]
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2394 ]
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2396 ],
            "LSR": [ "0" ],
            "Q": [ 2371 ]
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2397 ],
            "D": [ 1902 ],
            "Z": [ 2396 ]
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1795 ],
            "B": [ 2255 ],
            "C": [ 1900 ],
            "D": [ 2217 ],
            "Z": [ 2397 ]
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1797 ],
            "D": [ 1804 ],
            "Z": [ 2217 ]
          }
        },
        "cpu.is_slli_srli_srai_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 808 ],
            "C": [ 809 ],
            "D": [ 853 ],
            "Z": [ 772 ]
          }
        },
        "cpu.is_slli_srli_srai_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 768 ],
            "D": [ 853 ],
            "Z": [ 780 ]
          }
        },
        "cpu.is_slli_srli_srai_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1703 ],
            "CLK": [ 2 ],
            "DI": [ 2398 ],
            "LSR": [ "0" ],
            "Q": [ 853 ]
          }
        },
        "cpu.is_slli_srli_srai_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2397 ],
            "D": [ 1906 ],
            "Z": [ 2398 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2399 ],
            "C": [ 2095 ],
            "D": [ 2400 ],
            "Z": [ 2401 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2401 ],
            "BLUT": [ 2402 ],
            "C0": [ 1948 ],
            "Z": [ 2403 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2404 ],
            "D1": [ 2403 ],
            "SD": [ 1954 ],
            "Z": [ 15 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1955 ],
            "D1": [ 2085 ],
            "SD": [ 2405 ],
            "Z": [ 16 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2406 ],
            "BLUT": [ 2407 ],
            "C0": [ 2408 ],
            "Z": [ 2405 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000110001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 2409 ],
            "C": [ 122 ],
            "D": [ 2410 ],
            "Z": [ 2406 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111001110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 2409 ],
            "C": [ 122 ],
            "D": [ 2410 ],
            "Z": [ 2407 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1991 ],
            "A1": [ 1992 ],
            "B0": [ 1090 ],
            "B1": [ 1091 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2411 ],
            "COUT": [ 2409 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2412 ],
            "S1": [ 2413 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 121 ],
            "A1": [ 271 ],
            "B0": [ 122 ],
            "B1": [ 270 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2409 ],
            "COUT": [ 2408 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2414 ],
            "S1": [ 2410 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 158 ],
            "A1": [ 149 ],
            "B0": [ 157 ],
            "B1": [ 148 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2415 ],
            "COUT": [ 2416 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2417 ],
            "S1": [ 2418 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1963 ],
            "A1": [ 1964 ],
            "B0": [ 1012 ],
            "B1": [ 1038 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2419 ],
            "COUT": [ 2415 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2420 ],
            "S1": [ 2421 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 85 ],
            "B0": [ 93 ],
            "B1": [ 84 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2422 ],
            "COUT": [ 2423 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2424 ],
            "S1": [ 2425 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 103 ],
            "B0": [ 111 ],
            "B1": [ 102 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2426 ],
            "COUT": [ 2422 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2427 ],
            "S1": [ 2428 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 140 ],
            "A1": [ 131 ],
            "B0": [ 139 ],
            "B1": [ 130 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2416 ],
            "COUT": [ 2426 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2429 ],
            "S1": [ 2430 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 30 ],
            "A1": [ 1982 ],
            "B0": [ 29 ],
            "B1": [ 1014 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2431 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2432 ],
            "S1": [ 2433 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 188 ],
            "A1": [ 179 ],
            "B0": [ 187 ],
            "B1": [ 178 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2434 ],
            "COUT": [ 2419 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2435 ],
            "S1": [ 2436 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 206 ],
            "A1": [ 197 ],
            "B0": [ 205 ],
            "B1": [ 196 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2431 ],
            "COUT": [ 2434 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2437 ],
            "S1": [ 2438 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 239 ],
            "A1": [ 230 ],
            "B0": [ 238 ],
            "B1": [ 229 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2439 ],
            "COUT": [ 2411 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2440 ],
            "S1": [ 2441 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1999 ],
            "A1": [ 2000 ],
            "B0": [ 1102 ],
            "B1": [ 1103 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2442 ],
            "COUT": [ 2439 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2443 ],
            "S1": [ 2444 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2004 ],
            "A1": [ 2005 ],
            "B0": [ 1109 ],
            "B1": [ 1110 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2445 ],
            "COUT": [ 2442 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2446 ],
            "S1": [ 2447 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 52 ],
            "A1": [ 43 ],
            "B0": [ 51 ],
            "B1": [ 42 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2448 ],
            "COUT": [ 2445 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2449 ],
            "S1": [ 2450 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2012 ],
            "A1": [ 2013 ],
            "B0": [ 1044 ],
            "B1": [ 1045 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2451 ],
            "COUT": [ 2448 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2452 ],
            "S1": [ 2453 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1968 ],
            "A1": [ 1969 ],
            "B0": [ 1052 ],
            "B1": [ 1053 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2423 ],
            "COUT": [ 2451 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2454 ],
            "S1": [ 2455 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 768 ],
            "C": [ 760 ],
            "D": [ 776 ],
            "Z": [ 2456 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 2399 ],
            "Z": [ 2082 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 2399 ],
            "Z": [ 2457 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2457 ],
            "BLUT": [ 2458 ],
            "C0": [ 1948 ],
            "Z": [ 2084 ]
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1943 ],
            "D": [ 2399 ],
            "Z": [ 2458 ]
          }
        },
        "cpu.is_slti_blt_slt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2234 ],
            "LSR": [ "0" ],
            "Q": [ 2399 ]
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 2095 ],
            "D": [ 2400 ],
            "Z": [ 2402 ]
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 2095 ],
            "D": [ 2400 ],
            "Z": [ 2459 ]
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2459 ],
            "BLUT": [ 2460 ],
            "C0": [ 1948 ],
            "Z": [ 2404 ]
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 2095 ],
            "D": [ 2400 ],
            "Z": [ 2460 ]
          }
        },
        "cpu.is_sltiu_bltu_sltu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2246 ],
            "LSR": [ "0" ],
            "Q": [ 2400 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2461 ],
            "CLK": [ 2 ],
            "DI": [ 2462 ],
            "LSR": [ 2463 ],
            "Q": [ 873 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 789 ],
            "Z": [ 2461 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2464 ],
            "D1": [ 2465 ],
            "SD": [ 782 ],
            "Z": [ 2462 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2466 ],
            "BLUT": [ 2467 ],
            "C0": [ 800 ],
            "Z": [ 2464 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2468 ],
            "Z": [ 2466 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2468 ],
            "Z": [ 2467 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2469 ],
            "BLUT": [ 2470 ],
            "C0": [ 800 ],
            "Z": [ 2465 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 16 ],
            "D": [ 15 ],
            "Z": [ 2469 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2096 ],
            "Z": [ 2470 ]
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2463 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2471 ],
            "D1": [ 2472 ],
            "SD": [ 2473 ],
            "Z": [ 2474 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2475 ],
            "D1": [ 2476 ],
            "SD": [ 2477 ],
            "Z": [ 2471 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2478 ],
            "BLUT": [ 2479 ],
            "C0": [ 2480 ],
            "Z": [ 2475 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2478 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2479 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2481 ],
            "BLUT": [ 2482 ],
            "C0": [ 2480 ],
            "Z": [ 2476 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2481 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2482 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2483 ],
            "D1": [ 2484 ],
            "SD": [ 2477 ],
            "Z": [ 2472 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2485 ],
            "BLUT": [ 2486 ],
            "C0": [ 2480 ],
            "Z": [ 2483 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2485 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2487 ],
            "D": [ 2488 ],
            "Z": [ 2486 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2489 ],
            "BLUT": [ 2490 ],
            "C0": [ 2480 ],
            "Z": [ 2484 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2489 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2487 ],
            "B": [ 2488 ],
            "C": [ 2491 ],
            "D": [ 2492 ],
            "Z": [ 2490 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2493 ],
            "D1": [ 2494 ],
            "SD": [ 2495 ],
            "Z": [ 2496 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2497 ],
            "BLUT": [ 2498 ],
            "C0": [ 2499 ],
            "Z": [ 2493 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2497 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2498 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2500 ],
            "BLUT": [ 2501 ],
            "C0": [ 2499 ],
            "Z": [ 2494 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2500 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2502 ],
            "B": [ 2503 ],
            "C": [ 2504 ],
            "D": [ 2505 ],
            "Z": [ 2501 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2506 ],
            "C": [ 2154 ],
            "D": [ 2507 ],
            "Z": [ 2508 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2509 ],
            "C": [ 84 ],
            "D": [ 776 ],
            "Z": [ 2507 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 552 ],
            "C": [ 2510 ],
            "D": [ 2511 ],
            "Z": [ 2506 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 644 ],
            "C": [ 2159 ],
            "D": [ 328 ],
            "Z": [ 2511 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 420 ],
            "Z": [ 2510 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1030 ],
            "A1": [ 1031 ],
            "B0": [ 1282 ],
            "B1": [ 1277 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2512 ],
            "COUT": [ 2513 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2514 ],
            "S1": [ 2515 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1036 ],
            "A1": [ 1037 ],
            "B0": [ 1164 ],
            "B1": [ 1263 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2516 ],
            "COUT": [ 2512 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2517 ],
            "S1": [ 2518 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1042 ],
            "A1": [ 1043 ],
            "B0": [ 1326 ],
            "B1": [ 1344 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2519 ],
            "COUT": [ 2520 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2521 ],
            "S1": [ 2522 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1050 ],
            "A1": [ 1051 ],
            "B0": [ 1336 ],
            "B1": [ 1331 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2523 ],
            "COUT": [ 2519 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2524 ],
            "S1": [ 2525 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1057 ],
            "A1": [ 1058 ],
            "B0": [ 1299 ],
            "B1": [ 1317 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2526 ],
            "COUT": [ 2523 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2527 ],
            "S1": [ 2509 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1062 ],
            "A1": [ 1063 ],
            "B0": [ 1309 ],
            "B1": [ 1304 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2528 ],
            "COUT": [ 2526 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2529 ],
            "S1": [ 2530 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1067 ],
            "A1": [ 1068 ],
            "B0": [ 1272 ],
            "B1": [ 1290 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2513 ],
            "COUT": [ 2528 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2531 ],
            "S1": [ 2532 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1071 ],
            "A1": [ 1072 ],
            "B0": [ "0" ],
            "B1": [ 1017 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2533 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2534 ],
            "S1": [ 2535 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1074 ],
            "A1": [ 1075 ],
            "B0": [ 1693 ],
            "B1": [ 1172 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2536 ],
            "COUT": [ 2516 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2537 ],
            "S1": [ 2538 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1079 ],
            "A1": [ 1080 ],
            "B0": [ 1408 ],
            "B1": [ 1419 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2539 ],
            "COUT": [ 2540 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2541 ],
            "S1": [ 2542 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1085 ],
            "A1": [ 1086 ],
            "B0": [ 1004 ],
            "B1": [ 1122 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2533 ],
            "COUT": [ 2536 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2543 ],
            "S1": [ 2544 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1088 ],
            "A1": [ 1089 ],
            "B0": [ 1418 ],
            "B1": [ 1413 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2545 ],
            "COUT": [ 2539 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2546 ],
            "S1": [ 2547 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1095 ],
            "A1": [ 1096 ],
            "B0": [ 1380 ],
            "B1": [ 1398 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2548 ],
            "COUT": [ 2545 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2549 ],
            "S1": [ 2550 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1100 ],
            "A1": [ 1101 ],
            "B0": [ 1390 ],
            "B1": [ 1385 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2551 ],
            "COUT": [ 2548 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2552 ],
            "S1": [ 2553 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1107 ],
            "A1": [ 1108 ],
            "B0": [ 1353 ],
            "B1": [ 1371 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2554 ],
            "COUT": [ 2551 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2555 ],
            "S1": [ 2556 ]
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1114 ],
            "A1": [ 1115 ],
            "B0": [ 1363 ],
            "B1": [ 1358 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2520 ],
            "COUT": [ 2554 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2557 ],
            "S1": [ 2558 ]
          }
        },
        "cpu.latched_is_lb_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2473 ],
            "D": [ 2559 ],
            "Z": [ 2495 ]
          }
        },
        "cpu.latched_is_lb_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2477 ],
            "C": [ 2358 ],
            "D": [ 2495 ],
            "Z": [ 2560 ]
          }
        },
        "cpu.latched_is_lb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2561 ],
            "CLK": [ 2 ],
            "DI": [ 2562 ],
            "LSR": [ 2563 ],
            "Q": [ 2473 ]
          }
        },
        "cpu.latched_is_lb_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 760 ],
            "D": [ 2122 ],
            "Z": [ 2562 ]
          }
        },
        "cpu.latched_is_lb_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2563 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2564 ],
            "D1": [ 2565 ],
            "SD": [ 2559 ],
            "Z": [ 2566 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2567 ],
            "BLUT": [ 2568 ],
            "C0": [ 2499 ],
            "Z": [ 2564 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2567 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2568 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2569 ],
            "BLUT": [ 2570 ],
            "C0": [ 2499 ],
            "Z": [ 2565 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2569 ]
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2502 ],
            "B": [ 2503 ],
            "C": [ 2504 ],
            "D": [ 2505 ],
            "Z": [ 2570 ]
          }
        },
        "cpu.latched_is_lh_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2559 ],
            "D": [ 2473 ],
            "Z": [ 2571 ]
          }
        },
        "cpu.latched_is_lh_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2358 ],
            "D": [ 1014 ],
            "Z": [ 2505 ]
          }
        },
        "cpu.latched_is_lh_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2477 ],
            "C": [ 1014 ],
            "D": [ 2358 ],
            "Z": [ 2503 ]
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2561 ],
            "CLK": [ 2 ],
            "DI": [ 2130 ],
            "LSR": [ 2572 ],
            "Q": [ 2559 ]
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 2124 ],
            "C": [ 789 ],
            "D": [ 760 ],
            "Z": [ 2561 ]
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2572 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2573 ],
            "CLK": [ 2 ],
            "DI": [ 2574 ],
            "LSR": [ 2575 ],
            "Q": [ 869 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2573 ],
            "CLK": [ 2 ],
            "DI": [ 2576 ],
            "LSR": [ 2577 ],
            "Q": [ 828 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 1837 ],
            "Z": [ 2576 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2577 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2573 ],
            "CLK": [ 2 ],
            "DI": [ 2578 ],
            "LSR": [ 2579 ],
            "Q": [ 827 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 1829 ],
            "Z": [ 2578 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2579 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2573 ],
            "CLK": [ 2 ],
            "DI": [ 2580 ],
            "LSR": [ 2581 ],
            "Q": [ 826 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 1831 ],
            "Z": [ 2580 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2581 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2573 ],
            "CLK": [ 2 ],
            "DI": [ 2582 ],
            "LSR": [ 2583 ],
            "Q": [ 825 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 1833 ],
            "Z": [ 2582 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2583 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 800 ],
            "C": [ 789 ],
            "D": [ 782 ],
            "Z": [ 2573 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 782 ],
            "D": [ 1835 ],
            "Z": [ 2574 ]
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2575 ]
          }
        },
        "cpu.latched_stalu_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2584 ],
            "CLK": [ 2 ],
            "DI": [ 782 ],
            "LSR": [ 2585 ],
            "Q": [ 1432 ]
          }
        },
        "cpu.latched_stalu_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 800 ],
            "C": [ 789 ],
            "D": [ 782 ],
            "Z": [ 2584 ]
          }
        },
        "cpu.latched_stalu_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2585 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2586 ],
            "CLK": [ 2 ],
            "DI": [ 2587 ],
            "LSR": [ 2588 ],
            "Q": [ 874 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 789 ],
            "B": [ 2154 ],
            "C": [ 767 ],
            "D": [ 768 ],
            "Z": [ 2586 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2589 ],
            "BLUT": [ 2590 ],
            "C0": [ 2456 ],
            "Z": [ 2587 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 800 ],
            "B": [ 15 ],
            "C": [ 16 ],
            "D": [ 782 ],
            "Z": [ 2589 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2590 ]
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2588 ]
          }
        },
        "cpu.mem_addr_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2591 ],
            "D1": [ 2592 ],
            "SD": [ 2593 ],
            "Z": [ 2594 ]
          }
        },
        "cpu.mem_addr_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2595 ],
            "B": [ 2596 ],
            "C": [ 2597 ],
            "D": [ 2598 ],
            "Z": [ 2599 ]
          }
        },
        "cpu.mem_addr_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2600 ],
            "B": [ 2601 ],
            "C": [ 2602 ],
            "D": [ 2603 ],
            "Z": [ 2604 ]
          }
        },
        "cpu.mem_addr_LUT4_A_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2605 ],
            "B": [ 2606 ],
            "C": [ 2607 ],
            "D": [ 2608 ],
            "Z": [ 2609 ]
          }
        },
        "cpu.mem_addr_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2610 ],
            "BLUT": [ 2611 ],
            "C0": [ 2612 ],
            "Z": [ 2592 ]
          }
        },
        "cpu.mem_addr_PFUMX_C0_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2613 ],
            "BLUT": [ 2609 ],
            "C0": [ 2612 ],
            "Z": [ 2591 ]
          }
        },
        "cpu.mem_addr_PFUMX_C0_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2613 ]
          }
        },
        "cpu.mem_addr_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2610 ]
          }
        },
        "cpu.mem_addr_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2611 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2615 ],
            "LSR": [ "0" ],
            "Q": [ 2603 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2616 ],
            "LSR": [ "0" ],
            "Q": [ 2602 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2617 ],
            "LSR": [ "0" ],
            "Q": [ 2608 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2618 ],
            "LSR": [ "0" ],
            "Q": [ 2607 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2619 ],
            "LSR": [ "0" ],
            "Q": [ 2606 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2620 ],
            "LSR": [ "0" ],
            "Q": [ 2605 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2621 ],
            "LSR": [ "0" ],
            "Q": [ 2622 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2623 ],
            "LSR": [ "0" ],
            "Q": [ 2624 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2625 ],
            "LSR": [ "0" ],
            "Q": [ 2626 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2627 ],
            "LSR": [ "0" ],
            "Q": [ 2628 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2629 ],
            "LSR": [ "0" ],
            "Q": [ 2630 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2631 ],
            "LSR": [ "0" ],
            "Q": [ 2632 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2633 ],
            "LSR": [ "0" ],
            "Q": [ 2601 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2634 ],
            "LSR": [ "0" ],
            "Q": [ 2635 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2636 ],
            "LSR": [ "0" ],
            "Q": [ 2637 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2638 ],
            "LSR": [ "0" ],
            "Q": [ 2639 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2640 ],
            "LSR": [ "0" ],
            "Q": [ 2641 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2642 ],
            "LSR": [ "0" ],
            "Q": [ 2643 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2644 ],
            "LSR": [ "0" ],
            "Q": [ 2645 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2646 ],
            "LSR": [ "0" ],
            "Q": [ 2647 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2648 ],
            "LSR": [ "0" ],
            "Q": [ 2649 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2650 ],
            "LSR": [ "0" ],
            "Q": [ 2651 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2652 ],
            "LSR": [ "0" ],
            "Q": [ 2653 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2654 ],
            "LSR": [ "0" ],
            "Q": [ 2600 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2655 ],
            "LSR": [ "0" ],
            "Q": [ 2598 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2656 ],
            "LSR": [ "0" ],
            "Q": [ 2597 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2657 ],
            "LSR": [ "0" ],
            "Q": [ 2596 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2658 ],
            "LSR": [ "0" ],
            "Q": [ 2595 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2659 ],
            "LSR": [ "0" ],
            "Q": [ 2593 ]
          }
        },
        "cpu.mem_addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2614 ],
            "CLK": [ 2 ],
            "DI": [ 2660 ],
            "LSR": [ "0" ],
            "Q": [ 2612 ]
          }
        },
        "cpu.mem_do_prefetch_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2661 ],
            "CLK": [ 2 ],
            "DI": [ 2662 ],
            "LSR": [ 2376 ],
            "Q": [ 2352 ]
          }
        },
        "cpu.mem_do_prefetch_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 788 ],
            "C": [ 3 ],
            "D": [ 789 ],
            "Z": [ 2661 ]
          }
        },
        "cpu.mem_do_prefetch_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2096 ],
            "Z": [ 2662 ]
          }
        },
        "cpu.mem_do_rdata_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2352 ],
            "B": [ 2124 ],
            "C": [ 2198 ],
            "D": [ 2357 ],
            "Z": [ 2663 ]
          }
        },
        "cpu.mem_do_rdata_LUT4_B_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2663 ],
            "BLUT": [ 2664 ],
            "C0": [ 3 ],
            "Z": [ 2665 ]
          }
        },
        "cpu.mem_do_rdata_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2664 ]
          }
        },
        "cpu.mem_do_rdata_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2376 ],
            "CLK": [ 2 ],
            "DI": [ "0" ],
            "LSR": [ 2666 ],
            "Q": [ 2124 ]
          }
        },
        "cpu.mem_do_rdata_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1884 ],
            "C": [ 2124 ],
            "D": [ 2162 ],
            "Z": [ 2666 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2667 ],
            "CLK": [ 2 ],
            "DI": [ 2668 ],
            "LSR": [ 2669 ],
            "Q": [ 2357 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2670 ],
            "D1": [ 2671 ],
            "SD": [ 2376 ],
            "Z": [ 2667 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2672 ],
            "BLUT": [ 2673 ],
            "C0": [ 768 ],
            "Z": [ 2670 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 812 ],
            "B": [ 777 ],
            "C": [ 2395 ],
            "D": [ 2375 ],
            "Z": [ 2672 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2375 ],
            "Z": [ 2673 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2674 ],
            "BLUT": [ 2675 ],
            "C0": [ 768 ],
            "Z": [ 2671 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2674 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2675 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2676 ],
            "BLUT": [ 2677 ],
            "C0": [ 2376 ],
            "Z": [ 2668 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2676 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 812 ],
            "B": [ 2678 ],
            "C": [ 2679 ],
            "D": [ 768 ],
            "Z": [ 2677 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 788 ],
            "B": [ 768 ],
            "C": [ 2352 ],
            "D": [ 776 ],
            "Z": [ 2679 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 774 ],
            "C": [ 769 ],
            "D": [ 2352 ],
            "Z": [ 2678 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 16 ],
            "C": [ 2680 ],
            "D": [ 800 ],
            "Z": [ 2669 ]
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 768 ],
            "B": [ 776 ],
            "C": [ 803 ],
            "D": [ 2160 ],
            "Z": [ 2680 ]
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2376 ],
            "CLK": [ 2 ],
            "DI": [ "0" ],
            "LSR": [ 2681 ],
            "Q": [ 2198 ]
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2682 ],
            "BLUT": [ 2683 ],
            "C0": [ 2160 ],
            "Z": [ 2681 ]
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1884 ],
            "B": [ 768 ],
            "C": [ 2198 ],
            "D": [ 2154 ],
            "Z": [ 2682 ]
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2683 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2684 ],
            "D1": [ 2685 ],
            "SD": [ 874 ],
            "Z": [ 2638 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2686 ],
            "D1": [ 2687 ],
            "SD": [ 874 ],
            "Z": [ 2640 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2688 ],
            "D1": [ 2689 ],
            "SD": [ 873 ],
            "Z": [ 2686 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2690 ],
            "BLUT": [ 2691 ],
            "C0": [ 2352 ],
            "Z": [ 2688 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1548 ],
            "Z": [ 2690 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 1548 ],
            "D": [ 2357 ],
            "Z": [ 2691 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2692 ],
            "BLUT": [ 2693 ],
            "C0": [ 2352 ],
            "Z": [ 2689 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1548 ],
            "Z": [ 2692 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 1548 ],
            "D": [ 2357 ],
            "Z": [ 2693 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2694 ],
            "D1": [ 2695 ],
            "SD": [ 873 ],
            "Z": [ 2687 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2696 ],
            "BLUT": [ 2697 ],
            "C0": [ 2352 ],
            "Z": [ 2694 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1548 ],
            "Z": [ 2696 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 1548 ],
            "D": [ 2357 ],
            "Z": [ 2697 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2698 ],
            "BLUT": [ 2699 ],
            "C0": [ 2352 ],
            "Z": [ 2695 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1553 ],
            "Z": [ 2698 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 157 ],
            "C": [ 1553 ],
            "D": [ 2357 ],
            "Z": [ 2699 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2700 ],
            "D1": [ 2701 ],
            "SD": [ 874 ],
            "Z": [ 2642 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2702 ],
            "D1": [ 2703 ],
            "SD": [ 873 ],
            "Z": [ 2700 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2704 ],
            "BLUT": [ 2705 ],
            "C0": [ 2352 ],
            "Z": [ 2702 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1556 ],
            "Z": [ 2704 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 1556 ],
            "D": [ 2357 ],
            "Z": [ 2705 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2706 ],
            "BLUT": [ 2707 ],
            "C0": [ 2352 ],
            "Z": [ 2703 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1556 ],
            "Z": [ 2706 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 1556 ],
            "D": [ 2357 ],
            "Z": [ 2707 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2708 ],
            "D1": [ 2709 ],
            "SD": [ 873 ],
            "Z": [ 2701 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2710 ],
            "BLUT": [ 2711 ],
            "C0": [ 2352 ],
            "Z": [ 2708 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1556 ],
            "Z": [ 2710 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 1556 ],
            "D": [ 2357 ],
            "Z": [ 2711 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2712 ],
            "BLUT": [ 2713 ],
            "C0": [ 2352 ],
            "Z": [ 2709 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1563 ],
            "Z": [ 2712 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1038 ],
            "C": [ 1563 ],
            "D": [ 2357 ],
            "Z": [ 2713 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2714 ],
            "D1": [ 2715 ],
            "SD": [ 874 ],
            "Z": [ 2644 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2716 ],
            "D1": [ 2717 ],
            "SD": [ 873 ],
            "Z": [ 2714 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2718 ],
            "BLUT": [ 2719 ],
            "C0": [ 2352 ],
            "Z": [ 2716 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1566 ],
            "Z": [ 2718 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 1566 ],
            "D": [ 2357 ],
            "Z": [ 2719 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2720 ],
            "BLUT": [ 2721 ],
            "C0": [ 2352 ],
            "Z": [ 2717 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1566 ],
            "Z": [ 2720 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 1566 ],
            "D": [ 2357 ],
            "Z": [ 2721 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2722 ],
            "D1": [ 2723 ],
            "SD": [ 873 ],
            "Z": [ 2715 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2724 ],
            "BLUT": [ 2725 ],
            "C0": [ 2352 ],
            "Z": [ 2722 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1566 ],
            "Z": [ 2724 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 1566 ],
            "D": [ 2357 ],
            "Z": [ 2725 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2726 ],
            "BLUT": [ 2727 ],
            "C0": [ 2352 ],
            "Z": [ 2723 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1571 ],
            "Z": [ 2726 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1012 ],
            "C": [ 1571 ],
            "D": [ 2357 ],
            "Z": [ 2727 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2728 ],
            "D1": [ 2729 ],
            "SD": [ 874 ],
            "Z": [ 2646 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2730 ],
            "D1": [ 2731 ],
            "SD": [ 873 ],
            "Z": [ 2728 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2732 ],
            "BLUT": [ 2733 ],
            "C0": [ 2352 ],
            "Z": [ 2730 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1574 ],
            "Z": [ 2732 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 1574 ],
            "D": [ 2357 ],
            "Z": [ 2733 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2734 ],
            "BLUT": [ 2735 ],
            "C0": [ 2352 ],
            "Z": [ 2731 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1574 ],
            "Z": [ 2734 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 1574 ],
            "D": [ 2357 ],
            "Z": [ 2735 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2736 ],
            "D1": [ 2737 ],
            "SD": [ 873 ],
            "Z": [ 2729 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2738 ],
            "BLUT": [ 2739 ],
            "C0": [ 2352 ],
            "Z": [ 2736 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1574 ],
            "Z": [ 2738 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 1574 ],
            "D": [ 2357 ],
            "Z": [ 2739 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2740 ],
            "BLUT": [ 2741 ],
            "C0": [ 2352 ],
            "Z": [ 2737 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1581 ],
            "Z": [ 2740 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 1581 ],
            "D": [ 2357 ],
            "Z": [ 2741 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2742 ],
            "D1": [ 2743 ],
            "SD": [ 874 ],
            "Z": [ 2648 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2744 ],
            "D1": [ 2745 ],
            "SD": [ 873 ],
            "Z": [ 2742 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2746 ],
            "BLUT": [ 2747 ],
            "C0": [ 2352 ],
            "Z": [ 2744 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1584 ],
            "Z": [ 2746 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 1584 ],
            "D": [ 2357 ],
            "Z": [ 2747 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2748 ],
            "BLUT": [ 2749 ],
            "C0": [ 2352 ],
            "Z": [ 2745 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1584 ],
            "Z": [ 2748 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 1584 ],
            "D": [ 2357 ],
            "Z": [ 2749 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2750 ],
            "D1": [ 2751 ],
            "SD": [ 873 ],
            "Z": [ 2743 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2752 ],
            "BLUT": [ 2753 ],
            "C0": [ 2352 ],
            "Z": [ 2750 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1584 ],
            "Z": [ 2752 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 1584 ],
            "D": [ 2357 ],
            "Z": [ 2753 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2754 ],
            "BLUT": [ 2755 ],
            "C0": [ 2352 ],
            "Z": [ 2751 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1589 ],
            "Z": [ 2754 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 187 ],
            "C": [ 1589 ],
            "D": [ 2357 ],
            "Z": [ 2755 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2756 ],
            "D1": [ 2757 ],
            "SD": [ 874 ],
            "Z": [ 2650 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2758 ],
            "D1": [ 2759 ],
            "SD": [ 873 ],
            "Z": [ 2756 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2760 ],
            "BLUT": [ 2761 ],
            "C0": [ 2352 ],
            "Z": [ 2758 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1592 ],
            "Z": [ 2760 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 1592 ],
            "D": [ 2357 ],
            "Z": [ 2761 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2762 ],
            "BLUT": [ 2763 ],
            "C0": [ 2352 ],
            "Z": [ 2759 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1592 ],
            "Z": [ 2762 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 1592 ],
            "D": [ 2357 ],
            "Z": [ 2763 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2764 ],
            "D1": [ 2765 ],
            "SD": [ 873 ],
            "Z": [ 2757 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2766 ],
            "BLUT": [ 2767 ],
            "C0": [ 2352 ],
            "Z": [ 2764 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1592 ],
            "Z": [ 2766 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 1592 ],
            "D": [ 2357 ],
            "Z": [ 2767 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2768 ],
            "BLUT": [ 2769 ],
            "C0": [ 2352 ],
            "Z": [ 2765 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1597 ],
            "Z": [ 2768 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 196 ],
            "C": [ 1597 ],
            "D": [ 2357 ],
            "Z": [ 2769 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2770 ],
            "D1": [ 2771 ],
            "SD": [ 874 ],
            "Z": [ 2652 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2772 ],
            "D1": [ 2773 ],
            "SD": [ 873 ],
            "Z": [ 2770 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2774 ],
            "BLUT": [ 2775 ],
            "C0": [ 2352 ],
            "Z": [ 2772 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1600 ],
            "Z": [ 2774 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 1600 ],
            "D": [ 2357 ],
            "Z": [ 2775 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2776 ],
            "BLUT": [ 2777 ],
            "C0": [ 2352 ],
            "Z": [ 2773 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1600 ],
            "Z": [ 2776 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 1600 ],
            "D": [ 2357 ],
            "Z": [ 2777 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2778 ],
            "D1": [ 2779 ],
            "SD": [ 873 ],
            "Z": [ 2771 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2780 ],
            "BLUT": [ 2781 ],
            "C0": [ 2352 ],
            "Z": [ 2778 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1600 ],
            "Z": [ 2780 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 1600 ],
            "D": [ 2357 ],
            "Z": [ 2781 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2782 ],
            "BLUT": [ 2783 ],
            "C0": [ 2352 ],
            "Z": [ 2779 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1607 ],
            "Z": [ 2782 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 1607 ],
            "D": [ 2357 ],
            "Z": [ 2783 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2784 ],
            "D1": [ 2785 ],
            "SD": [ 873 ],
            "Z": [ 2684 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2786 ],
            "BLUT": [ 2787 ],
            "C0": [ 2352 ],
            "Z": [ 2784 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1538 ],
            "Z": [ 2786 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 1538 ],
            "D": [ 2357 ],
            "Z": [ 2787 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2788 ],
            "BLUT": [ 2789 ],
            "C0": [ 2352 ],
            "Z": [ 2785 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1538 ],
            "Z": [ 2788 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 1538 ],
            "D": [ 2357 ],
            "Z": [ 2789 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2790 ],
            "D1": [ 2791 ],
            "SD": [ 873 ],
            "Z": [ 2685 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2792 ],
            "BLUT": [ 2793 ],
            "C0": [ 2352 ],
            "Z": [ 2790 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1538 ],
            "Z": [ 2792 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 1538 ],
            "D": [ 2357 ],
            "Z": [ 2793 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2794 ],
            "BLUT": [ 2795 ],
            "C0": [ 2352 ],
            "Z": [ 2791 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1545 ],
            "Z": [ 2794 ]
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 1545 ],
            "D": [ 2357 ],
            "Z": [ 2795 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 270 ],
            "C": [ 2796 ],
            "D": [ 2797 ],
            "Z": [ 2615 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 122 ],
            "C": [ 2798 ],
            "D": [ 2797 ],
            "Z": [ 2616 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 42 ],
            "C": [ 2799 ],
            "D": [ 2797 ],
            "Z": [ 2617 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_10_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1429 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2799 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 51 ],
            "C": [ 2800 ],
            "D": [ 2797 ],
            "Z": [ 2618 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_11_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1441 ],
            "B": [ 1435 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2800 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1045 ],
            "C": [ 2801 ],
            "D": [ 2797 ],
            "Z": [ 2619 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_12_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1451 ],
            "B": [ 1444 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2801 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1044 ],
            "C": [ 2802 ],
            "D": [ 2797 ],
            "Z": [ 2620 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_13_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1459 ],
            "B": [ 1454 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2802 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1053 ],
            "C": [ 2803 ],
            "D": [ 2797 ],
            "Z": [ 2621 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_14_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1469 ],
            "B": [ 1462 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2803 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1052 ],
            "C": [ 2804 ],
            "D": [ 2797 ],
            "Z": [ 2623 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_15_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1477 ],
            "B": [ 1472 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2804 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 84 ],
            "C": [ 2805 ],
            "D": [ 2797 ],
            "Z": [ 2625 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_16_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1487 ],
            "B": [ 1480 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2805 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 93 ],
            "C": [ 2806 ],
            "D": [ 2797 ],
            "Z": [ 2627 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_17_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1495 ],
            "B": [ 1490 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2806 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 102 ],
            "C": [ 2807 ],
            "D": [ 2797 ],
            "Z": [ 2629 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_18_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1505 ],
            "B": [ 1498 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2807 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 111 ],
            "C": [ 2808 ],
            "D": [ 2797 ],
            "Z": [ 2631 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_19_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1513 ],
            "B": [ 1508 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2808 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1516 ],
            "B": [ 1514 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2798 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1091 ],
            "C": [ 2809 ],
            "D": [ 2797 ],
            "Z": [ 2633 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 130 ],
            "C": [ 2810 ],
            "D": [ 2797 ],
            "Z": [ 2634 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_20_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1527 ],
            "B": [ 1521 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2810 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 2811 ],
            "D": [ 2797 ],
            "Z": [ 2636 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1614 ],
            "B": [ 1608 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2809 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1090 ],
            "C": [ 2812 ],
            "D": [ 2797 ],
            "Z": [ 2654 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1625 ],
            "B": [ 1619 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2812 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 229 ],
            "C": [ 2813 ],
            "D": [ 2797 ],
            "Z": [ 2655 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1633 ],
            "B": [ 1628 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2813 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 238 ],
            "C": [ 2814 ],
            "D": [ 2797 ],
            "Z": [ 2656 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1641 ],
            "B": [ 1636 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2814 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1103 ],
            "C": [ 2815 ],
            "D": [ 2797 ],
            "Z": [ 2657 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1649 ],
            "B": [ 1644 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2815 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1102 ],
            "C": [ 2816 ],
            "D": [ 2797 ],
            "Z": [ 2658 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1657 ],
            "B": [ 1652 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2816 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1110 ],
            "C": [ 2817 ],
            "D": [ 2797 ],
            "Z": [ 2659 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_8_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1665 ],
            "B": [ 1660 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2817 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1109 ],
            "C": [ 2818 ],
            "D": [ 2797 ],
            "Z": [ 2660 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_9_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1674 ],
            "B": [ 1668 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2818 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1683 ],
            "B": [ 1675 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2796 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1535 ],
            "B": [ 1530 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 2811 ]
          }
        },
        "cpu.mem_la_addr_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2357 ],
            "D": [ 2352 ],
            "Z": [ 2797 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2005 ],
            "B": [ 1964 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2819 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2004 ],
            "B": [ 1963 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2820 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 179 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 103 ],
            "Z": [ 2821 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 112 ],
            "Z": [ 2822 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 131 ],
            "Z": [ 2823 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 206 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 140 ],
            "Z": [ 2824 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1982 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 149 ],
            "Z": [ 2825 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 158 ],
            "Z": [ 2826 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 43 ],
            "B": [ 179 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2827 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 188 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2828 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2013 ],
            "B": [ 197 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2829 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2012 ],
            "B": [ 206 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2830 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1969 ],
            "B": [ 1982 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2831 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1968 ],
            "B": [ 30 ],
            "C": [ 2477 ],
            "D": [ 2358 ],
            "Z": [ 2832 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1964 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 85 ],
            "Z": [ 2833 ]
          }
        },
        "cpu.mem_la_wdata_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1963 ],
            "B": [ 2358 ],
            "C": [ 2477 ],
            "D": [ 94 ],
            "Z": [ 2834 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2835 ],
            "BLUT": [ 2836 ],
            "C0": [ 2477 ],
            "Z": [ 2837 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2838 ],
            "BLUT": [ 2839 ],
            "C0": [ 2477 ],
            "Z": [ 2840 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1963 ],
            "C": [ 94 ],
            "D": [ 2358 ],
            "Z": [ 2838 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 121 ],
            "C": [ 94 ],
            "D": [ 2358 ],
            "Z": [ 2839 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2841 ],
            "BLUT": [ 2842 ],
            "C0": [ 2477 ],
            "Z": [ 2843 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 179 ],
            "C": [ 103 ],
            "D": [ 2358 ],
            "Z": [ 2841 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1992 ],
            "C": [ 103 ],
            "D": [ 2358 ],
            "Z": [ 2842 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2844 ],
            "BLUT": [ 2845 ],
            "C0": [ 2477 ],
            "Z": [ 2846 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 188 ],
            "C": [ 112 ],
            "D": [ 2358 ],
            "Z": [ 2844 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1991 ],
            "C": [ 112 ],
            "D": [ 2358 ],
            "Z": [ 2845 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_4": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2847 ],
            "BLUT": [ 2848 ],
            "C0": [ 2477 ],
            "Z": [ 2849 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_4_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 197 ],
            "C": [ 131 ],
            "D": [ 2358 ],
            "Z": [ 2847 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_4_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 230 ],
            "C": [ 131 ],
            "D": [ 2358 ],
            "Z": [ 2848 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_5": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2850 ],
            "BLUT": [ 2851 ],
            "C0": [ 2477 ],
            "Z": [ 2852 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_5_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 206 ],
            "C": [ 140 ],
            "D": [ 2358 ],
            "Z": [ 2850 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_5_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 239 ],
            "C": [ 140 ],
            "D": [ 2358 ],
            "Z": [ 2851 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_6": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2853 ],
            "BLUT": [ 2854 ],
            "C0": [ 2477 ],
            "Z": [ 2855 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_6_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1982 ],
            "C": [ 149 ],
            "D": [ 2358 ],
            "Z": [ 2853 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_6_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2000 ],
            "C": [ 149 ],
            "D": [ 2358 ],
            "Z": [ 2854 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_7": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2856 ],
            "BLUT": [ 2857 ],
            "C0": [ 2477 ],
            "Z": [ 2858 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_7_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 30 ],
            "C": [ 158 ],
            "D": [ 2358 ],
            "Z": [ 2856 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_7_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1999 ],
            "C": [ 158 ],
            "D": [ 2358 ],
            "Z": [ 2857 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1964 ],
            "C": [ 85 ],
            "D": [ 2358 ],
            "Z": [ 2835 ]
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 271 ],
            "C": [ 85 ],
            "D": [ 2358 ],
            "Z": [ 2836 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2859 ],
            "D1": [ 2860 ],
            "SD": [ 2861 ],
            "Z": [ 2862 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2863 ],
            "D1": [ 2864 ],
            "SD": [ 2865 ],
            "Z": [ 2866 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2867 ],
            "D1": [ 2868 ],
            "SD": [ 2624 ],
            "Z": [ 2863 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2869 ],
            "BLUT": [ 2870 ],
            "C0": [ 2599 ],
            "Z": [ 2867 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2869 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2870 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2871 ],
            "D1": [ 2872 ],
            "SD": [ 2624 ],
            "Z": [ 2864 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2873 ],
            "BLUT": [ 2874 ],
            "C0": [ 2599 ],
            "Z": [ 2871 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2873 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2874 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2875 ],
            "D1": [ 2876 ],
            "SD": [ 2877 ],
            "Z": [ 2488 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2878 ],
            "D1": [ 2879 ],
            "SD": [ 2624 ],
            "Z": [ 2875 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2880 ],
            "BLUT": [ 2881 ],
            "C0": [ 2599 ],
            "Z": [ 2878 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2880 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2881 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2882 ],
            "BLUT": [ 2883 ],
            "C0": [ 2599 ],
            "Z": [ 2879 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2884 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2882 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2883 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2885 ],
            "D1": [ 2886 ],
            "SD": [ 2624 ],
            "Z": [ 2876 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2887 ],
            "BLUT": [ 2888 ],
            "C0": [ 2599 ],
            "Z": [ 2885 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2887 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2888 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2889 ],
            "BLUT": [ 2890 ],
            "C0": [ 2599 ],
            "Z": [ 2886 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2884 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2889 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2890 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2891 ],
            "D1": [ 2892 ],
            "SD": [ 2893 ],
            "Z": [ 1934 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2894 ],
            "D1": [ 2895 ],
            "SD": [ 2624 ],
            "Z": [ 2891 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2896 ],
            "BLUT": [ 2897 ],
            "C0": [ 2599 ],
            "Z": [ 2894 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2896 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2897 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2898 ],
            "BLUT": [ 2899 ],
            "C0": [ 2599 ],
            "Z": [ 2895 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2900 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2898 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2899 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2901 ],
            "D1": [ 2902 ],
            "SD": [ 2624 ],
            "Z": [ 2892 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2903 ],
            "BLUT": [ 2904 ],
            "C0": [ 2599 ],
            "Z": [ 2901 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2903 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2904 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2905 ],
            "BLUT": [ 2906 ],
            "C0": [ 2599 ],
            "Z": [ 2902 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2900 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2905 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2906 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2907 ],
            "D1": [ 2908 ],
            "SD": [ 2909 ],
            "Z": [ 1935 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2910 ],
            "D1": [ 2911 ],
            "SD": [ 2624 ],
            "Z": [ 2907 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2912 ],
            "BLUT": [ 2913 ],
            "C0": [ 2599 ],
            "Z": [ 2910 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2912 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2913 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2914 ],
            "BLUT": [ 2915 ],
            "C0": [ 2599 ],
            "Z": [ 2911 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2916 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2914 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2915 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2917 ],
            "D1": [ 2918 ],
            "SD": [ 2624 ],
            "Z": [ 2908 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2919 ],
            "BLUT": [ 2920 ],
            "C0": [ 2599 ],
            "Z": [ 2917 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2919 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2920 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2921 ],
            "BLUT": [ 2922 ],
            "C0": [ 2599 ],
            "Z": [ 2918 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2916 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2921 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2922 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2923 ],
            "D1": [ 2924 ],
            "SD": [ 2925 ],
            "Z": [ 1933 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2926 ],
            "D1": [ 2927 ],
            "SD": [ 2624 ],
            "Z": [ 2923 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2928 ],
            "BLUT": [ 2929 ],
            "C0": [ 2599 ],
            "Z": [ 2926 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2928 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2929 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2930 ],
            "BLUT": [ 2931 ],
            "C0": [ 2599 ],
            "Z": [ 2927 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2932 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2930 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2931 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2933 ],
            "D1": [ 2934 ],
            "SD": [ 2624 ],
            "Z": [ 2924 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2935 ],
            "BLUT": [ 2936 ],
            "C0": [ 2599 ],
            "Z": [ 2933 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2935 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2936 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2937 ],
            "BLUT": [ 2938 ],
            "C0": [ 2599 ],
            "Z": [ 2934 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2932 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2937 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2938 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2939 ],
            "D1": [ 2940 ],
            "SD": [ 2941 ],
            "Z": [ 2942 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2943 ],
            "D1": [ 2944 ],
            "SD": [ 2624 ],
            "Z": [ 2939 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2945 ],
            "BLUT": [ 2946 ],
            "C0": [ 2599 ],
            "Z": [ 2943 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2945 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2946 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2947 ],
            "BLUT": [ 2948 ],
            "C0": [ 2599 ],
            "Z": [ 2944 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2949 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2947 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2948 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2950 ],
            "D1": [ 2951 ],
            "SD": [ 2624 ],
            "Z": [ 2940 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2952 ],
            "BLUT": [ 2953 ],
            "C0": [ 2599 ],
            "Z": [ 2950 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2952 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2953 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2954 ],
            "BLUT": [ 2955 ],
            "C0": [ 2599 ],
            "Z": [ 2951 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2949 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2954 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2955 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2956 ],
            "D1": [ 2957 ],
            "SD": [ 2958 ],
            "Z": [ 2959 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2960 ],
            "D1": [ 2961 ],
            "SD": [ 2624 ],
            "Z": [ 2956 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2962 ],
            "BLUT": [ 2963 ],
            "C0": [ 2599 ],
            "Z": [ 2960 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2962 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2963 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2964 ],
            "BLUT": [ 2965 ],
            "C0": [ 2599 ],
            "Z": [ 2961 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2966 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2964 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2965 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2967 ],
            "D1": [ 2968 ],
            "SD": [ 2624 ],
            "Z": [ 2957 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2969 ],
            "BLUT": [ 2970 ],
            "C0": [ 2599 ],
            "Z": [ 2967 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2969 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2970 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2971 ],
            "BLUT": [ 2972 ],
            "C0": [ 2599 ],
            "Z": [ 2968 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2966 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2971 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2972 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2973 ],
            "D1": [ 2974 ],
            "SD": [ 2975 ],
            "Z": [ 2976 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2977 ],
            "D1": [ 2978 ],
            "SD": [ 2624 ],
            "Z": [ 2973 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2979 ],
            "BLUT": [ 2980 ],
            "C0": [ 2599 ],
            "Z": [ 2977 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2979 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2980 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2981 ],
            "BLUT": [ 2982 ],
            "C0": [ 2599 ],
            "Z": [ 2978 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2983 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2981 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2982 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2984 ],
            "D1": [ 2985 ],
            "SD": [ 2624 ],
            "Z": [ 2974 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2986 ],
            "BLUT": [ 2987 ],
            "C0": [ 2599 ],
            "Z": [ 2984 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2986 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2987 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2988 ],
            "BLUT": [ 2989 ],
            "C0": [ 2599 ],
            "Z": [ 2985 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2983 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 2988 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2989 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2990 ],
            "BLUT": [ 2991 ],
            "C0": [ 2599 ],
            "Z": [ 2859 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2594 ],
            "C": [ 2624 ],
            "D": [ 2604 ],
            "Z": [ 2990 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2991 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2992 ],
            "BLUT": [ 2993 ],
            "C0": [ 2599 ],
            "Z": [ 2860 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2992 ]
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2993 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2504 ],
            "Z": [ 2994 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2995 ],
            "Z": [ 2996 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2997 ],
            "Z": [ 1873 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2998 ],
            "Z": [ 1176 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2999 ],
            "Z": [ 1856 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3000 ],
            "Z": [ 1845 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3001 ],
            "Z": [ 1849 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 2502 ],
            "Z": [ 1853 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3002 ],
            "Z": [ 3003 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3004 ],
            "Z": [ 3005 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3006 ],
            "Z": [ 3007 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3008 ],
            "Z": [ 3009 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3010 ],
            "Z": [ 3011 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3012 ],
            "C": [ 3013 ],
            "D": [ 2499 ],
            "Z": [ 3014 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3015 ],
            "Z": [ 3016 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3017 ],
            "Z": [ 3018 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3019 ],
            "Z": [ 3020 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3021 ],
            "Z": [ 3022 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3023 ],
            "Z": [ 3024 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3025 ],
            "Z": [ 3026 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3027 ],
            "Z": [ 1876 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3028 ],
            "Z": [ 1865 ]
          }
        },
        "cpu.mem_rdata_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2499 ],
            "D": [ 3029 ],
            "Z": [ 1869 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2994 ],
            "C": [ 1759 ],
            "D": [ 1178 ],
            "Z": [ 1817 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2996 ],
            "C": [ 1782 ],
            "D": [ 1178 ],
            "Z": [ 1823 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1869 ],
            "C": [ 1776 ],
            "D": [ 1178 ],
            "Z": [ 1879 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1873 ],
            "C": [ 1757 ],
            "D": [ 1178 ],
            "Z": [ 1880 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1176 ],
            "C": [ 1177 ],
            "D": [ 1178 ],
            "Z": [ 1818 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1856 ],
            "C": [ 1787 ],
            "D": [ 1178 ],
            "Z": [ 1857 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1845 ],
            "C": [ 1789 ],
            "D": [ 1178 ],
            "Z": [ 1858 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1849 ],
            "C": [ 1791 ],
            "D": [ 1178 ],
            "Z": [ 1859 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1853 ],
            "C": [ 1793 ],
            "D": [ 1178 ],
            "Z": [ 1860 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3005 ],
            "C": [ 1765 ],
            "D": [ 1178 ],
            "Z": [ 1834 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3007 ],
            "C": [ 1770 ],
            "D": [ 1178 ],
            "Z": [ 1836 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3009 ],
            "C": [ 1775 ],
            "D": [ 1178 ],
            "Z": [ 1828 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3011 ],
            "C": [ 1799 ],
            "D": [ 1178 ],
            "Z": [ 1824 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2866 ],
            "C": [ 1780 ],
            "D": [ 1178 ],
            "Z": [ 1830 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2488 ],
            "C": [ 1758 ],
            "D": [ 1178 ],
            "Z": [ 1832 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2499 ],
            "B": [ 3002 ],
            "C": [ 1795 ],
            "D": [ 1178 ],
            "Z": [ 1820 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3016 ],
            "C": [ 1797 ],
            "D": [ 1178 ],
            "Z": [ 1821 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_24": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3018 ],
            "C": [ 1804 ],
            "D": [ 1178 ],
            "Z": [ 1822 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3020 ],
            "C": [ 1800 ],
            "D": [ 1178 ],
            "Z": [ 1825 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3022 ],
            "C": [ 1801 ],
            "D": [ 1178 ],
            "Z": [ 1826 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3024 ],
            "C": [ 1802 ],
            "D": [ 1178 ],
            "Z": [ 1827 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3026 ],
            "C": [ 1803 ],
            "D": [ 1178 ],
            "Z": [ 1819 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2862 ],
            "C": [ 1761 ],
            "D": [ 1178 ],
            "Z": [ 866 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1876 ],
            "C": [ 1766 ],
            "D": [ 1178 ],
            "Z": [ 1877 ]
          }
        },
        "cpu.mem_rdata_latched_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1865 ],
            "C": [ 1771 ],
            "D": [ 1178 ],
            "Z": [ 1878 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2994 ],
            "LSR": [ "0" ],
            "Q": [ 1759 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2996 ],
            "LSR": [ "0" ],
            "Q": [ 1782 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1869 ],
            "LSR": [ "0" ],
            "Q": [ 1776 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1873 ],
            "LSR": [ "0" ],
            "Q": [ 1757 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1176 ],
            "LSR": [ "0" ],
            "Q": [ 1177 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1856 ],
            "LSR": [ "0" ],
            "Q": [ 1787 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1845 ],
            "LSR": [ "0" ],
            "Q": [ 1789 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1849 ],
            "LSR": [ "0" ],
            "Q": [ 1791 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1853 ],
            "LSR": [ "0" ],
            "Q": [ 1793 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3003 ],
            "LSR": [ "0" ],
            "Q": [ 1795 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3016 ],
            "LSR": [ "0" ],
            "Q": [ 1797 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3018 ],
            "LSR": [ "0" ],
            "Q": [ 1804 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3011 ],
            "LSR": [ "0" ],
            "Q": [ 1799 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3005 ],
            "LSR": [ "0" ],
            "Q": [ 1765 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3007 ],
            "LSR": [ "0" ],
            "Q": [ 1770 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3009 ],
            "LSR": [ "0" ],
            "Q": [ 1775 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2866 ],
            "LSR": [ "0" ],
            "Q": [ 1780 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2488 ],
            "LSR": [ "0" ],
            "Q": [ 1758 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1933 ],
            "LSR": [ "0" ],
            "Q": [ 1928 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1934 ],
            "LSR": [ "0" ],
            "Q": [ 1925 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1935 ],
            "LSR": [ "0" ],
            "Q": [ 1922 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3014 ],
            "LSR": [ "0" ],
            "Q": [ 2113 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2942 ],
            "LSR": [ "0" ],
            "Q": [ 2111 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3020 ],
            "LSR": [ "0" ],
            "Q": [ 1800 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2959 ],
            "LSR": [ "0" ],
            "Q": [ 2202 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2976 ],
            "LSR": [ "0" ],
            "Q": [ 2203 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3022 ],
            "LSR": [ "0" ],
            "Q": [ 1801 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3024 ],
            "LSR": [ "0" ],
            "Q": [ 1802 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 3026 ],
            "LSR": [ "0" ],
            "Q": [ 1803 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 2862 ],
            "LSR": [ "0" ],
            "Q": [ 1761 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1876 ],
            "LSR": [ "0" ],
            "Q": [ 1766 ]
          }
        },
        "cpu.mem_rdata_q_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:430.2-544.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1178 ],
            "CLK": [ 2 ],
            "DI": [ 1865 ],
            "LSR": [ "0" ],
            "Q": [ 1771 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3030 ],
            "CLK": [ 2 ],
            "DI": [ 3031 ],
            "LSR": [ 3032 ],
            "Q": [ 2386 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3030 ],
            "CLK": [ 2 ],
            "DI": [ 3033 ],
            "LSR": [ 3034 ],
            "Q": [ 2383 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3034 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3035 ],
            "B": [ 2198 ],
            "C": [ 2386 ],
            "D": [ 2383 ],
            "Z": [ 3031 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3035 ],
            "B": [ 2198 ],
            "C": [ 2386 ],
            "D": [ 2383 ],
            "Z": [ 3033 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2124 ],
            "D": [ 2357 ],
            "Z": [ 3035 ]
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3032 ]
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3036 ],
            "CLK": [ 2 ],
            "DI": [ 3037 ],
            "LSR": [ 3038 ],
            "Q": [ 1178 ]
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3039 ],
            "BLUT": [ 3040 ],
            "C0": [ 3041 ],
            "Z": [ 3036 ]
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3039 ]
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2386 ],
            "D": [ 2383 ],
            "Z": [ 3037 ]
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3036 ],
            "D": [ 3042 ],
            "Z": [ 3038 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2837 ],
            "LSR": [ "0" ],
            "Q": [ 3044 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2840 ],
            "LSR": [ "0" ],
            "Q": [ 3045 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2827 ],
            "LSR": [ "0" ],
            "Q": [ 3046 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2828 ],
            "LSR": [ "0" ],
            "Q": [ 3047 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2829 ],
            "LSR": [ "0" ],
            "Q": [ 3048 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2830 ],
            "LSR": [ "0" ],
            "Q": [ 3049 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2831 ],
            "LSR": [ "0" ],
            "Q": [ 3050 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2832 ],
            "LSR": [ "0" ],
            "Q": [ 3051 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2833 ],
            "LSR": [ "0" ],
            "Q": [ 3052 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2834 ],
            "LSR": [ "0" ],
            "Q": [ 3053 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2821 ],
            "LSR": [ "0" ],
            "Q": [ 3054 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2822 ],
            "LSR": [ "0" ],
            "Q": [ 3055 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2843 ],
            "LSR": [ "0" ],
            "Q": [ 3056 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2823 ],
            "LSR": [ "0" ],
            "Q": [ 3057 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2824 ],
            "LSR": [ "0" ],
            "Q": [ 3058 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2825 ],
            "LSR": [ "0" ],
            "Q": [ 3059 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2826 ],
            "LSR": [ "0" ],
            "Q": [ 3060 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 1964 ],
            "LSR": [ "0" ],
            "Q": [ 3061 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 1963 ],
            "LSR": [ "0" ],
            "Q": [ 3062 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 179 ],
            "LSR": [ "0" ],
            "Q": [ 3063 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 188 ],
            "LSR": [ "0" ],
            "Q": [ 3064 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 197 ],
            "LSR": [ "0" ],
            "Q": [ 3065 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 206 ],
            "LSR": [ "0" ],
            "Q": [ 3066 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2846 ],
            "LSR": [ "0" ],
            "Q": [ 3067 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 1982 ],
            "LSR": [ "0" ],
            "Q": [ 3068 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 30 ],
            "LSR": [ "0" ],
            "Q": [ 3069 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2849 ],
            "LSR": [ "0" ],
            "Q": [ 3070 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2852 ],
            "LSR": [ "0" ],
            "Q": [ 3071 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2855 ],
            "LSR": [ "0" ],
            "Q": [ 3072 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2858 ],
            "LSR": [ "0" ],
            "Q": [ 3073 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2819 ],
            "LSR": [ "0" ],
            "Q": [ 3074 ]
          }
        },
        "cpu.mem_wdata_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3043 ],
            "CLK": [ 2 ],
            "DI": [ 2820 ],
            "LSR": [ "0" ],
            "Q": [ 3075 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3076 ],
            "LSR": [ "0" ],
            "Q": [ 2358 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3077 ],
            "LSR": [ "0" ],
            "Q": [ 2477 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3078 ],
            "D1": [ 3079 ],
            "SD": [ 2197 ],
            "Z": [ 3077 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3080 ],
            "BLUT": [ 3081 ],
            "C0": [ 2200 ],
            "Z": [ 3078 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3080 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2213 ],
            "B": [ 2212 ],
            "C": [ 2211 ],
            "D": [ 2477 ],
            "Z": [ 3081 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3082 ],
            "BLUT": [ 3083 ],
            "C0": [ 2200 ],
            "Z": [ 3079 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3082 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3083 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3084 ],
            "LSR": [ "0" ],
            "Q": [ 2359 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3085 ],
            "D1": [ 3086 ],
            "SD": [ 2166 ],
            "Z": [ 3084 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3087 ],
            "BLUT": [ 3088 ],
            "C0": [ 2163 ],
            "Z": [ 3085 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3087 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3088 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3089 ],
            "BLUT": [ 3090 ],
            "C0": [ 2163 ],
            "Z": [ 3086 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3089 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2213 ],
            "B": [ 2212 ],
            "C": [ 2211 ],
            "D": [ 2359 ],
            "Z": [ 3090 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3091 ],
            "D1": [ 3092 ],
            "SD": [ 2209 ],
            "Z": [ 3076 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3093 ],
            "BLUT": [ 3094 ],
            "C0": [ 2215 ],
            "Z": [ 3091 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3093 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2213 ],
            "B": [ 2212 ],
            "C": [ 2211 ],
            "D": [ 2358 ],
            "Z": [ 3094 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3095 ],
            "BLUT": [ 3096 ],
            "C0": [ 2215 ],
            "Z": [ 3092 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3095 ]
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3096 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3097 ],
            "B": [ 3098 ],
            "C": [ 3099 ],
            "D": [ 3100 ],
            "Z": [ 3101 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3102 ],
            "BLUT": [ 3101 ],
            "C0": [ 2624 ],
            "Z": [ 3103 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3102 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3104 ],
            "D1": [ 3103 ],
            "SD": [ 1178 ],
            "Z": [ 3105 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3106 ],
            "BLUT": [ 3107 ],
            "C0": [ 2624 ],
            "Z": [ 3104 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3106 ]
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3107 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3042 ],
            "CLK": [ 2 ],
            "DI": [ 3108 ],
            "LSR": [ "0" ],
            "Q": [ 3098 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3042 ],
            "CLK": [ 2 ],
            "DI": [ 3109 ],
            "LSR": [ "0" ],
            "Q": [ 3097 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3110 ],
            "B": [ 3097 ],
            "C": [ 3111 ],
            "D": [ 3112 ],
            "Z": [ 3109 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 1014 ],
            "C": [ 2358 ],
            "D": [ 2477 ],
            "Z": [ 3110 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3042 ],
            "CLK": [ 2 ],
            "DI": [ 3113 ],
            "LSR": [ "0" ],
            "Q": [ 3100 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3100 ],
            "B": [ 3114 ],
            "C": [ 3115 ],
            "D": [ 3111 ],
            "Z": [ 3113 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3116 ],
            "D1": [ 3117 ],
            "SD": [ 2383 ],
            "Z": [ 3114 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2665 ],
            "D1": [ 3118 ],
            "SD": [ 2386 ],
            "Z": [ 3116 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3119 ],
            "BLUT": [ 3120 ],
            "C0": [ 3 ],
            "Z": [ 3118 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3119 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3120 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3121 ],
            "D1": [ 3122 ],
            "SD": [ 2386 ],
            "Z": [ 3117 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3123 ],
            "BLUT": [ 3124 ],
            "C0": [ 3 ],
            "Z": [ 3121 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3123 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3124 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3125 ],
            "BLUT": [ 3126 ],
            "C0": [ 3 ],
            "Z": [ 3122 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3125 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3126 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3042 ],
            "D": [ 3114 ],
            "Z": [ 2614 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3127 ],
            "C": [ 2503 ],
            "D": [ 3112 ],
            "Z": [ 3115 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:565.2-641.5|/usr/bin/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3042 ],
            "CLK": [ 2 ],
            "DI": [ 3128 ],
            "LSR": [ "0" ],
            "Q": [ 3099 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2487 ],
            "B": [ 3099 ],
            "C": [ 3111 ],
            "D": [ 3112 ],
            "Z": [ 3128 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3129 ],
            "B": [ 3098 ],
            "C": [ 3111 ],
            "D": [ 3112 ],
            "Z": [ 3108 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 1014 ],
            "C": [ 2358 ],
            "D": [ 2477 ],
            "Z": [ 3129 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3042 ],
            "D": [ 3112 ],
            "Z": [ 3043 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3130 ],
            "C": [ 2386 ],
            "D": [ 2383 ],
            "Z": [ 3111 ]
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2386 ],
            "B": [ 2383 ],
            "C": [ 3 ],
            "D": [ 2198 ],
            "Z": [ 3112 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3131 ],
            "LSR": [ 3132 ],
            "Q": [ 1675 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3133 ],
            "LSR": [ 3134 ],
            "Q": [ 1514 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3135 ],
            "LSR": [ 3136 ],
            "Q": [ 1429 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3137 ],
            "BLUT": [ 3138 ],
            "C0": [ 791 ],
            "Z": [ 3135 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1672 ],
            "C": [ 1440 ],
            "D": [ 790 ],
            "Z": [ 3137 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1430 ],
            "Z": [ 3138 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3136 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3139 ],
            "LSR": [ 3140 ],
            "Q": [ 1435 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3141 ],
            "BLUT": [ 3142 ],
            "C0": [ 791 ],
            "Z": [ 3139 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1450 ],
            "C": [ 1439 ],
            "D": [ 790 ],
            "Z": [ 3141 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1436 ],
            "Z": [ 3142 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3140 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3143 ],
            "LSR": [ 3144 ],
            "Q": [ 1444 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3145 ],
            "BLUT": [ 3146 ],
            "C0": [ 791 ],
            "Z": [ 3143 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1449 ],
            "C": [ 1458 ],
            "D": [ 790 ],
            "Z": [ 3145 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1445 ],
            "Z": [ 3146 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3144 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3147 ],
            "LSR": [ 3148 ],
            "Q": [ 1454 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3149 ],
            "BLUT": [ 3150 ],
            "C0": [ 791 ],
            "Z": [ 3147 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1468 ],
            "C": [ 1457 ],
            "D": [ 790 ],
            "Z": [ 3149 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1455 ],
            "Z": [ 3150 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3148 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3151 ],
            "LSR": [ 3152 ],
            "Q": [ 1462 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3153 ],
            "BLUT": [ 3154 ],
            "C0": [ 791 ],
            "Z": [ 3151 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1467 ],
            "C": [ 1476 ],
            "D": [ 790 ],
            "Z": [ 3153 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1463 ],
            "Z": [ 3154 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3152 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3155 ],
            "LSR": [ 3156 ],
            "Q": [ 1472 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3157 ],
            "BLUT": [ 3158 ],
            "C0": [ 791 ],
            "Z": [ 3155 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1486 ],
            "C": [ 1475 ],
            "D": [ 790 ],
            "Z": [ 3157 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1473 ],
            "Z": [ 3158 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3156 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3159 ],
            "LSR": [ 3160 ],
            "Q": [ 1480 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3161 ],
            "BLUT": [ 3162 ],
            "C0": [ 791 ],
            "Z": [ 3159 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1485 ],
            "C": [ 1494 ],
            "D": [ 790 ],
            "Z": [ 3161 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1481 ],
            "Z": [ 3162 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3160 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3163 ],
            "LSR": [ 3164 ],
            "Q": [ 1490 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3165 ],
            "BLUT": [ 3166 ],
            "C0": [ 791 ],
            "Z": [ 3163 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1504 ],
            "C": [ 1493 ],
            "D": [ 790 ],
            "Z": [ 3165 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1491 ],
            "Z": [ 3166 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3164 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3167 ],
            "LSR": [ 3168 ],
            "Q": [ 1498 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3169 ],
            "BLUT": [ 3170 ],
            "C0": [ 791 ],
            "Z": [ 3167 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1503 ],
            "C": [ 1512 ],
            "D": [ 790 ],
            "Z": [ 3169 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1499 ],
            "Z": [ 3170 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3168 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3171 ],
            "LSR": [ 3172 ],
            "Q": [ 1508 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3173 ],
            "BLUT": [ 3174 ],
            "C0": [ 791 ],
            "Z": [ 3171 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1526 ],
            "C": [ 1511 ],
            "D": [ 790 ],
            "Z": [ 3173 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1509 ],
            "Z": [ 3174 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3172 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3175 ],
            "BLUT": [ 3176 ],
            "C0": [ 791 ],
            "Z": [ 3133 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1613 ],
            "C": [ 1681 ],
            "D": [ 790 ],
            "Z": [ 3175 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1515 ],
            "Z": [ 3176 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3134 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3177 ],
            "LSR": [ 3178 ],
            "Q": [ 1608 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3179 ],
            "LSR": [ 3180 ],
            "Q": [ 1521 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3181 ],
            "BLUT": [ 3182 ],
            "C0": [ 791 ],
            "Z": [ 3179 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1525 ],
            "C": [ 1534 ],
            "D": [ 790 ],
            "Z": [ 3181 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1522 ],
            "Z": [ 3182 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3180 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3183 ],
            "LSR": [ 3184 ],
            "Q": [ 1530 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3185 ],
            "BLUT": [ 3186 ],
            "C0": [ 791 ],
            "Z": [ 3183 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1544 ],
            "C": [ 1533 ],
            "D": [ 790 ],
            "Z": [ 3185 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1531 ],
            "Z": [ 3186 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3184 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3187 ],
            "LSR": [ 3188 ],
            "Q": [ 1538 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3189 ],
            "BLUT": [ 3190 ],
            "C0": [ 791 ],
            "Z": [ 3187 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1543 ],
            "C": [ 1552 ],
            "D": [ 790 ],
            "Z": [ 3189 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1539 ],
            "Z": [ 3190 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3188 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3191 ],
            "LSR": [ 3192 ],
            "Q": [ 1548 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3193 ],
            "BLUT": [ 3194 ],
            "C0": [ 791 ],
            "Z": [ 3191 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1562 ],
            "C": [ 1551 ],
            "D": [ 790 ],
            "Z": [ 3193 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1549 ],
            "Z": [ 3194 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3192 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3195 ],
            "LSR": [ 3196 ],
            "Q": [ 1556 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3197 ],
            "BLUT": [ 3198 ],
            "C0": [ 791 ],
            "Z": [ 3195 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1561 ],
            "C": [ 1570 ],
            "D": [ 790 ],
            "Z": [ 3197 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1557 ],
            "Z": [ 3198 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3196 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3199 ],
            "LSR": [ 3200 ],
            "Q": [ 1566 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3201 ],
            "BLUT": [ 3202 ],
            "C0": [ 791 ],
            "Z": [ 3199 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1580 ],
            "C": [ 1569 ],
            "D": [ 790 ],
            "Z": [ 3201 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1567 ],
            "Z": [ 3202 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3200 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3203 ],
            "LSR": [ 3204 ],
            "Q": [ 1574 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3205 ],
            "BLUT": [ 3206 ],
            "C0": [ 791 ],
            "Z": [ 3203 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1579 ],
            "C": [ 1588 ],
            "D": [ 790 ],
            "Z": [ 3205 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1575 ],
            "Z": [ 3206 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3204 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3207 ],
            "LSR": [ 3208 ],
            "Q": [ 1584 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3209 ],
            "BLUT": [ 3210 ],
            "C0": [ 791 ],
            "Z": [ 3207 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1596 ],
            "C": [ 1587 ],
            "D": [ 790 ],
            "Z": [ 3209 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1585 ],
            "Z": [ 3210 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3208 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3211 ],
            "LSR": [ 3212 ],
            "Q": [ 1592 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3213 ],
            "BLUT": [ 3214 ],
            "C0": [ 791 ],
            "Z": [ 3211 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1595 ],
            "C": [ 1603 ],
            "D": [ 790 ],
            "Z": [ 3213 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1593 ],
            "Z": [ 3214 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3212 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3215 ],
            "LSR": [ 3216 ],
            "Q": [ 1600 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3217 ],
            "BLUT": [ 3218 ],
            "C0": [ 791 ],
            "Z": [ 3215 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1606 ],
            "C": [ 1602 ],
            "D": [ 790 ],
            "Z": [ 3217 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1601 ],
            "Z": [ 3218 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3216 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3219 ],
            "BLUT": [ 3220 ],
            "C0": [ 791 ],
            "Z": [ 3177 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1612 ],
            "C": [ 1624 ],
            "D": [ 790 ],
            "Z": [ 3219 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1609 ],
            "Z": [ 3220 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3178 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3221 ],
            "LSR": [ 3222 ],
            "Q": [ 1619 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3223 ],
            "LSR": [ 3224 ],
            "Q": [ 3225 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1604 ],
            "C": [ 1605 ],
            "D": [ 2468 ],
            "Z": [ 3223 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 791 ],
            "D": [ 790 ],
            "Z": [ 2468 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3224 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3226 ],
            "BLUT": [ 3227 ],
            "C0": [ 791 ],
            "Z": [ 3221 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1632 ],
            "C": [ 1623 ],
            "D": [ 790 ],
            "Z": [ 3226 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1620 ],
            "Z": [ 3227 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3222 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3228 ],
            "LSR": [ 3229 ],
            "Q": [ 1628 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3230 ],
            "BLUT": [ 3231 ],
            "C0": [ 791 ],
            "Z": [ 3228 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1631 ],
            "C": [ 1640 ],
            "D": [ 790 ],
            "Z": [ 3230 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1629 ],
            "Z": [ 3231 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3229 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3232 ],
            "LSR": [ 3233 ],
            "Q": [ 1636 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3234 ],
            "BLUT": [ 3235 ],
            "C0": [ 791 ],
            "Z": [ 3232 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1648 ],
            "C": [ 1639 ],
            "D": [ 790 ],
            "Z": [ 3234 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1637 ],
            "Z": [ 3235 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3233 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3236 ],
            "LSR": [ 3237 ],
            "Q": [ 1644 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3238 ],
            "BLUT": [ 3239 ],
            "C0": [ 791 ],
            "Z": [ 3236 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1647 ],
            "C": [ 1656 ],
            "D": [ 790 ],
            "Z": [ 3238 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1645 ],
            "Z": [ 3239 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3237 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3240 ],
            "LSR": [ 3241 ],
            "Q": [ 1652 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3242 ],
            "BLUT": [ 3243 ],
            "C0": [ 791 ],
            "Z": [ 3240 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1664 ],
            "C": [ 1655 ],
            "D": [ 790 ],
            "Z": [ 3242 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1653 ],
            "Z": [ 3243 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3241 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3244 ],
            "LSR": [ 3245 ],
            "Q": [ 1660 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3246 ],
            "BLUT": [ 3247 ],
            "C0": [ 791 ],
            "Z": [ 3244 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1663 ],
            "C": [ 1671 ],
            "D": [ 790 ],
            "Z": [ 3246 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1661 ],
            "Z": [ 3247 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3245 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 3248 ],
            "LSR": [ 3249 ],
            "Q": [ 1668 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3250 ],
            "BLUT": [ 3251 ],
            "C0": [ 791 ],
            "Z": [ 3248 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1673 ],
            "C": [ 1670 ],
            "D": [ 790 ],
            "Z": [ 3250 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1669 ],
            "Z": [ 3251 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3249 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3252 ],
            "BLUT": [ 3253 ],
            "C0": [ 791 ],
            "Z": [ 3131 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1678 ],
            "C": [ 1682 ],
            "D": [ 790 ],
            "Z": [ 3252 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1676 ],
            "Z": [ 3253 ]
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3132 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3254 ],
            "CLK": [ 2 ],
            "DI": [ 1248 ],
            "LSR": [ "0" ],
            "Q": [ 270 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1188 ],
            "LSR": [ "0" ],
            "Q": [ 122 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1238 ],
            "LSR": [ "0" ],
            "Q": [ 42 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1241 ],
            "LSR": [ "0" ],
            "Q": [ 51 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1341 ],
            "LSR": [ "0" ],
            "Q": [ 1045 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1244 ],
            "LSR": [ "0" ],
            "Q": [ 1044 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1194 ],
            "LSR": [ "0" ],
            "Q": [ 1053 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1197 ],
            "LSR": [ "0" ],
            "Q": [ 1052 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1314 ],
            "LSR": [ "0" ],
            "Q": [ 84 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1200 ],
            "LSR": [ "0" ],
            "Q": [ 93 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1203 ],
            "LSR": [ "0" ],
            "Q": [ 102 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1206 ],
            "LSR": [ "0" ],
            "Q": [ 111 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1191 ],
            "LSR": [ "0" ],
            "Q": [ 1091 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1287 ],
            "LSR": [ "0" ],
            "Q": [ 130 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1209 ],
            "LSR": [ "0" ],
            "Q": [ 139 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1212 ],
            "LSR": [ "0" ],
            "Q": [ 148 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1215 ],
            "LSR": [ "0" ],
            "Q": [ 157 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1185 ],
            "LSR": [ "0" ],
            "Q": [ 1038 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1216 ],
            "LSR": [ "0" ],
            "Q": [ 1012 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1217 ],
            "LSR": [ "0" ],
            "Q": [ 178 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1223 ],
            "LSR": [ "0" ],
            "Q": [ 187 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1251 ],
            "LSR": [ "0" ],
            "Q": [ 196 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1254 ],
            "LSR": [ "0" ],
            "Q": [ 205 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1220 ],
            "LSR": [ "0" ],
            "Q": [ 1090 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1257 ],
            "LSR": [ "0" ],
            "Q": [ 1014 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1119 ],
            "LSR": [ "0" ],
            "Q": [ 29 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1395 ],
            "LSR": [ "0" ],
            "Q": [ 229 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1226 ],
            "LSR": [ "0" ],
            "Q": [ 238 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1229 ],
            "LSR": [ "0" ],
            "Q": [ 1103 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1232 ],
            "LSR": [ "0" ],
            "Q": [ 1102 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1368 ],
            "LSR": [ "0" ],
            "Q": [ 1110 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2225 ],
            "CLK": [ 2 ],
            "DI": [ 1235 ],
            "LSR": [ "0" ],
            "Q": [ 1109 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3255 ],
            "BLUT": [ 3256 ],
            "C0": [ 2220 ],
            "Z": [ 3254 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2226 ],
            "B": [ 2222 ],
            "C": [ 2223 ],
            "D": [ 2224 ],
            "Z": [ 3255 ]
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3256 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3258 ],
            "LSR": [ "0" ],
            "Q": [ 271 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3259 ],
            "LSR": [ "0" ],
            "Q": [ 121 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3260 ],
            "LSR": [ "0" ],
            "Q": [ 43 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 971 ],
            "C": [ 1115 ],
            "D": [ 774 ],
            "Z": [ 3260 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3261 ],
            "LSR": [ "0" ],
            "Q": [ 52 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 972 ],
            "C": [ 1114 ],
            "D": [ 774 ],
            "Z": [ 3261 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3262 ],
            "LSR": [ "0" ],
            "Q": [ 2013 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 965 ],
            "C": [ 1043 ],
            "D": [ 774 ],
            "Z": [ 3262 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3263 ],
            "LSR": [ "0" ],
            "Q": [ 2012 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 962 ],
            "C": [ 1042 ],
            "D": [ 774 ],
            "Z": [ 3263 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3264 ],
            "LSR": [ "0" ],
            "Q": [ 1969 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 963 ],
            "C": [ 1051 ],
            "D": [ 774 ],
            "Z": [ 3264 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3265 ],
            "LSR": [ "0" ],
            "Q": [ 1968 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 964 ],
            "C": [ 1050 ],
            "D": [ 774 ],
            "Z": [ 3265 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3266 ],
            "LSR": [ "0" ],
            "Q": [ 85 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 957 ],
            "C": [ 1058 ],
            "D": [ 774 ],
            "Z": [ 3266 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3267 ],
            "LSR": [ "0" ],
            "Q": [ 94 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 954 ],
            "C": [ 1057 ],
            "D": [ 774 ],
            "Z": [ 3267 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3268 ],
            "LSR": [ "0" ],
            "Q": [ 103 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 955 ],
            "C": [ 1063 ],
            "D": [ 774 ],
            "Z": [ 3268 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3269 ],
            "LSR": [ "0" ],
            "Q": [ 112 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 956 ],
            "C": [ 1062 ],
            "D": [ 774 ],
            "Z": [ 3269 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 986 ],
            "C": [ 1079 ],
            "D": [ 774 ],
            "Z": [ 3259 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3270 ],
            "LSR": [ "0" ],
            "Q": [ 1992 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3271 ],
            "LSR": [ "0" ],
            "Q": [ 131 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 949 ],
            "C": [ 1068 ],
            "D": [ 774 ],
            "Z": [ 3271 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3272 ],
            "LSR": [ "0" ],
            "Q": [ 140 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 946 ],
            "C": [ 1067 ],
            "D": [ 774 ],
            "Z": [ 3272 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3273 ],
            "LSR": [ "0" ],
            "Q": [ 149 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_22_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 947 ],
            "C": [ 1031 ],
            "D": [ 774 ],
            "Z": [ 3273 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3274 ],
            "LSR": [ "0" ],
            "Q": [ 158 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 948 ],
            "C": [ 1030 ],
            "D": [ 774 ],
            "Z": [ 3274 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3275 ],
            "LSR": [ "0" ],
            "Q": [ 1964 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_24_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 941 ],
            "C": [ 1037 ],
            "D": [ 774 ],
            "Z": [ 3275 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3276 ],
            "LSR": [ "0" ],
            "Q": [ 1963 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 932 ],
            "C": [ 1036 ],
            "D": [ 774 ],
            "Z": [ 3276 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3277 ],
            "LSR": [ "0" ],
            "Q": [ 179 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 934 ],
            "C": [ 1075 ],
            "D": [ 774 ],
            "Z": [ 3277 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3278 ],
            "LSR": [ "0" ],
            "Q": [ 188 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 936 ],
            "C": [ 1074 ],
            "D": [ 774 ],
            "Z": [ 3278 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3279 ],
            "LSR": [ "0" ],
            "Q": [ 197 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_28_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 858 ],
            "C": [ 1086 ],
            "D": [ 774 ],
            "Z": [ 3279 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3280 ],
            "LSR": [ "0" ],
            "Q": [ 206 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 833 ],
            "C": [ 1085 ],
            "D": [ 774 ],
            "Z": [ 3280 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 987 ],
            "C": [ 1089 ],
            "D": [ 774 ],
            "Z": [ 3270 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3281 ],
            "LSR": [ "0" ],
            "Q": [ 1991 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3282 ],
            "LSR": [ "0" ],
            "Q": [ 1982 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 835 ],
            "C": [ 1072 ],
            "D": [ 774 ],
            "Z": [ 3282 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3283 ],
            "LSR": [ "0" ],
            "Q": [ 30 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 837 ],
            "C": [ 1071 ],
            "D": [ 774 ],
            "Z": [ 3283 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 988 ],
            "C": [ 1088 ],
            "D": [ 774 ],
            "Z": [ 3281 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3284 ],
            "LSR": [ "0" ],
            "Q": [ 230 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 981 ],
            "C": [ 1096 ],
            "D": [ 774 ],
            "Z": [ 3284 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3285 ],
            "LSR": [ "0" ],
            "Q": [ 239 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 978 ],
            "C": [ 1095 ],
            "D": [ 774 ],
            "Z": [ 3285 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3286 ],
            "LSR": [ "0" ],
            "Q": [ 2000 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 979 ],
            "C": [ 1101 ],
            "D": [ 774 ],
            "Z": [ 3286 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3287 ],
            "LSR": [ "0" ],
            "Q": [ 1999 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 980 ],
            "C": [ 1100 ],
            "D": [ 774 ],
            "Z": [ 3287 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3288 ],
            "LSR": [ "0" ],
            "Q": [ 2005 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 973 ],
            "C": [ 1108 ],
            "D": [ 774 ],
            "Z": [ 3288 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3257 ],
            "CLK": [ 2 ],
            "DI": [ 3289 ],
            "LSR": [ "0" ],
            "Q": [ 2004 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 970 ],
            "C": [ 1107 ],
            "D": [ 774 ],
            "Z": [ 3289 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3 ],
            "D": [ 768 ],
            "Z": [ 3257 ]
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 989 ],
            "C": [ 1080 ],
            "D": [ 774 ],
            "Z": [ 3258 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3290 ],
            "LSR": [ 3291 ],
            "Q": [ 1683 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3292 ],
            "LSR": [ 3293 ],
            "Q": [ 1516 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3294 ],
            "LSR": [ 3295 ],
            "Q": [ 1431 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3295 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3296 ],
            "LSR": [ 3297 ],
            "Q": [ 1441 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3297 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3298 ],
            "LSR": [ 3299 ],
            "Q": [ 1451 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3299 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3300 ],
            "LSR": [ 3301 ],
            "Q": [ 1459 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3301 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3302 ],
            "LSR": [ 3303 ],
            "Q": [ 1469 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3303 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3304 ],
            "LSR": [ 3305 ],
            "Q": [ 1477 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3305 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3306 ],
            "LSR": [ 3307 ],
            "Q": [ 1487 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3307 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3308 ],
            "LSR": [ 3309 ],
            "Q": [ 1495 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3309 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3310 ],
            "LSR": [ 3311 ],
            "Q": [ 1505 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3311 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3312 ],
            "LSR": [ 3313 ],
            "Q": [ 1513 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3313 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3293 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3314 ],
            "LSR": [ 3315 ],
            "Q": [ 1614 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3316 ],
            "LSR": [ 3317 ],
            "Q": [ 1527 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3317 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3318 ],
            "LSR": [ 3319 ],
            "Q": [ 1535 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3319 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3320 ],
            "LSR": [ 3321 ],
            "Q": [ 1545 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3321 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3322 ],
            "LSR": [ 3323 ],
            "Q": [ 1553 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3323 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3324 ],
            "LSR": [ 3325 ],
            "Q": [ 1563 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3325 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3326 ],
            "LSR": [ 3327 ],
            "Q": [ 1571 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3327 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3328 ],
            "LSR": [ 3329 ],
            "Q": [ 1581 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3329 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3330 ],
            "LSR": [ 3331 ],
            "Q": [ 1589 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3331 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3332 ],
            "LSR": [ 3333 ],
            "Q": [ 1597 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3333 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3334 ],
            "LSR": [ 3335 ],
            "Q": [ 1607 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3335 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3315 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3336 ],
            "LSR": [ 3337 ],
            "Q": [ 1625 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3338 ],
            "LSR": [ 3339 ],
            "Q": [ 1618 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3339 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3340 ],
            "LSR": [ 3341 ],
            "Q": [ 1702 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_31_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3341 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3337 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3342 ],
            "LSR": [ 3343 ],
            "Q": [ 1633 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3343 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3344 ],
            "LSR": [ 3345 ],
            "Q": [ 1641 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3345 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3346 ],
            "LSR": [ 3347 ],
            "Q": [ 1649 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3347 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3348 ],
            "LSR": [ 3349 ],
            "Q": [ 1657 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3349 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3350 ],
            "LSR": [ 3351 ],
            "Q": [ 1665 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3351 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3352 ],
            "LSR": [ 3353 ],
            "Q": [ 1674 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3353 ]
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3291 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1676 ],
            "LSR": [ 3354 ],
            "Q": [ 1419 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1515 ],
            "LSR": [ 3355 ],
            "Q": [ 1408 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1430 ],
            "LSR": [ 3356 ],
            "Q": [ 1358 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3356 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1436 ],
            "LSR": [ 3357 ],
            "Q": [ 1363 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3357 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1445 ],
            "LSR": [ 3358 ],
            "Q": [ 1344 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3358 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1455 ],
            "LSR": [ 3359 ],
            "Q": [ 1326 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3359 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1463 ],
            "LSR": [ 3360 ],
            "Q": [ 1331 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3360 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1473 ],
            "LSR": [ 3361 ],
            "Q": [ 1336 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3361 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1481 ],
            "LSR": [ 3362 ],
            "Q": [ 1317 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3362 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1491 ],
            "LSR": [ 3363 ],
            "Q": [ 1299 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3363 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1499 ],
            "LSR": [ 3364 ],
            "Q": [ 1304 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3364 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1509 ],
            "LSR": [ 3365 ],
            "Q": [ 1309 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3365 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3355 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1609 ],
            "LSR": [ 3366 ],
            "Q": [ 1413 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1522 ],
            "LSR": [ 3367 ],
            "Q": [ 1290 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3367 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1531 ],
            "LSR": [ 3368 ],
            "Q": [ 1272 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3368 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1539 ],
            "LSR": [ 3369 ],
            "Q": [ 1277 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3369 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1549 ],
            "LSR": [ 3370 ],
            "Q": [ 1282 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3370 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1557 ],
            "LSR": [ 3371 ],
            "Q": [ 1263 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3371 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1567 ],
            "LSR": [ 3372 ],
            "Q": [ 1164 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3372 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1575 ],
            "LSR": [ 3373 ],
            "Q": [ 1172 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3373 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1585 ],
            "LSR": [ 3374 ],
            "Q": [ 1693 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3374 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1593 ],
            "LSR": [ 3375 ],
            "Q": [ 1122 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3375 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1601 ],
            "LSR": [ 3376 ],
            "Q": [ 1004 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3376 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3366 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1620 ],
            "LSR": [ 3377 ],
            "Q": [ 1418 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1604 ],
            "LSR": [ 3378 ],
            "Q": [ 1017 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1617 ],
            "B": [ 3225 ],
            "C": [ 873 ],
            "D": [ 874 ],
            "Z": [ 1604 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3378 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3377 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1629 ],
            "LSR": [ 3379 ],
            "Q": [ 1398 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3379 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1637 ],
            "LSR": [ 3380 ],
            "Q": [ 1380 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3380 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1645 ],
            "LSR": [ 3381 ],
            "Q": [ 1385 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3381 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1653 ],
            "LSR": [ 3382 ],
            "Q": [ 1390 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3382 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1661 ],
            "LSR": [ 3383 ],
            "Q": [ 1371 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3383 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 2 ],
            "DI": [ 1669 ],
            "LSR": [ 3384 ],
            "Q": [ 1353 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3384 ]
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3354 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3385 ],
            "LSR": [ "0" ],
            "Q": [ 843 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3386 ],
            "LSR": [ "0" ],
            "Q": [ 849 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3387 ],
            "BLUT": [ 3388 ],
            "C0": [ 776 ],
            "Z": [ 3386 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 856 ],
            "Z": [ 3387 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 858 ],
            "C": [ 864 ],
            "D": [ 853 ],
            "Z": [ 3388 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3389 ],
            "LSR": [ "0" ],
            "Q": [ 848 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3390 ],
            "BLUT": [ 3391 ],
            "C0": [ 776 ],
            "Z": [ 3389 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 850 ],
            "C": [ 848 ],
            "D": [ 855 ],
            "Z": [ 3390 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 854 ],
            "Z": [ 3391 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3392 ],
            "CLK": [ 2 ],
            "DI": [ 3393 ],
            "LSR": [ "0" ],
            "Q": [ 839 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3394 ],
            "BLUT": [ 3395 ],
            "C0": [ 776 ],
            "Z": [ 3393 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 842 ],
            "Z": [ 3394 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 835 ],
            "C": [ 863 ],
            "D": [ 853 ],
            "Z": [ 3395 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3392 ],
            "CLK": [ 2 ],
            "DI": [ 3396 ],
            "LSR": [ "0" ],
            "Q": [ 838 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 855 ],
            "D": [ 776 ],
            "Z": [ 3392 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3397 ],
            "BLUT": [ 3398 ],
            "C0": [ 776 ],
            "Z": [ 3396 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 841 ],
            "Z": [ 3397 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 837 ],
            "C": [ 862 ],
            "D": [ 853 ],
            "Z": [ 3398 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3399 ],
            "BLUT": [ 3400 ],
            "C0": [ 776 ],
            "Z": [ 3385 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 939 ],
            "Z": [ 3399 ]
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 936 ],
            "C": [ 861 ],
            "D": [ 853 ],
            "Z": [ 3400 ]
          }
        },
        "cpu.trap_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 3401 ],
            "C": [ 3041 ],
            "D": [ 3402 ],
            "Z": [ 3030 ]
          }
        },
        "cpu.trap_LUT4_B_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3403 ],
            "BLUT": [ 3404 ],
            "C0": [ 2383 ],
            "Z": [ 3402 ]
          }
        },
        "cpu.trap_LUT4_B_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2357 ],
            "B": [ 1178 ],
            "C": [ 3042 ],
            "D": [ 2386 ],
            "Z": [ 3403 ]
          }
        },
        "cpu.trap_LUT4_B_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1178 ],
            "C": [ 3042 ],
            "D": [ 2386 ],
            "Z": [ 3404 ]
          }
        },
        "cpu.trap_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3401 ],
            "D": [ 3 ],
            "Z": [ 3042 ]
          }
        },
        "cpu.trap_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2124 ],
            "C": [ 2357 ],
            "D": [ 2352 ],
            "Z": [ 3130 ]
          }
        },
        "cpu.trap_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3405 ],
            "B": [ 1178 ],
            "C": [ 3 ],
            "D": [ 3401 ],
            "Z": [ 3040 ]
          }
        },
        "cpu.trap_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2386 ],
            "D": [ 2383 ],
            "Z": [ 3405 ]
          }
        },
        "cpu.trap_LUT4_D_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3406 ],
            "BLUT": [ 3407 ],
            "C0": [ 3130 ],
            "Z": [ 3041 ]
          }
        },
        "cpu.trap_LUT4_D_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 2386 ],
            "C": [ 2383 ],
            "D": [ 2198 ],
            "Z": [ 3406 ]
          }
        },
        "cpu.trap_LUT4_D_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3407 ]
          }
        },
        "cpu.trap_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5|/usr/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 805 ],
            "LSR": [ 3408 ],
            "Q": [ 3401 ]
          }
        },
        "cpu.trap_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3408 ]
          }
        },
        "led_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3061 ],
            "LSR": [ "0" ],
            "Q": [ 11 ]
          }
        },
        "led_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3062 ],
            "LSR": [ "0" ],
            "Q": [ 10 ]
          }
        },
        "led_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3063 ],
            "LSR": [ "0" ],
            "Q": [ 9 ]
          }
        },
        "led_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3064 ],
            "LSR": [ "0" ],
            "Q": [ 8 ]
          }
        },
        "led_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3065 ],
            "LSR": [ "0" ],
            "Q": [ 7 ]
          }
        },
        "led_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3066 ],
            "LSR": [ "0" ],
            "Q": [ 6 ]
          }
        },
        "led_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3068 ],
            "LSR": [ "0" ],
            "Q": [ 5 ]
          }
        },
        "led_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:78.1-96.4|/usr/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3409 ],
            "CLK": [ 2 ],
            "DI": [ 3069 ],
            "LSR": [ "0" ],
            "Q": [ 4 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3410 ],
            "B": [ 3411 ],
            "C": [ 3412 ],
            "D": [ 1178 ],
            "Z": [ 3409 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3099 ],
            "B": [ 3100 ],
            "C": [ 3097 ],
            "D": [ 3098 ],
            "Z": [ 3410 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3413 ],
            "B": [ 3414 ],
            "C": [ 3415 ],
            "D": [ 3416 ],
            "Z": [ 3411 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2641 ],
            "B": [ 2639 ],
            "C": [ 2637 ],
            "D": [ 2635 ],
            "Z": [ 3416 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2632 ],
            "B": [ 2630 ],
            "C": [ 2628 ],
            "D": [ 2626 ],
            "Z": [ 3415 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2624 ],
            "B": [ 2653 ],
            "C": [ 2651 ],
            "D": [ 2622 ],
            "Z": [ 3414 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2649 ],
            "B": [ 2647 ],
            "C": [ 2645 ],
            "D": [ 2643 ],
            "Z": [ 3413 ]
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2594 ],
            "C": [ 2604 ],
            "D": [ 2599 ],
            "Z": [ 3412 ]
          }
        },
        "memoria.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "ASYNC_RESET_RELEASE": "ASYNC",
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "CSDECODE_A": "0b000",
            "CSDECODE_B": "0b000",
            "DATA_WIDTH_A": "00000000000000000000000000100100",
            "DATA_WIDTH_B": "00000000000000000000000000100100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000111011110000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000010011",
            "INITVAL_01": "00000000000000000000000000000000111111010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101111",
            "INITVAL_02": "00000000000000000000000000000000000000110000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000100110000000000000000000000000000000000000010000000000000000000000000000000001000000100000000000000000000000000000000001001100000000000000000000000000000000000100011",
            "INITVAL_03": "00000000000000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000011011110000000000000000000000000000000011111100000000000000000000000000000000001010010000000000000000000000000000000000001011100000000000000000000000000000000000100011",
            "INITVAL_04": "00000000000000000000000000000000111111010000000000000000000000000000000011000100000000000000000000000000000000000010011100000000000000000000000000000000100000110000000000000000000000000000000011111110000000000000000000000000000000000000010000000000000000000000000000000000001001100000000000000000000000000000000000100011",
            "INITVAL_05": "00000000000000000000000000000000111111000000000000000000000000000000000011110100000000000000000000000000000000000010111000000000000000000000000000000000001000110000000000000000000000000000000011111111000000000000000000000000000000001111011100000000000000000000000000000000100001110000000000000000000000000000000010010011",
            "INITVAL_06": "00000000000000000000000000000000111111100000000000000000000000000000000000000111000000000000000000000000000000001001011000000000000000000000000000000000111000110000000000000000000000000000000011111101000000000000000000000000000000001100010000000000000000000000000000000000001001110000000000000000000000000000000010000011",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011",
            "INITVAL_08": "00000000000000000000000000000000000000110000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000100110000000000000000000000000000000000000010000000000000000000000000000000001100000100000000000000000000000000000000001001000000000000000000000000000000000000000011",
            "INITVAL_09": "00000000000000000000000000000000111111100000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000001100111",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000010000001000000000000000000000000000000000010110000000000000000000000000000000000001000110000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000001011100000000000000000000000000000000000100011",
            "INITVAL_0B": "00000000000000000000000000000000111111100000000000000000000000000000000000000100000000000000000000000000000000000010011000000000000000000000000000000000001000110000000000000000000000000000000000000010000000000000000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000010011",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000101101110000000000000000000000000000000011111110000000000000000000000000000000000000010000000000000000000000000000000000001001000000000000000000000000000000000000100011",
            "INITVAL_0D": "00000000000000000000000000000000111111100000000000000000000000000000000011110100000000000000000000000000000000000010010000000000000000000000000000000000001000110000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000101001110000000000000000000000000000000010000011",
            "INITVAL_0E": "00000000000000000000000000000000000000100000000000000000000000000000000000000111000000000000000000000000000000001001000000000000000000000000000000000000011000110000000000000000000000000000000011111110000000000000000000000000000000001000010000000000000000000000000000000000001001110000000000000000000000000000000010000011",
            "INITVAL_0F": "00000000000000000000000000000000111111100000000000000000000000000000000011000100000000000000000000000000000000000010011100000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000001110000000000000000000000000000000010110111",
            "INITVAL_10": "00000000000000000000000000000000111111100000000000000000000000000000000011000100000000000000000000000000000000000010011100000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000000000000000000001110011100000000000000000000000000000000101000000000000000000000000000000000000000100011",
            "INITVAL_11": "00000000000000000000000000000000111111100000000000000000000000000000000011110100000000000000000000000000000000000010011000000000000000000000000000000000001000110000000000000000000000000000000000000000000000000000000000000000000000000001011100000000000000000000000000000000100001110000000000000000000000000000000010010011",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000011100000000000000000000000000000000101101110000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101111",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000011100111000000000000000000000000000000001010000000000000000000000000000000000000001000110000000000000000000000000000000011111110000000000000000000000000000000001000010000000000000000000000000000000000001001110000000000000000000000000000000000000011",
            "INITVAL_14": "00000000000000000000000000000000000100100000000000000000000000000000000000000111000000000000000000000000000000001000010100000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000101001110000000000000000000000000000000010110111",
            "INITVAL_15": "00000000000000000000000000000000111110110000000000000000000000000000000010011111000000000000000000000000000000001111000000000000000000000000000000000000011011110000000000000000000000000000000011110110000000000000000000000000000000000101111100000000000000000000000000000000111100000000000000000000000000000000000011101111",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "REGMODE_A": "NOREG",
            "REGMODE_B": "NOREG",
            "RESETMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/brams_map.v:369.3-487.2"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "CSA0": "input",
            "CSA1": "input",
            "CSA2": "input",
            "CSB0": "input",
            "CSB1": "input",
            "CSB2": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DIB0": "input",
            "DIB1": "input",
            "DIB10": "input",
            "DIB11": "input",
            "DIB12": "input",
            "DIB13": "input",
            "DIB14": "input",
            "DIB15": "input",
            "DIB16": "input",
            "DIB17": "input",
            "DIB2": "input",
            "DIB3": "input",
            "DIB4": "input",
            "DIB5": "input",
            "DIB6": "input",
            "DIB7": "input",
            "DIB8": "input",
            "DIB9": "input",
            "DOA0": "output",
            "DOA1": "output",
            "DOA10": "output",
            "DOA11": "output",
            "DOA12": "output",
            "DOA13": "output",
            "DOA14": "output",
            "DOA15": "output",
            "DOA16": "output",
            "DOA17": "output",
            "DOA2": "output",
            "DOA3": "output",
            "DOA4": "output",
            "DOA5": "output",
            "DOA6": "output",
            "DOA7": "output",
            "DOA8": "output",
            "DOA9": "output",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ 3417 ],
            "ADA1": [ 3417 ],
            "ADA10": [ 2643 ],
            "ADA11": [ 2641 ],
            "ADA12": [ 2639 ],
            "ADA13": [ "0" ],
            "ADA2": [ 3417 ],
            "ADA3": [ 3417 ],
            "ADA4": [ "0" ],
            "ADA5": [ 2653 ],
            "ADA6": [ 2651 ],
            "ADA7": [ 2649 ],
            "ADA8": [ 2647 ],
            "ADA9": [ 2645 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 3418 ],
            "ADB11": [ 3419 ],
            "ADB12": [ 3420 ],
            "ADB13": [ "0" ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ "0" ],
            "ADB5": [ 3421 ],
            "ADB6": [ 3422 ],
            "ADB7": [ 3423 ],
            "ADB8": [ 3424 ],
            "ADB9": [ 3425 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "CSA0": [ "0" ],
            "CSA1": [ "0" ],
            "CSA2": [ "0" ],
            "CSB0": [ "0" ],
            "CSB1": [ "0" ],
            "CSB2": [ "0" ],
            "DIA0": [ 3069 ],
            "DIA1": [ 3068 ],
            "DIA10": [ 3058 ],
            "DIA11": [ 3057 ],
            "DIA12": [ 3055 ],
            "DIA13": [ 3054 ],
            "DIA14": [ 3053 ],
            "DIA15": [ 3052 ],
            "DIA16": [ 3051 ],
            "DIA17": [ 3050 ],
            "DIA2": [ 3066 ],
            "DIA3": [ 3065 ],
            "DIA4": [ 3064 ],
            "DIA5": [ 3063 ],
            "DIA6": [ 3062 ],
            "DIA7": [ 3061 ],
            "DIA8": [ 3060 ],
            "DIA9": [ 3059 ],
            "DIB0": [ 3049 ],
            "DIB1": [ 3048 ],
            "DIB10": [ 3067 ],
            "DIB11": [ 3056 ],
            "DIB12": [ 3045 ],
            "DIB13": [ 3044 ],
            "DIB14": [ "x" ],
            "DIB15": [ "x" ],
            "DIB16": [ "x" ],
            "DIB17": [ "x" ],
            "DIB2": [ 3047 ],
            "DIB3": [ 3046 ],
            "DIB4": [ 3075 ],
            "DIB5": [ 3074 ],
            "DIB6": [ 3073 ],
            "DIB7": [ 3072 ],
            "DIB8": [ 3071 ],
            "DIB9": [ 3070 ],
            "DOA0": [ 3426 ],
            "DOA1": [ 3427 ],
            "DOA10": [ 3428 ],
            "DOA11": [ 3429 ],
            "DOA12": [ 3430 ],
            "DOA13": [ 3431 ],
            "DOA14": [ 3432 ],
            "DOA15": [ 3433 ],
            "DOA16": [ 3434 ],
            "DOA17": [ 3435 ],
            "DOA2": [ 3436 ],
            "DOA3": [ 3437 ],
            "DOA4": [ 3438 ],
            "DOA5": [ 3439 ],
            "DOA6": [ 3440 ],
            "DOA7": [ 3441 ],
            "DOA8": [ 3442 ],
            "DOA9": [ 3443 ],
            "DOB0": [ 3444 ],
            "DOB1": [ 3445 ],
            "DOB10": [ 3446 ],
            "DOB11": [ 3447 ],
            "DOB12": [ 3448 ],
            "DOB13": [ 3449 ],
            "DOB14": [ 3450 ],
            "DOB15": [ 3451 ],
            "DOB16": [ 3452 ],
            "DOB17": [ 3453 ],
            "DOB2": [ 3454 ],
            "DOB3": [ 3455 ],
            "DOB4": [ 3456 ],
            "DOB5": [ 3457 ],
            "DOB6": [ 3458 ],
            "DOB7": [ 3459 ],
            "DOB8": [ 3460 ],
            "DOB9": [ 3461 ],
            "OCEA": [ "0" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "1" ],
            "WEB": [ "0" ]
          }
        },
        "memoria.0.0_ADA0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2652 ],
            "D": [ 2653 ],
            "Z": [ 3462 ]
          }
        },
        "memoria.0.0_ADA0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2648 ],
            "D": [ 2649 ],
            "Z": [ 3463 ]
          }
        },
        "memoria.0.0_ADA0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2650 ],
            "D": [ 2651 ],
            "Z": [ 3464 ]
          }
        },
        "memoria.0.0_ADA0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2653 ],
            "D": [ 2652 ],
            "Z": [ 3465 ]
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3466 ],
            "BLUT": [ 3467 ],
            "C0": [ 2594 ],
            "Z": [ 3417 ]
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2604 ],
            "C": [ 2599 ],
            "D": [ 3105 ],
            "Z": [ 3466 ]
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3467 ]
          }
        },
        "memoria.0.0_ADB10_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2642 ],
            "C": [ 2643 ],
            "D": [ 2614 ],
            "Z": [ 3418 ]
          }
        },
        "memoria.0.0_ADB11_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2640 ],
            "C": [ 2641 ],
            "D": [ 2614 ],
            "Z": [ 3419 ]
          }
        },
        "memoria.0.0_ADB12_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2638 ],
            "C": [ 2639 ],
            "D": [ 2614 ],
            "Z": [ 3420 ]
          }
        },
        "memoria.0.0_ADB5_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2652 ],
            "C": [ 2653 ],
            "D": [ 2614 ],
            "Z": [ 3421 ]
          }
        },
        "memoria.0.0_ADB6_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2650 ],
            "C": [ 2651 ],
            "D": [ 2614 ],
            "Z": [ 3422 ]
          }
        },
        "memoria.0.0_ADB7_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2648 ],
            "C": [ 2649 ],
            "D": [ 2614 ],
            "Z": [ 3423 ]
          }
        },
        "memoria.0.0_ADB8_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2646 ],
            "C": [ 2647 ],
            "D": [ 2614 ],
            "Z": [ 3424 ]
          }
        },
        "memoria.0.0_ADB9_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2644 ],
            "C": [ 2645 ],
            "D": [ 2614 ],
            "Z": [ 3425 ]
          }
        },
        "memoria.0.0_DOA0_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3426 ],
            "C": [ 3468 ],
            "D": [ 3469 ],
            "Z": [ 2975 ]
          }
        },
        "memoria.0.0_DOA0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3069 ],
            "LSR": [ "0" ],
            "Q": [ 3468 ]
          }
        },
        "memoria.0.0_DOA10_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3470 ],
            "C": [ 3428 ],
            "D": [ 3469 ],
            "Z": [ 3006 ]
          }
        },
        "memoria.0.0_DOA10_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3058 ],
            "LSR": [ "0" ],
            "Q": [ 3470 ]
          }
        },
        "memoria.0.0_DOA11_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3471 ],
            "C": [ 3429 ],
            "D": [ 3469 ],
            "Z": [ 3004 ]
          }
        },
        "memoria.0.0_DOA11_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3057 ],
            "LSR": [ "0" ],
            "Q": [ 3471 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3472 ],
            "C": [ 3430 ],
            "D": [ 3469 ],
            "Z": [ 3017 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3017 ],
            "D": [ 3015 ],
            "Z": [ 3473 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3474 ],
            "BLUT": [ 3473 ],
            "C0": [ 2499 ],
            "Z": [ 3475 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3474 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3476 ],
            "D1": [ 3475 ],
            "SD": [ 1178 ],
            "Z": [ 2120 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3477 ],
            "BLUT": [ 3478 ],
            "C0": [ 2499 ],
            "Z": [ 3476 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1804 ],
            "D": [ 1797 ],
            "Z": [ 3477 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1804 ],
            "D": [ 1797 ],
            "Z": [ 3478 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3479 ],
            "D1": [ 3480 ],
            "SD": [ 3481 ],
            "Z": [ 1917 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3482 ],
            "D1": [ 3483 ],
            "SD": [ 1178 ],
            "Z": [ 2115 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3484 ],
            "D1": [ 3485 ],
            "SD": [ 1928 ],
            "Z": [ 3482 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3486 ],
            "BLUT": [ 3487 ],
            "C0": [ 1925 ],
            "Z": [ 3484 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3486 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3487 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3488 ],
            "BLUT": [ 3489 ],
            "C0": [ 1925 ],
            "Z": [ 3485 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1922 ],
            "Z": [ 3488 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3489 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3490 ],
            "D1": [ 3491 ],
            "SD": [ 1928 ],
            "Z": [ 3483 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3492 ],
            "BLUT": [ 3493 ],
            "C0": [ 1925 ],
            "Z": [ 3490 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1935 ],
            "C": [ 1933 ],
            "D": [ 1934 ],
            "Z": [ 3492 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1935 ],
            "C": [ 1933 ],
            "D": [ 1934 ],
            "Z": [ 3493 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3494 ],
            "BLUT": [ 3495 ],
            "C0": [ 1925 ],
            "Z": [ 3491 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1935 ],
            "C": [ 1933 ],
            "D": [ 1934 ],
            "Z": [ 3494 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1935 ],
            "C": [ 1933 ],
            "D": [ 1934 ],
            "Z": [ 3495 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3496 ],
            "BLUT": [ 3497 ],
            "C0": [ 1178 ],
            "Z": [ 3479 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3496 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3497 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3498 ],
            "BLUT": [ 3499 ],
            "C0": [ 1178 ],
            "Z": [ 3480 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2942 ],
            "C": [ 2976 ],
            "D": [ 2959 ],
            "Z": [ 3498 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2111 ],
            "Z": [ 3499 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2976 ],
            "B": [ 2959 ],
            "C": [ 1178 ],
            "D": [ 3481 ],
            "Z": [ 2284 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1933 ],
            "C": [ 1928 ],
            "D": [ 1178 ],
            "Z": [ 2364 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2942 ],
            "C": [ 2111 ],
            "D": [ 1178 ],
            "Z": [ 2283 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3500 ],
            "BLUT": [ 3501 ],
            "C0": [ 1178 ],
            "Z": [ 2370 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3502 ],
            "BLUT": [ 3503 ],
            "C0": [ 1178 ],
            "Z": [ 1915 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3012 ],
            "C": [ 3013 ],
            "D": [ 2499 ],
            "Z": [ 3502 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2113 ],
            "Z": [ 3503 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1935 ],
            "D": [ 1934 ],
            "Z": [ 3500 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1922 ],
            "D": [ 1925 ],
            "Z": [ 3501 ]
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2202 ],
            "C": [ 2203 ],
            "D": [ 1178 ],
            "Z": [ 3481 ]
          }
        },
        "memoria.0.0_DOA12_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3055 ],
            "LSR": [ "0" ],
            "Q": [ 3472 ]
          }
        },
        "memoria.0.0_DOA13_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3504 ],
            "C": [ 3431 ],
            "D": [ 3469 ],
            "Z": [ 3015 ]
          }
        },
        "memoria.0.0_DOA13_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3054 ],
            "LSR": [ "0" ],
            "Q": [ 3504 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3505 ],
            "C": [ 3432 ],
            "D": [ 3469 ],
            "Z": [ 3002 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3002 ],
            "B": [ 2503 ],
            "C": [ 2995 ],
            "D": [ 2505 ],
            "Z": [ 3506 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3002 ],
            "B": [ 2995 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3507 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3507 ],
            "BLUT": [ 3508 ],
            "C0": [ 29 ],
            "Z": [ 3509 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3508 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3510 ],
            "BLUT": [ 3506 ],
            "C0": [ 2499 ],
            "Z": [ 3511 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3510 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3511 ],
            "D1": [ 3512 ],
            "SD": [ 2571 ],
            "Z": [ 3513 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3514 ],
            "BLUT": [ 3515 ],
            "C0": [ 2499 ],
            "Z": [ 3512 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3514 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3515 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 2995 ],
            "D": [ 2560 ],
            "Z": [ 3516 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3516 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3517 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3518 ],
            "C": [ 2154 ],
            "D": [ 3519 ],
            "Z": [ 3520 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2541 ],
            "C": [ 122 ],
            "D": [ 776 ],
            "Z": [ 3519 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 596 ],
            "C": [ 3521 ],
            "D": [ 3522 ],
            "Z": [ 3518 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 591 ],
            "C": [ 2159 ],
            "D": [ 372 ],
            "Z": [ 3522 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 367 ],
            "Z": [ 3521 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3517 ],
            "BLUT": [ 3523 ],
            "C0": [ 3520 ],
            "Z": [ 3292 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3523 ]
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3524 ],
            "C": [ 3448 ],
            "D": [ 3469 ],
            "Z": [ 2995 ]
          }
        },
        "memoria.0.0_DOA14_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3053 ],
            "LSR": [ "0" ],
            "Q": [ 3505 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3525 ],
            "C": [ 3433 ],
            "D": [ 3469 ],
            "Z": [ 2502 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3526 ],
            "D1": [ 3527 ],
            "SD": [ 3127 ],
            "Z": [ 2492 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3528 ],
            "D1": [ 3529 ],
            "SD": [ 2502 ],
            "Z": [ 3527 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3530 ],
            "BLUT": [ 3531 ],
            "C0": [ 2594 ],
            "Z": [ 3528 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2624 ],
            "C": [ 2599 ],
            "D": [ 2604 ],
            "Z": [ 3530 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3531 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3532 ],
            "BLUT": [ 3533 ],
            "C0": [ 2594 ],
            "Z": [ 3529 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3532 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3533 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3534 ],
            "D1": [ 3535 ],
            "SD": [ 2502 ],
            "Z": [ 3526 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3536 ],
            "BLUT": [ 3537 ],
            "C0": [ 2594 ],
            "Z": [ 3534 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3536 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3537 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3538 ],
            "BLUT": [ 3539 ],
            "C0": [ 2594 ],
            "Z": [ 3535 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3538 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3539 ]
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1014 ],
            "D": [ 29 ],
            "Z": [ 3127 ]
          }
        },
        "memoria.0.0_DOA15_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3052 ],
            "LSR": [ "0" ],
            "Q": [ 3525 ]
          }
        },
        "memoria.0.0_DOA16_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3540 ],
            "C": [ 3434 ],
            "D": [ 3469 ],
            "Z": [ 3001 ]
          }
        },
        "memoria.0.0_DOA16_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 2477 ],
            "C": [ 2358 ],
            "D": [ 1014 ],
            "Z": [ 3541 ]
          }
        },
        "memoria.0.0_DOA16_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 29 ],
            "C": [ 1014 ],
            "D": [ 2503 ],
            "Z": [ 2487 ]
          }
        },
        "memoria.0.0_DOA16_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3051 ],
            "LSR": [ "0" ],
            "Q": [ 3540 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3542 ],
            "C": [ 3435 ],
            "D": [ 3469 ],
            "Z": [ 3000 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 3000 ],
            "C": [ 2499 ],
            "D": [ 2959 ],
            "Z": [ 3543 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3544 ],
            "BLUT": [ 3543 ],
            "C0": [ 2487 ],
            "Z": [ 3545 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3546 ],
            "D1": [ 3547 ],
            "SD": [ 2477 ],
            "Z": [ 3548 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3549 ],
            "BLUT": [ 3550 ],
            "C0": [ 29 ],
            "Z": [ 3546 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3549 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3550 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3551 ],
            "C": [ 2154 ],
            "D": [ 3552 ],
            "Z": [ 3553 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2535 ],
            "C": [ 1014 ],
            "D": [ 776 ],
            "Z": [ 3552 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 587 ],
            "C": [ 3554 ],
            "D": [ 3555 ],
            "Z": [ 3551 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 663 ],
            "C": [ 2159 ],
            "D": [ 363 ],
            "Z": [ 3555 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 439 ],
            "Z": [ 3554 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3000 ],
            "D": [ 2560 ],
            "Z": [ 3556 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 3000 ],
            "D": [ 2499 ],
            "Z": [ 3544 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3556 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3557 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3558 ],
            "C": [ 2154 ],
            "D": [ 3559 ],
            "Z": [ 3560 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2525 ],
            "C": [ 1053 ],
            "D": [ 776 ],
            "Z": [ 3559 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 546 ],
            "C": [ 3561 ],
            "D": [ 3562 ],
            "Z": [ 3558 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 639 ],
            "C": [ 2159 ],
            "D": [ 322 ],
            "Z": [ 3562 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 415 ],
            "Z": [ 3561 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3557 ],
            "BLUT": [ 3563 ],
            "C0": [ 3560 ],
            "Z": [ 3302 ]
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3563 ]
          }
        },
        "memoria.0.0_DOA17_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3050 ],
            "LSR": [ "0" ],
            "Q": [ 3542 ]
          }
        },
        "memoria.0.0_DOA1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3564 ],
            "C": [ 3427 ],
            "D": [ 3469 ],
            "Z": [ 2958 ]
          }
        },
        "memoria.0.0_DOA1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3068 ],
            "LSR": [ "0" ],
            "Q": [ 3564 ]
          }
        },
        "memoria.0.0_DOA2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3565 ],
            "C": [ 3436 ],
            "D": [ 3469 ],
            "Z": [ 2941 ]
          }
        },
        "memoria.0.0_DOA2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3066 ],
            "LSR": [ "0" ],
            "Q": [ 3565 ]
          }
        },
        "memoria.0.0_DOA3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3566 ],
            "C": [ 3437 ],
            "D": [ 3469 ],
            "Z": [ 3013 ]
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3567 ],
            "BLUT": [ 3568 ],
            "C0": [ 2594 ],
            "Z": [ 2499 ]
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2604 ],
            "C": [ 2599 ],
            "D": [ 2624 ],
            "Z": [ 3567 ]
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3568 ]
          }
        },
        "memoria.0.0_DOA3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3065 ],
            "LSR": [ "0" ],
            "Q": [ 3566 ]
          }
        },
        "memoria.0.0_DOA4_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3569 ],
            "C": [ 3438 ],
            "D": [ 3469 ],
            "Z": [ 2909 ]
          }
        },
        "memoria.0.0_DOA4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3064 ],
            "LSR": [ "0" ],
            "Q": [ 3569 ]
          }
        },
        "memoria.0.0_DOA5_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3570 ],
            "C": [ 3439 ],
            "D": [ 3469 ],
            "Z": [ 2893 ]
          }
        },
        "memoria.0.0_DOA5_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3063 ],
            "LSR": [ "0" ],
            "Q": [ 3570 ]
          }
        },
        "memoria.0.0_DOA6_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3571 ],
            "C": [ 3440 ],
            "D": [ 3469 ],
            "Z": [ 2925 ]
          }
        },
        "memoria.0.0_DOA6_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3062 ],
            "LSR": [ "0" ],
            "Q": [ 3571 ]
          }
        },
        "memoria.0.0_DOA7_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3572 ],
            "C": [ 3441 ],
            "D": [ 3469 ],
            "Z": [ 2877 ]
          }
        },
        "memoria.0.0_DOA7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3061 ],
            "LSR": [ "0" ],
            "Q": [ 3572 ]
          }
        },
        "memoria.0.0_DOA8_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3573 ],
            "C": [ 3442 ],
            "D": [ 3469 ],
            "Z": [ 2865 ]
          }
        },
        "memoria.0.0_DOA8_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3060 ],
            "LSR": [ "0" ],
            "Q": [ 3573 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3574 ],
            "C": [ 3443 ],
            "D": [ 3469 ],
            "Z": [ 3008 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3008 ],
            "B": [ 2503 ],
            "C": [ 3025 ],
            "D": [ 2505 ],
            "Z": [ 3575 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3008 ],
            "B": [ 3025 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3576 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3576 ],
            "BLUT": [ 3577 ],
            "C0": [ 29 ],
            "Z": [ 3547 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3577 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3578 ],
            "BLUT": [ 3575 ],
            "C0": [ 2499 ],
            "Z": [ 3579 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3578 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3579 ],
            "D1": [ 3580 ],
            "SD": [ 2571 ],
            "Z": [ 3581 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3582 ],
            "BLUT": [ 3583 ],
            "C0": [ 2499 ],
            "Z": [ 3580 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3582 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3583 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3025 ],
            "D": [ 2560 ],
            "Z": [ 3584 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3584 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3585 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3586 ],
            "C": [ 2154 ],
            "D": [ 3587 ],
            "Z": [ 3588 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2553 ],
            "C": [ 1103 ],
            "D": [ 776 ],
            "Z": [ 3587 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 672 ],
            "C": [ 3589 ],
            "D": [ 3590 ],
            "Z": [ 3586 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 619 ],
            "C": [ 2159 ],
            "D": [ 448 ],
            "Z": [ 3590 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 395 ],
            "Z": [ 3589 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3585 ],
            "BLUT": [ 3591 ],
            "C0": [ 3588 ],
            "Z": [ 3346 ]
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3591 ]
          }
        },
        "memoria.0.0_DOA9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3059 ],
            "LSR": [ "0" ],
            "Q": [ 3574 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3592 ],
            "C": [ 3444 ],
            "D": [ 3469 ],
            "Z": [ 2999 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 2999 ],
            "C": [ 2499 ],
            "D": [ 2942 ],
            "Z": [ 3593 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3594 ],
            "BLUT": [ 3593 ],
            "C0": [ 2487 ],
            "Z": [ 3595 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3596 ],
            "D1": [ 3597 ],
            "SD": [ 2477 ],
            "Z": [ 3598 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3599 ],
            "BLUT": [ 3600 ],
            "C0": [ 29 ],
            "Z": [ 3596 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3599 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3600 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3601 ],
            "C": [ 2154 ],
            "D": [ 3602 ],
            "Z": [ 3603 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2543 ],
            "C": [ 205 ],
            "D": [ 776 ],
            "Z": [ 3602 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 581 ],
            "C": [ 3604 ],
            "D": [ 3605 ],
            "Z": [ 3601 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 602 ],
            "C": [ 2159 ],
            "D": [ 357 ],
            "Z": [ 3605 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 378 ],
            "Z": [ 3604 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 2999 ],
            "D": [ 2560 ],
            "Z": [ 3606 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 2999 ],
            "D": [ 2499 ],
            "Z": [ 3594 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3606 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3607 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3608 ],
            "C": [ 2154 ],
            "D": [ 3609 ],
            "Z": [ 3610 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2521 ],
            "C": [ 1044 ],
            "D": [ 776 ],
            "Z": [ 3609 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 686 ],
            "C": [ 3611 ],
            "D": [ 3612 ],
            "Z": [ 3608 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 633 ],
            "C": [ 2159 ],
            "D": [ 462 ],
            "Z": [ 3612 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 409 ],
            "Z": [ 3611 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3607 ],
            "BLUT": [ 3613 ],
            "C0": [ 3610 ],
            "Z": [ 3300 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3613 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3513 ],
            "C": [ 760 ],
            "D": [ 3614 ],
            "Z": [ 3308 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3615 ],
            "C": [ 760 ],
            "D": [ 3616 ],
            "Z": [ 3310 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3617 ],
            "B": [ 3618 ],
            "C": [ 760 ],
            "D": [ 3619 ],
            "Z": [ 3332 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3598 ],
            "B": [ 3595 ],
            "C": [ 760 ],
            "D": [ 3603 ],
            "Z": [ 3334 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3548 ],
            "B": [ 3545 ],
            "C": [ 760 ],
            "D": [ 3553 ],
            "Z": [ 3338 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3620 ],
            "B": [ 3621 ],
            "C": [ 760 ],
            "D": [ 3622 ],
            "Z": [ 3340 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3623 ],
            "C": [ 2154 ],
            "D": [ 3624 ],
            "Z": [ 3622 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2534 ],
            "C": [ 29 ],
            "D": [ 776 ],
            "Z": [ 3624 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 586 ],
            "C": [ 3625 ],
            "D": [ 3626 ],
            "Z": [ 3623 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 662 ],
            "C": [ 2159 ],
            "D": [ 362 ],
            "Z": [ 3626 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 438 ],
            "Z": [ 3625 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3627 ],
            "BLUT": [ 3628 ],
            "C0": [ 2487 ],
            "Z": [ 3621 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3629 ],
            "BLUT": [ 3630 ],
            "C0": [ 2477 ],
            "Z": [ 3620 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2866 ],
            "B": [ 2862 ],
            "C": [ 1014 ],
            "D": [ 29 ],
            "Z": [ 3629 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3630 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 3001 ],
            "D": [ 2499 ],
            "Z": [ 3627 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 3001 ],
            "C": [ 2499 ],
            "D": [ 2976 ],
            "Z": [ 3628 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3631 ],
            "C": [ 2154 ],
            "D": [ 3632 ],
            "Z": [ 3616 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2530 ],
            "C": [ 102 ],
            "D": [ 776 ],
            "Z": [ 3632 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 557 ],
            "C": [ 3633 ],
            "D": [ 3634 ],
            "Z": [ 3631 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 649 ],
            "C": [ 2159 ],
            "D": [ 333 ],
            "Z": [ 3634 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 425 ],
            "Z": [ 3633 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3635 ],
            "C": [ 760 ],
            "D": [ 3636 ],
            "Z": [ 3312 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3637 ],
            "C": [ 2154 ],
            "D": [ 3638 ],
            "Z": [ 3636 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2529 ],
            "C": [ 111 ],
            "D": [ 776 ],
            "Z": [ 3638 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 556 ],
            "C": [ 3639 ],
            "D": [ 3640 ],
            "Z": [ 3637 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 648 ],
            "C": [ 2159 ],
            "D": [ 332 ],
            "Z": [ 3640 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 424 ],
            "Z": [ 3639 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3641 ],
            "C": [ 760 ],
            "D": [ 3642 ],
            "Z": [ 3316 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3643 ],
            "C": [ 2154 ],
            "D": [ 3644 ],
            "Z": [ 3642 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2532 ],
            "C": [ 130 ],
            "D": [ 776 ],
            "Z": [ 3644 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 562 ],
            "C": [ 3645 ],
            "D": [ 3646 ],
            "Z": [ 3643 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 659 ],
            "C": [ 2159 ],
            "D": [ 338 ],
            "Z": [ 3646 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 435 ],
            "Z": [ 3645 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3647 ],
            "C": [ 760 ],
            "D": [ 3648 ],
            "Z": [ 3318 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3649 ],
            "C": [ 2154 ],
            "D": [ 3650 ],
            "Z": [ 3648 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2531 ],
            "C": [ 139 ],
            "D": [ 776 ],
            "Z": [ 3650 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 561 ],
            "C": [ 3651 ],
            "D": [ 3652 ],
            "Z": [ 3649 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 658 ],
            "C": [ 2159 ],
            "D": [ 337 ],
            "Z": [ 3652 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 434 ],
            "Z": [ 3651 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3581 ],
            "C": [ 760 ],
            "D": [ 3653 ],
            "Z": [ 3320 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3654 ],
            "C": [ 2154 ],
            "D": [ 3655 ],
            "Z": [ 3653 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2515 ],
            "C": [ 148 ],
            "D": [ 776 ],
            "Z": [ 3655 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 567 ],
            "C": [ 3656 ],
            "D": [ 3657 ],
            "Z": [ 3654 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 535 ],
            "C": [ 2159 ],
            "D": [ 343 ],
            "Z": [ 3657 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 311 ],
            "Z": [ 3656 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2474 ],
            "B": [ 3658 ],
            "C": [ 760 ],
            "D": [ 3659 ],
            "Z": [ 3322 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3660 ],
            "C": [ 2154 ],
            "D": [ 3661 ],
            "Z": [ 3659 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2514 ],
            "C": [ 157 ],
            "D": [ 776 ],
            "Z": [ 3661 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 566 ],
            "C": [ 3662 ],
            "D": [ 3663 ],
            "Z": [ 3660 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 534 ],
            "C": [ 2159 ],
            "D": [ 342 ],
            "Z": [ 3663 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 310 ],
            "Z": [ 3662 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3664 ],
            "BLUT": [ 3665 ],
            "C0": [ 2571 ],
            "Z": [ 3658 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3664 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2503 ],
            "B": [ 2866 ],
            "C": [ 2505 ],
            "D": [ 2862 ],
            "Z": [ 3665 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3666 ],
            "B": [ 3667 ],
            "C": [ 760 ],
            "D": [ 3668 ],
            "Z": [ 3326 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3669 ],
            "B": [ 3670 ],
            "C": [ 760 ],
            "D": [ 3671 ],
            "Z": [ 3328 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3672 ],
            "B": [ 3673 ],
            "C": [ 760 ],
            "D": [ 3674 ],
            "Z": [ 3330 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3675 ],
            "C": [ 2154 ],
            "D": [ 3676 ],
            "Z": [ 3614 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2527 ],
            "C": [ 93 ],
            "D": [ 776 ],
            "Z": [ 3676 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 551 ],
            "C": [ 3677 ],
            "D": [ 3678 ],
            "Z": [ 3675 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 643 ],
            "C": [ 2159 ],
            "D": [ 327 ],
            "Z": [ 3678 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 419 ],
            "Z": [ 3677 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3679 ],
            "BLUT": [ 3680 ],
            "C0": [ 3681 ],
            "Z": [ 3348 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3682 ],
            "BLUT": [ 3683 ],
            "C0": [ 3684 ],
            "Z": [ 3304 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3685 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3682 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3683 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3686 ],
            "C": [ 2154 ],
            "D": [ 3687 ],
            "Z": [ 3684 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3001 ],
            "D": [ 2560 ],
            "Z": [ 3685 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2524 ],
            "C": [ 1052 ],
            "D": [ 776 ],
            "Z": [ 3687 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 545 ],
            "C": [ 3688 ],
            "D": [ 3689 ],
            "Z": [ 3686 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 638 ],
            "C": [ 2159 ],
            "D": [ 321 ],
            "Z": [ 3689 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 414 ],
            "Z": [ 3688 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3690 ],
            "BLUT": [ 3691 ],
            "C0": [ 2508 ],
            "Z": [ 3306 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2566 ],
            "B": [ 2474 ],
            "C": [ 2496 ],
            "D": [ 760 ],
            "Z": [ 3690 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3691 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3692 ],
            "BLUT": [ 3693 ],
            "C0": [ 3694 ],
            "Z": [ 3324 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3695 ],
            "B": [ 3696 ],
            "C": [ 760 ],
            "D": [ 2155 ],
            "Z": [ 3692 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3693 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2518 ],
            "C": [ 1038 ],
            "D": [ 776 ],
            "Z": [ 3694 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3697 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3679 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3680 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3698 ],
            "C": [ 2154 ],
            "D": [ 3699 ],
            "Z": [ 3681 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2862 ],
            "D": [ 2560 ],
            "Z": [ 3697 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2552 ],
            "C": [ 1102 ],
            "D": [ 776 ],
            "Z": [ 3699 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 671 ],
            "C": [ 3700 ],
            "D": [ 3701 ],
            "Z": [ 3698 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 618 ],
            "C": [ 2159 ],
            "D": [ 447 ],
            "Z": [ 3701 ]
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 394 ],
            "Z": [ 3700 ]
          }
        },
        "memoria.0.0_DOB0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3049 ],
            "LSR": [ "0" ],
            "Q": [ 3592 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3702 ],
            "C": [ 3446 ],
            "D": [ 3469 ],
            "Z": [ 3019 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3017 ],
            "B": [ 3019 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3703 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3703 ],
            "BLUT": [ 3704 ],
            "C0": [ 29 ],
            "Z": [ 3705 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3704 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3019 ],
            "D": [ 2560 ],
            "Z": [ 3706 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3017 ],
            "B": [ 2503 ],
            "C": [ 3019 ],
            "D": [ 2505 ],
            "Z": [ 3707 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3708 ],
            "BLUT": [ 3707 ],
            "C0": [ 2499 ],
            "Z": [ 3709 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3708 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3709 ],
            "D1": [ 3710 ],
            "SD": [ 2571 ],
            "Z": [ 3635 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3711 ],
            "BLUT": [ 3712 ],
            "C0": [ 2499 ],
            "Z": [ 3710 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3711 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3712 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3706 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3713 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3714 ],
            "C": [ 2154 ],
            "D": [ 3715 ],
            "Z": [ 3716 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2546 ],
            "C": [ 1090 ],
            "D": [ 776 ],
            "Z": [ 3715 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 653 ],
            "C": [ 3717 ],
            "D": [ 3718 ],
            "Z": [ 3714 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 608 ],
            "C": [ 2159 ],
            "D": [ 429 ],
            "Z": [ 3718 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 384 ],
            "Z": [ 3717 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3713 ],
            "BLUT": [ 3719 ],
            "C0": [ 3716 ],
            "Z": [ 3336 ]
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3719 ]
          }
        },
        "memoria.0.0_DOB10_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3067 ],
            "LSR": [ "0" ],
            "Q": [ 3702 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3720 ],
            "C": [ 3447 ],
            "D": [ 3469 ],
            "Z": [ 3010 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3015 ],
            "B": [ 3010 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3721 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3721 ],
            "BLUT": [ 3722 ],
            "C0": [ 29 ],
            "Z": [ 3723 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3722 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3010 ],
            "D": [ 2560 ],
            "Z": [ 3724 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3015 ],
            "B": [ 2503 ],
            "C": [ 3010 ],
            "D": [ 2505 ],
            "Z": [ 3725 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3726 ],
            "BLUT": [ 3725 ],
            "C0": [ 2499 ],
            "Z": [ 3727 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3726 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3727 ],
            "D1": [ 3728 ],
            "SD": [ 2571 ],
            "Z": [ 3615 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3729 ],
            "BLUT": [ 3730 ],
            "C0": [ 2499 ],
            "Z": [ 3728 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3729 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3730 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3724 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3731 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3732 ],
            "C": [ 2154 ],
            "D": [ 3733 ],
            "Z": [ 3734 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2547 ],
            "C": [ 1091 ],
            "D": [ 776 ],
            "Z": [ 3733 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 654 ],
            "C": [ 3735 ],
            "D": [ 3736 ],
            "Z": [ 3732 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 609 ],
            "C": [ 2159 ],
            "D": [ 430 ],
            "Z": [ 3736 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 385 ],
            "Z": [ 3735 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3731 ],
            "BLUT": [ 3737 ],
            "C0": [ 3734 ],
            "Z": [ 3314 ]
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3737 ]
          }
        },
        "memoria.0.0_DOB11_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3056 ],
            "LSR": [ "0" ],
            "Q": [ 3720 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3045 ],
            "LSR": [ "0" ],
            "Q": [ 3524 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3738 ],
            "LSR": [ "0" ],
            "Q": [ 3469 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3739 ],
            "D": [ 3740 ],
            "Z": [ 3738 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3741 ],
            "D1": [ 3742 ],
            "SD": [ 3743 ],
            "Z": [ 3740 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3744 ],
            "BLUT": [ 3745 ],
            "C0": [ 3746 ],
            "Z": [ 3741 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3744 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3745 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3747 ],
            "BLUT": [ 3748 ],
            "C0": [ 3746 ],
            "Z": [ 3742 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3749 ],
            "B": [ 3750 ],
            "C": [ 3751 ],
            "D": [ 3752 ],
            "Z": [ 3747 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3748 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3753 ],
            "D1": [ 3754 ],
            "SD": [ 3042 ],
            "Z": [ 3743 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3755 ],
            "D1": [ 3756 ],
            "SD": [ 3114 ],
            "Z": [ 3746 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3757 ],
            "BLUT": [ 3758 ],
            "C0": [ 3042 ],
            "Z": [ 3755 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3757 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2643 ],
            "B": [ 2642 ],
            "C": [ 2640 ],
            "D": [ 2641 ],
            "Z": [ 3758 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3759 ],
            "BLUT": [ 3760 ],
            "C0": [ 3042 ],
            "Z": [ 3756 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3759 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3760 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3761 ],
            "BLUT": [ 3762 ],
            "C0": [ 3114 ],
            "Z": [ 3753 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3761 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2646 ],
            "B": [ 2647 ],
            "C": [ 2644 ],
            "D": [ 2645 ],
            "Z": [ 3762 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3763 ],
            "BLUT": [ 3764 ],
            "C0": [ 3114 ],
            "Z": [ 3754 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3763 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3764 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2638 ],
            "D": [ 2639 ],
            "Z": [ 3752 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2639 ],
            "D": [ 2638 ],
            "Z": [ 3751 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2649 ],
            "D": [ 2648 ],
            "Z": [ 3750 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3114 ],
            "C": [ 2642 ],
            "D": [ 2643 ],
            "Z": [ 3749 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3765 ],
            "BLUT": [ 3766 ],
            "C0": [ 3464 ],
            "Z": [ 3739 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3465 ],
            "B": [ 3463 ],
            "C": [ 3462 ],
            "D": [ 3417 ],
            "Z": [ 3765 ]
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3766 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3767 ],
            "C": [ 3449 ],
            "D": [ 3469 ],
            "Z": [ 2504 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3768 ],
            "D1": [ 3769 ],
            "SD": [ 3770 ],
            "Z": [ 2491 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3771 ],
            "D1": [ 3772 ],
            "SD": [ 2504 ],
            "Z": [ 3769 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3773 ],
            "BLUT": [ 3774 ],
            "C0": [ 2594 ],
            "Z": [ 3771 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2624 ],
            "C": [ 2599 ],
            "D": [ 2604 ],
            "Z": [ 3773 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3774 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3775 ],
            "BLUT": [ 3776 ],
            "C0": [ 2594 ],
            "Z": [ 3772 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3775 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3776 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3777 ],
            "D1": [ 3778 ],
            "SD": [ 2504 ],
            "Z": [ 3768 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3779 ],
            "BLUT": [ 3780 ],
            "C0": [ 2594 ],
            "Z": [ 3777 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3779 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3780 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3781 ],
            "BLUT": [ 3782 ],
            "C0": [ 2594 ],
            "Z": [ 3778 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3781 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3782 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3783 ],
            "D1": [ 3784 ],
            "SD": [ 3541 ],
            "Z": [ 2480 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2491 ],
            "C": [ 2492 ],
            "D": [ 2477 ],
            "Z": [ 3695 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2488 ],
            "C": [ 2487 ],
            "D": [ 2480 ],
            "Z": [ 3696 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 2504 ],
            "D": [ 2560 ],
            "Z": [ 3785 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3785 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3786 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3787 ],
            "C": [ 2154 ],
            "D": [ 3788 ],
            "Z": [ 3789 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2542 ],
            "C": [ 270 ],
            "D": [ 776 ],
            "Z": [ 3788 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 597 ],
            "C": [ 3790 ],
            "D": [ 3791 ],
            "Z": [ 3787 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 592 ],
            "C": [ 2159 ],
            "D": [ 373 ],
            "Z": [ 3791 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 368 ],
            "Z": [ 3790 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3786 ],
            "BLUT": [ 3792 ],
            "C0": [ 3789 ],
            "Z": [ 3290 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3792 ]
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 29 ],
            "D": [ 1014 ],
            "Z": [ 3770 ]
          }
        },
        "memoria.0.0_DOB13_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3044 ],
            "LSR": [ "0" ],
            "Q": [ 3767 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3793 ],
            "C": [ 3445 ],
            "D": [ 3469 ],
            "Z": [ 2998 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 2998 ],
            "D": [ 2560 ],
            "Z": [ 3794 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3794 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3795 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3796 ],
            "C": [ 2154 ],
            "D": [ 3797 ],
            "Z": [ 3798 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2522 ],
            "C": [ 1045 ],
            "D": [ 776 ],
            "Z": [ 3797 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 687 ],
            "C": [ 3799 ],
            "D": [ 3800 ],
            "Z": [ 3796 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 634 ],
            "C": [ 2159 ],
            "D": [ 463 ],
            "Z": [ 3800 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 410 ],
            "Z": [ 3799 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3795 ],
            "BLUT": [ 3801 ],
            "C0": [ 3798 ],
            "Z": [ 3298 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3801 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3541 ],
            "D": [ 2998 ],
            "Z": [ 3802 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3013 ],
            "C": [ 3541 ],
            "D": [ 2998 ],
            "Z": [ 3803 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3802 ],
            "BLUT": [ 3803 ],
            "C0": [ 2487 ],
            "Z": [ 3804 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3804 ],
            "D1": [ 3805 ],
            "SD": [ 2499 ],
            "Z": [ 3618 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3806 ],
            "BLUT": [ 3807 ],
            "C0": [ 2487 ],
            "Z": [ 3805 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3806 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3012 ],
            "Z": [ 3807 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3808 ],
            "C": [ 2154 ],
            "D": [ 3809 ],
            "Z": [ 3619 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2544 ],
            "C": [ 196 ],
            "D": [ 776 ],
            "Z": [ 3809 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 582 ],
            "C": [ 3810 ],
            "D": [ 3811 ],
            "Z": [ 3808 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 603 ],
            "C": [ 2159 ],
            "D": [ 358 ],
            "Z": [ 3811 ]
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 379 ],
            "Z": [ 3810 ]
          }
        },
        "memoria.0.0_DOB1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3048 ],
            "LSR": [ "0" ],
            "Q": [ 3793 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3812 ],
            "C": [ 3454 ],
            "D": [ 3469 ],
            "Z": [ 2997 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 2997 ],
            "C": [ 2499 ],
            "D": [ 1935 ],
            "Z": [ 3813 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3814 ],
            "BLUT": [ 3813 ],
            "C0": [ 2487 ],
            "Z": [ 3673 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3815 ],
            "D1": [ 3705 ],
            "SD": [ 2477 ],
            "Z": [ 3672 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3816 ],
            "BLUT": [ 3817 ],
            "C0": [ 29 ],
            "Z": [ 3815 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3816 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3817 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3818 ],
            "C": [ 2154 ],
            "D": [ 3819 ],
            "Z": [ 3674 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2537 ],
            "C": [ 187 ],
            "D": [ 776 ],
            "Z": [ 3819 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 576 ],
            "C": [ 3820 ],
            "D": [ 3821 ],
            "Z": [ 3818 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 690 ],
            "C": [ 2159 ],
            "D": [ 352 ],
            "Z": [ 3821 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 466 ],
            "Z": [ 3820 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 2997 ],
            "D": [ 2560 ],
            "Z": [ 3822 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 2997 ],
            "D": [ 2499 ],
            "Z": [ 3814 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3822 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3823 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3824 ],
            "C": [ 2154 ],
            "D": [ 3825 ],
            "Z": [ 3826 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2557 ],
            "C": [ 51 ],
            "D": [ 776 ],
            "Z": [ 3825 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 681 ],
            "C": [ 3827 ],
            "D": [ 3828 ],
            "Z": [ 3824 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 628 ],
            "C": [ 2159 ],
            "D": [ 457 ],
            "Z": [ 3828 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 404 ],
            "Z": [ 3827 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3823 ],
            "BLUT": [ 3829 ],
            "C0": [ 3826 ],
            "Z": [ 3296 ]
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3829 ]
          }
        },
        "memoria.0.0_DOB2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3047 ],
            "LSR": [ "0" ],
            "Q": [ 3812 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3830 ],
            "C": [ 3455 ],
            "D": [ 3469 ],
            "Z": [ 3029 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 3029 ],
            "C": [ 2499 ],
            "D": [ 1934 ],
            "Z": [ 3831 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3832 ],
            "BLUT": [ 3831 ],
            "C0": [ 2487 ],
            "Z": [ 3670 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3833 ],
            "D1": [ 3723 ],
            "SD": [ 2477 ],
            "Z": [ 3669 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3834 ],
            "BLUT": [ 3835 ],
            "C0": [ 29 ],
            "Z": [ 3833 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3834 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3835 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3836 ],
            "C": [ 2154 ],
            "D": [ 3837 ],
            "Z": [ 3671 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2538 ],
            "C": [ 178 ],
            "D": [ 776 ],
            "Z": [ 3837 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 577 ],
            "C": [ 3838 ],
            "D": [ 3839 ],
            "Z": [ 3836 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 691 ],
            "C": [ 2159 ],
            "D": [ 353 ],
            "Z": [ 3839 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 467 ],
            "Z": [ 3838 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3029 ],
            "D": [ 2560 ],
            "Z": [ 3840 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 3029 ],
            "D": [ 2499 ],
            "Z": [ 3832 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3840 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3841 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3842 ],
            "C": [ 2154 ],
            "D": [ 3843 ],
            "Z": [ 3844 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2558 ],
            "C": [ 42 ],
            "D": [ 776 ],
            "Z": [ 3843 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 682 ],
            "C": [ 3845 ],
            "D": [ 3846 ],
            "Z": [ 3842 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 629 ],
            "C": [ 2159 ],
            "D": [ 458 ],
            "Z": [ 3846 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 405 ],
            "Z": [ 3845 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3841 ],
            "BLUT": [ 3847 ],
            "C0": [ 3844 ],
            "Z": [ 3294 ]
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3847 ]
          }
        },
        "memoria.0.0_DOB3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3046 ],
            "LSR": [ "0" ],
            "Q": [ 3830 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3848 ],
            "C": [ 3456 ],
            "D": [ 3469 ],
            "Z": [ 3028 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3541 ],
            "B": [ 3028 ],
            "C": [ 2499 ],
            "D": [ 1933 ],
            "Z": [ 3849 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3850 ],
            "BLUT": [ 3849 ],
            "C0": [ 2487 ],
            "Z": [ 3667 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3851 ],
            "D1": [ 3509 ],
            "SD": [ 2477 ],
            "Z": [ 3666 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3852 ],
            "BLUT": [ 3853 ],
            "C0": [ 29 ],
            "Z": [ 3851 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3852 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3853 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3854 ],
            "C": [ 2154 ],
            "D": [ 3855 ],
            "Z": [ 3668 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2517 ],
            "C": [ 1012 ],
            "D": [ 776 ],
            "Z": [ 3855 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 571 ],
            "C": [ 3856 ],
            "D": [ 3857 ],
            "Z": [ 3854 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 540 ],
            "C": [ 2159 ],
            "D": [ 347 ],
            "Z": [ 3857 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 316 ],
            "Z": [ 3856 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3028 ],
            "D": [ 2560 ],
            "Z": [ 3858 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3541 ],
            "C": [ 3028 ],
            "D": [ 2499 ],
            "Z": [ 3850 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3858 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3859 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3860 ],
            "C": [ 2154 ],
            "D": [ 3861 ],
            "Z": [ 3862 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2555 ],
            "C": [ 1109 ],
            "D": [ 776 ],
            "Z": [ 3861 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 676 ],
            "C": [ 3863 ],
            "D": [ 3864 ],
            "Z": [ 3860 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 623 ],
            "C": [ 2159 ],
            "D": [ 452 ],
            "Z": [ 3864 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 399 ],
            "Z": [ 3863 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3859 ],
            "BLUT": [ 3865 ],
            "C0": [ 3862 ],
            "Z": [ 3352 ]
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3865 ]
          }
        },
        "memoria.0.0_DOB4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3075 ],
            "LSR": [ "0" ],
            "Q": [ 3848 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3866 ],
            "C": [ 3457 ],
            "D": [ 3469 ],
            "Z": [ 3027 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3867 ],
            "D1": [ 3868 ],
            "SD": [ 3027 ],
            "Z": [ 3784 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3869 ],
            "D1": [ 3870 ],
            "SD": [ 3027 ],
            "Z": [ 3783 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3871 ],
            "BLUT": [ 3872 ],
            "C0": [ 2594 ],
            "Z": [ 3869 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2622 ],
            "B": [ 2624 ],
            "C": [ 2599 ],
            "D": [ 2604 ],
            "Z": [ 3871 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3872 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3873 ],
            "BLUT": [ 3874 ],
            "C0": [ 2594 ],
            "Z": [ 3870 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3873 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3874 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3875 ],
            "BLUT": [ 3876 ],
            "C0": [ 2594 ],
            "Z": [ 3867 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3875 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3876 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3877 ],
            "BLUT": [ 3878 ],
            "C0": [ 2594 ],
            "Z": [ 3868 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3877 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3878 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3027 ],
            "D": [ 2560 ],
            "Z": [ 3879 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3879 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3880 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3881 ],
            "C": [ 2154 ],
            "D": [ 3882 ],
            "Z": [ 3883 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2556 ],
            "C": [ 1110 ],
            "D": [ 776 ],
            "Z": [ 3882 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 677 ],
            "C": [ 3884 ],
            "D": [ 3885 ],
            "Z": [ 3881 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 624 ],
            "C": [ 2159 ],
            "D": [ 453 ],
            "Z": [ 3885 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 400 ],
            "Z": [ 3884 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3880 ],
            "BLUT": [ 3886 ],
            "C0": [ 3883 ],
            "Z": [ 3350 ]
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3886 ]
          }
        },
        "memoria.0.0_DOB5_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3074 ],
            "LSR": [ "0" ],
            "Q": [ 3866 ]
          }
        },
        "memoria.0.0_DOB6_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3887 ],
            "C": [ 3458 ],
            "D": [ 3469 ],
            "Z": [ 2861 ]
          }
        },
        "memoria.0.0_DOB6_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3073 ],
            "LSR": [ "0" ],
            "Q": [ 3887 ]
          }
        },
        "memoria.0.0_DOB7_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3888 ],
            "C": [ 3459 ],
            "D": [ 3469 ],
            "Z": [ 3025 ]
          }
        },
        "memoria.0.0_DOB7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3072 ],
            "LSR": [ "0" ],
            "Q": [ 3888 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3889 ],
            "C": [ 3460 ],
            "D": [ 3469 ],
            "Z": [ 3023 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3006 ],
            "B": [ 2503 ],
            "C": [ 3023 ],
            "D": [ 2505 ],
            "Z": [ 3890 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3006 ],
            "B": [ 3023 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3891 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3891 ],
            "BLUT": [ 3892 ],
            "C0": [ 29 ],
            "Z": [ 3597 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3892 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3893 ],
            "BLUT": [ 3890 ],
            "C0": [ 2499 ],
            "Z": [ 3894 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3893 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3894 ],
            "D1": [ 3895 ],
            "SD": [ 2571 ],
            "Z": [ 3647 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3896 ],
            "BLUT": [ 3897 ],
            "C0": [ 2499 ],
            "Z": [ 3895 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3896 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3897 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3023 ],
            "D": [ 2560 ],
            "Z": [ 3898 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3898 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3899 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3900 ],
            "C": [ 2154 ],
            "D": [ 3901 ],
            "Z": [ 3902 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2549 ],
            "C": [ 238 ],
            "D": [ 776 ],
            "Z": [ 3901 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 666 ],
            "C": [ 3903 ],
            "D": [ 3904 ],
            "Z": [ 3900 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 613 ],
            "C": [ 2159 ],
            "D": [ 442 ],
            "Z": [ 3904 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 389 ],
            "Z": [ 3903 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3899 ],
            "BLUT": [ 3905 ],
            "C0": [ 3902 ],
            "Z": [ 3344 ]
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3905 ]
          }
        },
        "memoria.0.0_DOB8_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3071 ],
            "LSR": [ "0" ],
            "Q": [ 3889 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3906 ],
            "C": [ 3461 ],
            "D": [ 3469 ],
            "Z": [ 3021 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3004 ],
            "B": [ 2503 ],
            "C": [ 3021 ],
            "D": [ 2505 ],
            "Z": [ 3907 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3004 ],
            "B": [ 3021 ],
            "C": [ 2499 ],
            "D": [ 1014 ],
            "Z": [ 3908 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3908 ],
            "BLUT": [ 3909 ],
            "C0": [ 29 ],
            "Z": [ 3910 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3909 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3911 ],
            "D1": [ 3910 ],
            "SD": [ 2477 ],
            "Z": [ 3617 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3912 ],
            "BLUT": [ 3913 ],
            "C0": [ 29 ],
            "Z": [ 3911 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3912 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3913 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3914 ],
            "BLUT": [ 3907 ],
            "C0": [ 2499 ],
            "Z": [ 3915 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3914 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 3915 ],
            "D1": [ 3916 ],
            "SD": [ 2571 ],
            "Z": [ 3641 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3917 ],
            "BLUT": [ 3918 ],
            "C0": [ 2499 ],
            "Z": [ 3916 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3917 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3918 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2499 ],
            "C": [ 3021 ],
            "D": [ 2560 ],
            "Z": [ 3919 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3919 ],
            "B": [ 2474 ],
            "C": [ 2566 ],
            "D": [ 760 ],
            "Z": [ 3920 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3921 ],
            "C": [ 2154 ],
            "D": [ 3922 ],
            "Z": [ 3923 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 2550 ],
            "C": [ 229 ],
            "D": [ 776 ],
            "Z": [ 3922 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 667 ],
            "C": [ 3924 ],
            "D": [ 3925 ],
            "Z": [ 3921 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2158 ],
            "B": [ 614 ],
            "C": [ 2159 ],
            "D": [ 443 ],
            "Z": [ 3925 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2156 ],
            "B": [ 2158 ],
            "C": [ 2159 ],
            "D": [ 390 ],
            "Z": [ 3924 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3920 ],
            "BLUT": [ 3926 ],
            "C0": [ 3923 ],
            "Z": [ 3342 ]
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3926 ]
          }
        },
        "memoria.0.0_DOB9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3070 ],
            "LSR": [ "0" ],
            "Q": [ 3906 ]
          }
        },
        "spi_cs_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 14 ],
            "D": [ 3927 ],
            "Z": [ 3928 ]
          }
        },
        "spi_cs_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3929 ],
            "B": [ 3930 ],
            "C": [ 3931 ],
            "D": [ 14 ],
            "Z": [ 3932 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3933 ],
            "CLK": [ 2 ],
            "DI": [ 3934 ],
            "LSR": [ 3935 ],
            "Q": [ 3936 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3933 ],
            "CLK": [ 2 ],
            "DI": [ 3937 ],
            "LSR": [ 3938 ],
            "Q": [ 3939 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3940 ],
            "C": [ 3939 ],
            "D": [ 3930 ],
            "Z": [ 3937 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3938 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3933 ],
            "CLK": [ 2 ],
            "DI": [ 3941 ],
            "LSR": [ 3942 ],
            "Q": [ 3940 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3940 ],
            "D": [ 3930 ],
            "Z": [ 3941 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3942 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3930 ],
            "C": [ 3931 ],
            "D": [ 3943 ],
            "Z": [ 3933 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3940 ],
            "B": [ 3939 ],
            "C": [ 3936 ],
            "D": [ 3930 ],
            "Z": [ 3934 ]
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3935 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3944 ],
            "LSR": [ 3945 ],
            "Q": [ 2884 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3946 ],
            "LSR": [ 3947 ],
            "Q": [ 2932 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3947 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3948 ],
            "LSR": [ 3949 ],
            "Q": [ 2900 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3949 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3950 ],
            "LSR": [ 3951 ],
            "Q": [ 2916 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3951 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3952 ],
            "LSR": [ 3953 ],
            "Q": [ 3012 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3953 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3954 ],
            "LSR": [ 3955 ],
            "Q": [ 2949 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3955 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3956 ],
            "LSR": [ 3957 ],
            "Q": [ 2966 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3957 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3927 ],
            "CLK": [ 2 ],
            "DI": [ 3958 ],
            "LSR": [ 3959 ],
            "Q": [ 2983 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3959 ]
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3945 ]
          }
        },
        "u_spi.data_valid_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3960 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 3961 ]
          }
        },
        "u_spi.data_valid_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3960 ],
            "B": [ 2622 ],
            "C": [ 2594 ],
            "D": [ 2604 ],
            "Z": [ 3962 ]
          }
        },
        "u_spi.data_valid_LUT4_A_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3962 ],
            "BLUT": [ 3963 ],
            "C0": [ 2599 ],
            "Z": [ 2868 ]
          }
        },
        "u_spi.data_valid_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3963 ]
          }
        },
        "u_spi.data_valid_LUT4_A_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3961 ],
            "BLUT": [ 3964 ],
            "C0": [ 2599 ],
            "Z": [ 2872 ]
          }
        },
        "u_spi.data_valid_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3964 ]
          }
        },
        "u_spi.data_valid_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3965 ],
            "CLK": [ 2 ],
            "DI": [ 3927 ],
            "LSR": [ 3966 ],
            "Q": [ 3960 ]
          }
        },
        "u_spi.data_valid_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3927 ],
            "D": [ 3931 ],
            "Z": [ 3965 ]
          }
        },
        "u_spi.data_valid_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3966 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3932 ],
            "LSR": [ 3967 ],
            "Q": [ 3930 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3929 ],
            "LSR": [ 3968 ],
            "Q": [ 3927 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3943 ],
            "B": [ 3940 ],
            "C": [ 3936 ],
            "D": [ 3939 ],
            "Z": [ 3929 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3968 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:64.155-64.206"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3928 ],
            "LSR": [ 3969 ],
            "Q": [ 3931 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3969 ]
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3967 ]
          }
        },
        "u_spi.sck_antigo_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 3970 ],
            "C": [ 3930 ],
            "D": [ 3971 ],
            "Z": [ 3943 ]
          }
        },
        "u_spi.sck_antigo_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:35.5-43.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3971 ],
            "LSR": [ 3972 ],
            "Q": [ 3970 ]
          }
        },
        "u_spi.sck_antigo_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3972 ]
          }
        },
        "u_spi.sck_atual_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:35.5-43.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 12 ],
            "LSR": [ 3973 ],
            "Q": [ 3971 ]
          }
        },
        "u_spi.sck_atual_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3973 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3946 ],
            "LSR": [ 3974 ],
            "Q": [ 3944 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3948 ],
            "LSR": [ 3975 ],
            "Q": [ 3946 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3975 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3950 ],
            "LSR": [ 3976 ],
            "Q": [ 3948 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3976 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3952 ],
            "LSR": [ 3977 ],
            "Q": [ 3950 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3977 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3954 ],
            "LSR": [ 3978 ],
            "Q": [ 3952 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3978 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3956 ],
            "LSR": [ 3979 ],
            "Q": [ 3954 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3979 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 3958 ],
            "LSR": [ 3980 ],
            "Q": [ 3956 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3980 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3943 ],
            "CLK": [ 2 ],
            "DI": [ 13 ],
            "LSR": [ 3981 ],
            "Q": [ 3958 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3981 ]
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3974 ]
          }
        }
      },
      "netnames": {
        "addr_prefixo": {
          "hide_name": 0,
          "bits": [ 2624, 2622, 2605, 2606, 2607, 2608, 2612, 2593, 2595, 2596, 2597, 2598, 2600, 2601, 2602, 2603 ],
          "attributes": {
            "src": "hdl/top.sv:69.14-69.26"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "hdl/top.sv:2.17-2.23"
          }
        },
        "cpu.alu_out": {
          "hide_name": 0,
          "bits": [ 19, 218, 204, 195, 186, 177, 170, 164, 156, 147, 138, 129, 110, 101, 92, 83, 76, 70, 64, 58, 50, 41, 263, 257, 251, 245, 237, 228, 215, 125, 37, 34 ],
          "attributes": {
            "hdlname": "cpu alu_out",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1221.13-1221.20"
          }
        },
        "cpu.alu_out_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_10_ALUT": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_10_BLUT": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_10_C0": {
          "hide_name": 0,
          "bits": [ 31, 42, 43, 44, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_11_ALUT": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_11_BLUT": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_11_C0": {
          "hide_name": 0,
          "bits": [ 31, 51, 52, 53, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_12_ALUT": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_12_BLUT": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_13_ALUT": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_13_BLUT": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_14_ALUT": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_14_BLUT": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_15_ALUT": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_15_BLUT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_16_ALUT": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_16_BLUT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_16_C0": {
          "hide_name": 0,
          "bits": [ 31, 84, 85, 86, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_17_ALUT": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_17_BLUT": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_17_C0": {
          "hide_name": 0,
          "bits": [ 31, 93, 94, 95, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_18_ALUT": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_18_BLUT": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_18_C0": {
          "hide_name": 0,
          "bits": [ 31, 102, 103, 104, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_19_ALUT": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_19_BLUT": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_19_C0": {
          "hide_name": 0,
          "bits": [ 31, 111, 112, 113, 109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_20_ALUT": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_20_BLUT": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_20_C0": {
          "hide_name": 0,
          "bits": [ 31, 130, 131, 132, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_21_ALUT": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_21_BLUT": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_21_C0": {
          "hide_name": 0,
          "bits": [ 31, 139, 140, 141, 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_22_ALUT": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_22_BLUT": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_22_C0": {
          "hide_name": 0,
          "bits": [ 31, 148, 149, 150, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_23_ALUT": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_23_BLUT": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_23_C0": {
          "hide_name": 0,
          "bits": [ 31, 157, 158, 159, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_24_ALUT": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_24_BLUT": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_25_ALUT": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_25_BLUT": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_26_ALUT": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_26_BLUT": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_26_C0": {
          "hide_name": 0,
          "bits": [ 31, 178, 179, 180, 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_27_ALUT": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_27_BLUT": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_27_C0": {
          "hide_name": 0,
          "bits": [ 31, 187, 188, 189, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_28_ALUT": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_28_BLUT": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_28_C0": {
          "hide_name": 0,
          "bits": [ 31, 196, 197, 198, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_29_ALUT": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_29_BLUT": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_29_C0": {
          "hide_name": 0,
          "bits": [ 31, 205, 206, 207, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_30_ALUT": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_30_BLUT": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_4_C0": {
          "hide_name": 0,
          "bits": [ 31, 229, 230, 231, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_5_ALUT": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_5_BLUT": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_5_C0": {
          "hide_name": 0,
          "bits": [ 31, 238, 239, 240, 236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_6_ALUT": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_6_BLUT": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_7_ALUT": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_7_BLUT": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_8_ALUT": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_8_BLUT": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_9_ALUT": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_9_BLUT": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 267, 268, 269, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 3982, 2289, 3983, 2300, 3984, 2290, 3985, 2291, 3986, 2299, 3987, 2302, 3988, 2301, 3989, 2298, 3990, 2296, 3991, 2297, 3992, 2295, 3993, 2293, 3994, 2294, 3995, 2292, 3996, 274, 3997, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3998, 2288, 3999, 2337, 4000, 2303, 4001, 2304, 4002, 2336, 4003, 2339, 4004, 2338, 4005, 2327, 4006, 2321, 4007, 2322, 4008, 2316, 4009, 2310, 4010, 2311, 4011, 2305, 4012, 272, 4013, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.alu_out_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.alu_out_q": {
          "hide_name": 0,
          "bits": [ 303, 302, 300, 299, 298, 297, 296, 295, 294, 293, 292, 291, 289, 288, 287, 286, 285, 284, 283, 282, 281, 280, 309, 308, 307, 306, 305, 304, 301, 290, 279, 278 ],
          "attributes": {
            "hdlname": "cpu alu_out_q",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1221.22-1221.31"
          }
        },
        "cpu.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "cpu clk",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:90.8-90.11"
          }
        },
        "cpu.compressed_instr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu compressed_instr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:662.6-662.22"
          }
        },
        "cpu.count_cycle": {
          "hide_name": 0,
          "bits": [ 438, 439, 378, 379, 466, 467, 316, 317, 310, 311, 434, 435, 424, 425, 419, 420, 414, 415, 409, 410, 404, 405, 399, 400, 394, 395, 389, 390, 384, 385, 367, 368, 362, 363, 357, 358, 352, 353, 347, 348, 342, 343, 337, 338, 332, 333, 327, 328, 321, 322, 462, 463, 457, 458, 452, 453, 447, 448, 442, 443, 429, 430, 372, 373 ],
          "attributes": {
            "hdlname": "cpu count_cycle",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:175.13-175.24"
          }
        },
        "cpu.count_cycle_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 438, 380, 4014, 381, 4015, 318, 4016, 312, 4017, 313, 4018, 426, 4019, 421, 4020, 416, 4021, 411, 4022, 406, 4023, 401, 4024, 396, 4025, 391, 4026, 386, 4027, 369, 4028, 364, 4029, 359, 4030, 354, 4031, 349, 4032, 344, 4033, 339, 4034, 334, 4035, 329, 4036, 323, 4037, 324, 4038, 459, 4039, 454, 4040, 449, 4041, 444, 4042, 431, 4043, 374, 4044, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 63"
          }
        },
        "cpu.count_cycle_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 438, 380, 4014, 381, 4015, 318, 4016, 312, 4017, 313, 4018, 426, 4019, 421, 4020, 416, 4021, 411, 4022, 406, 4023, 401, 4024, 396, 4025, 391, 4026, 386, 4027, 369, 4028, 364, 4029, 359, 4030, 354, 4031, 349, 4032, 344, 4033, 339, 4034, 334, 4035, 329, 4036, 323, 4037, 324, 4038, 459, 4039, 454, 4040, 449, 4041, 444, 4042, 431, 4043, 374, 4044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63"
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_31_LSR": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_32_LSR": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_33_LSR": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_34_LSR": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_35_LSR": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_36_LSR": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_37_LSR": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_38_LSR": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_39_LSR": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_40_LSR": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_41_LSR": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_42_LSR": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_43_LSR": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_44_LSR": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_45_LSR": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_46_LSR": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_47_LSR": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_48_LSR": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_49_LSR": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_50_LSR": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_51_LSR": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_52_LSR": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_53_LSR": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_54_LSR": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_55_LSR": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_56_LSR": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_57_LSR": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_58_LSR": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_59_LSR": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_60_LSR": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_61_LSR": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_62_LSR": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_63_LSR": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 440, 441, 382, 383, 468, 469, 319, 320, 314, 315, 436, 437, 427, 428, 422, 423, 417, 418, 412, 413, 407, 408, 402, 403, 397, 398, 392, 393, 387, 388, 370, 371, 365, 366, 360, 361, 355, 356, 350, 351, 345, 346, 340, 341, 335, 336, 330, 331, 325, 326, 464, 465, 460, 461, 455, 456, 450, 451, 445, 446, 432, 433, 376, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1433.28-1433.43|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.count_cycle_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "cpu.count_instr": {
          "hide_name": 0,
          "bits": [ 662, 663, 602, 603, 690, 691, 540, 541, 534, 535, 658, 659, 648, 649, 643, 644, 638, 639, 633, 634, 628, 629, 623, 624, 618, 619, 613, 614, 608, 609, 591, 592, 586, 587, 581, 582, 576, 577, 571, 572, 566, 567, 561, 562, 556, 557, 551, 552, 545, 546, 686, 687, 681, 682, 676, 677, 671, 672, 666, 667, 653, 654, 596, 597 ],
          "attributes": {
            "hdlname": "cpu count_instr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:175.26-175.37"
          }
        },
        "cpu.count_instr_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 662, 604, 4045, 605, 4046, 542, 4047, 536, 4048, 537, 4049, 650, 4050, 645, 4051, 640, 4052, 635, 4053, 630, 4054, 625, 4055, 620, 4056, 615, 4057, 610, 4058, 593, 4059, 588, 4060, 583, 4061, 578, 4062, 573, 4063, 568, 4064, 563, 4065, 558, 4066, 553, 4067, 547, 4068, 548, 4069, 683, 4070, 678, 4071, 673, 4072, 668, 4073, 655, 4074, 598, 4075, 599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 63"
          }
        },
        "cpu.count_instr_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 662, 604, 4045, 605, 4046, 542, 4047, 536, 4048, 537, 4049, 650, 4050, 645, 4051, 640, 4052, 635, 4053, 630, 4054, 625, 4055, 620, 4056, 615, 4057, 610, 4058, 593, 4059, 588, 4060, 583, 4061, 578, 4062, 573, 4063, 568, 4064, 563, 4065, 558, 4066, 553, 4067, 547, 4068, 548, 4069, 683, 4070, 678, 4071, 673, 4072, 668, 4073, 655, 4074, 598, 4075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63"
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_31_LSR": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_32_LSR": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_33_LSR": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_34_LSR": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_35_LSR": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_36_LSR": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_37_LSR": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_38_LSR": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_39_LSR": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_40_LSR": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_41_LSR": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_42_LSR": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_43_LSR": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_44_LSR": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_45_LSR": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_46_LSR": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_47_LSR": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_48_LSR": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_49_LSR": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_50_LSR": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_51_LSR": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_52_LSR": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_53_LSR": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_54_LSR": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_55_LSR": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_56_LSR": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_57_LSR": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_58_LSR": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_59_LSR": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_60_LSR": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_61_LSR": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_62_LSR": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_63_LSR": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 664, 665, 606, 607, 692, 693, 543, 544, 538, 539, 660, 661, 651, 652, 646, 647, 641, 642, 636, 637, 631, 632, 626, 627, 621, 622, 616, 617, 611, 612, 594, 595, 589, 590, 584, 585, 579, 580, 574, 575, 569, 570, 564, 565, 559, 560, 554, 555, 549, 550, 688, 689, 684, 685, 679, 680, 674, 675, 669, 670, 656, 657, 600, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1564.22-1564.37|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.count_instr_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "cpu.cpu_state": {
          "hide_name": 0,
          "bits": [ 805, 789, 768, 782, 776, 762, 760 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 763, 764, 765, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 765, 777, 768, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_4_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 788, 768, 2352, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 796, 797, 798, 771, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 805, 806, 771, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpu_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.0.0_DO": {
          "hide_name": 0,
          "bits": [ 857, 820, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 830, 819, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 833, 852, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 834, 818, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 835, 863, 842, 853, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 817, 836, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 837, 862, 841, 853, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 838, 840, 4076, 844, 4077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 840, 4078, 844, 4079, 845, 4080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 842, 4081, 851, 4082, 847, 4083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 850, 848, 854, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 841, 842, 850, 851, 846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1850.16-1850.26|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.cpuregs.0.0_DO_3_LUT4_A_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 858, 864, 856, 853, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_DO_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.0.0_DO_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.0.0_DO_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
          }
        },
        "cpu.cpuregs.0.0_WRE": {
          "hide_name": 0,
          "bits": [ 829, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/techmap.v:614.34-614.35"
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 869, 868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.0_WRE_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 826, 825, 871, 872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO": {
          "hide_name": 0,
          "bits": [ 940, 882, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 931, 881, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 932, 1036, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 933, 880, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 934, 1075, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 935, 879, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 936, 861, 939, 853, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 846, 848, 849, 843, 855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.1_DO_3_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.0.1_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 941, 1037, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO": {
          "hide_name": 0,
          "bits": [ 890, 945, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_1": {
          "hide_name": 0,
          "bits": [ 889, 944, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 946, 1067, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_2": {
          "hide_name": 0,
          "bits": [ 888, 943, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 947, 1031, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_3": {
          "hide_name": 0,
          "bits": [ 887, 942, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 948, 1030, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.2_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 949, 1068, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO": {
          "hide_name": 0,
          "bits": [ 898, 953, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_1": {
          "hide_name": 0,
          "bits": [ 897, 952, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 954, 1057, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_2": {
          "hide_name": 0,
          "bits": [ 896, 951, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 955, 1063, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_3": {
          "hide_name": 0,
          "bits": [ 895, 950, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 956, 1062, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.3_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 957, 1058, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO": {
          "hide_name": 0,
          "bits": [ 906, 961, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_1": {
          "hide_name": 0,
          "bits": [ 905, 960, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 962, 1042, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_2": {
          "hide_name": 0,
          "bits": [ 904, 959, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 963, 1051, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_3": {
          "hide_name": 0,
          "bits": [ 903, 958, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 964, 1050, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.4_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 965, 1043, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO": {
          "hide_name": 0,
          "bits": [ 914, 969, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_1": {
          "hide_name": 0,
          "bits": [ 913, 968, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 970, 1107, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_2": {
          "hide_name": 0,
          "bits": [ 912, 967, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 971, 1115, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_3": {
          "hide_name": 0,
          "bits": [ 911, 966, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 972, 1114, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.5_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 973, 1108, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO": {
          "hide_name": 0,
          "bits": [ 922, 977, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_1": {
          "hide_name": 0,
          "bits": [ 921, 976, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 978, 1095, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_2": {
          "hide_name": 0,
          "bits": [ 920, 975, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 979, 1101, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_3": {
          "hide_name": 0,
          "bits": [ 919, 974, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 980, 1100, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.6_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 981, 1096, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO": {
          "hide_name": 0,
          "bits": [ 930, 985, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_1": {
          "hide_name": 0,
          "bits": [ 929, 984, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 986, 1079, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_2": {
          "hide_name": 0,
          "bits": [ 928, 983, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 987, 1089, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_3": {
          "hide_name": 0,
          "bits": [ 927, 982, 831, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 988, 1088, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.0.7_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 989, 1080, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO": {
          "hide_name": 0,
          "bits": [ 1120, 993, 999, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_1": {
          "hide_name": 0,
          "bits": [ 998, 992, 999, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1005, 1001, 1021, 1010, 1007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1011, 1012, 1013, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_1_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1015, 991, 999, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1018, 1016, 1021, 1024, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.0_DO_2_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.0_DO_3": {
          "hide_name": 0,
          "bits": [ 990, 1026, 999, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1000, 1027, 803, 1028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1028, 1019, 1006, 1087, 1077, 1078, 1040, 1041, 1034, 1035, 1069, 1070, 1065, 1066, 1060, 1061, 1055, 1056, 1048, 1049, 1116, 1117, 1112, 1113, 1105, 1106, 1098, 1099, 1093, 1094, 1083, 1084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 4084, 1073, 4085, 1076, 4086, 1039, 4087, 1032, 4088, 1033, 4089, 1064, 4090, 1059, 4091, 1054, 4092, 1046, 4093, 1047, 4094, 1111, 4095, 1104, 4096, 1097, 4097, 1092, 4098, 1081, 4099, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 4084, 1073, 4085, 1076, 4086, 1039, 4087, 1032, 4088, 1033, 4089, 1064, 4090, 1059, 4091, 1054, 4092, 1046, 4093, 1047, 4094, 1111, 4095, 1104, 4096, 1097, 4097, 1092, 4098, 1081, 4099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1869.18-1869.39|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.cpuregs.1.0_DO_3_LUT4_A_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1118, 776, 1029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1123, 1121, 1021, 1127, 1124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1011, 1038, 1128, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.0_DO_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO": {
          "hide_name": 0,
          "bits": [ 1180, 1132, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1157, 1131, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1158, 1000, 1159, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1040, 1160, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1161, 1162, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1165, 1130, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1166, 1000, 1167, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1078, 1168, 1171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1169, 1170, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1422, 1129, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.1_DO_3_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1181, 1000, 1182, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1041, 1183, 1184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1119, 1257, 1254, 1251, 1223, 1217, 1216, 1185, 1215, 1212, 1209, 1287, 1206, 1203, 1200, 1314, 1197, 1194, 1244, 1341, 1241, 1238, 1235, 1368, 1232, 1229, 1226, 1395, 1220, 1191, 1188, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1486.3-1913.10|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs.1.1_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO": {
          "hide_name": 0,
          "bits": [ 1136, 1267, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_1": {
          "hide_name": 0,
          "bits": [ 1135, 1266, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1268, 1000, 1269, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1069, 1207, 1208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1270, 1271, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_2": {
          "hide_name": 0,
          "bits": [ 1134, 1265, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1273, 1000, 1274, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1035, 1210, 1211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1275, 1276, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_3": {
          "hide_name": 0,
          "bits": [ 1133, 1264, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1278, 1000, 1279, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1034, 1213, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1280, 1281, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1283, 1000, 1284, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1070, 1285, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.2_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1288, 1289, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO": {
          "hide_name": 0,
          "bits": [ 1140, 1294, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_1": {
          "hide_name": 0,
          "bits": [ 1139, 1293, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1295, 1000, 1296, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1060, 1198, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_2": {
          "hide_name": 0,
          "bits": [ 1138, 1292, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1300, 1000, 1301, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1066, 1201, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1302, 1303, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_3": {
          "hide_name": 0,
          "bits": [ 1137, 1291, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1305, 1000, 1306, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1065, 1204, 1205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1307, 1308, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1310, 1000, 1311, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1061, 1312, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.3_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1315, 1316, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO": {
          "hide_name": 0,
          "bits": [ 1144, 1321, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_1": {
          "hide_name": 0,
          "bits": [ 1143, 1320, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1322, 1000, 1323, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1048, 1242, 1243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1324, 1325, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_2": {
          "hide_name": 0,
          "bits": [ 1142, 1319, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1327, 1000, 1328, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1056, 1192, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1329, 1330, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_3": {
          "hide_name": 0,
          "bits": [ 1141, 1318, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1332, 1000, 1333, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1055, 1195, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1334, 1335, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1337, 1000, 1338, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1049, 1339, 1340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.4_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1342, 1343, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO": {
          "hide_name": 0,
          "bits": [ 1148, 1348, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_1": {
          "hide_name": 0,
          "bits": [ 1147, 1347, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1349, 1000, 1350, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1112, 1233, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1351, 1352, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_2": {
          "hide_name": 0,
          "bits": [ 1146, 1346, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1354, 1000, 1355, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1117, 1236, 1237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1356, 1357, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_3": {
          "hide_name": 0,
          "bits": [ 1145, 1345, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1359, 1000, 1360, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1116, 1239, 1240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1361, 1362, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1364, 1000, 1365, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1113, 1366, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.5_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1369, 1370, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO": {
          "hide_name": 0,
          "bits": [ 1152, 1375, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_1": {
          "hide_name": 0,
          "bits": [ 1151, 1374, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1376, 1000, 1377, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1098, 1224, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1378, 1379, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_2": {
          "hide_name": 0,
          "bits": [ 1150, 1373, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1381, 1000, 1382, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1106, 1227, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1383, 1384, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_3": {
          "hide_name": 0,
          "bits": [ 1149, 1372, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1386, 1000, 1387, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1105, 1230, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1388, 1389, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1391, 1000, 1392, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1099, 1393, 1394 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.6_DO_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1396, 1397, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO": {
          "hide_name": 0,
          "bits": [ 1156, 1402, 999, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_1": {
          "hide_name": 0,
          "bits": [ 1155, 1401, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1403, 1000, 1404, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1083, 1186, 1187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1405, 1406, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_2": {
          "hide_name": 0,
          "bits": [ 1154, 1400, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1409, 1000, 1410, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1094, 1189, 1190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_2_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1411, 1412, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_3": {
          "hide_name": 0,
          "bits": [ 1153, 1399, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1414, 1000, 1415, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 803, 1093, 1218, 1219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_3_LUT4_B_Z_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1416, 1417, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1258, 1259, 1021, 1260, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs.1.7_DO_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.cpuregs_wrdata": {
          "hide_name": 0,
          "bits": [ 813, 814, 815, 816, 875, 876, 877, 878, 883, 884, 885, 886, 891, 892, 893, 894, 899, 900, 901, 902, 907, 908, 909, 910, 915, 916, 917, 918, 923, 924, 925, 926 ],
          "attributes": {
            "hdlname": "cpu cpuregs_wrdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1304.13-1304.27"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_10_A": {
          "hide_name": 0,
          "bits": [ 1427, 1429, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_10_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1672, 1440, 1430, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11_A": {
          "hide_name": 0,
          "bits": [ 1433, 1434, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_11_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1450, 1439, 1436, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12_A": {
          "hide_name": 0,
          "bits": [ 1442, 1443, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_12_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1449, 1458, 1445, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13_A": {
          "hide_name": 0,
          "bits": [ 1452, 1453, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_13_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1468, 1457, 1455, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14_A": {
          "hide_name": 0,
          "bits": [ 1460, 1461, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_14_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1467, 1476, 1463, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15_A": {
          "hide_name": 0,
          "bits": [ 1470, 1471, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_15_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1486, 1475, 1473, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16_A": {
          "hide_name": 0,
          "bits": [ 1478, 1479, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_16_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1485, 1494, 1481, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17_A": {
          "hide_name": 0,
          "bits": [ 1488, 1489, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_17_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1504, 1493, 1491, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18_A": {
          "hide_name": 0,
          "bits": [ 1496, 1497, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_18_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1503, 1512, 1499, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19_A": {
          "hide_name": 0,
          "bits": [ 1506, 1507, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_19_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1526, 1511, 1509, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1425, 1426, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_1_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1613, 1681, 1515, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20_A": {
          "hide_name": 0,
          "bits": [ 1519, 1520, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_20_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1525, 1534, 1522, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21_A": {
          "hide_name": 0,
          "bits": [ 1528, 1529, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_21_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1544, 1533, 1531, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22_A": {
          "hide_name": 0,
          "bits": [ 1536, 1537, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_22_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1543, 1552, 1539, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23_A": {
          "hide_name": 0,
          "bits": [ 1546, 1547, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_23_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1562, 1551, 1549, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24_A": {
          "hide_name": 0,
          "bits": [ 1554, 1555, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_24_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1561, 1570, 1557, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25_A": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_25_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1580, 1569, 1567, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26_A": {
          "hide_name": 0,
          "bits": [ 1572, 1573, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_26_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1579, 1588, 1575, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27_A": {
          "hide_name": 0,
          "bits": [ 1582, 1583, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_27_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1596, 1587, 1585, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28_A": {
          "hide_name": 0,
          "bits": [ 1590, 1591, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_28_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1595, 1603, 1593, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A": {
          "hide_name": 0,
          "bits": [ 1598, 1599, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_29_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1606, 1602, 1601, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 1517, 1518, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_2_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1612, 1624, 1609, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_30_A": {
          "hide_name": 0,
          "bits": [ 1617, 1017, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3_A": {
          "hide_name": 0,
          "bits": [ 1615, 1616, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_3_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1632, 1623, 1620, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4_A": {
          "hide_name": 0,
          "bits": [ 1626, 1627, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_4_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1631, 1640, 1629, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5_A": {
          "hide_name": 0,
          "bits": [ 1634, 1635, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_5_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1648, 1639, 1637, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6_A": {
          "hide_name": 0,
          "bits": [ 1642, 1644, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_6_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1647, 1656, 1645, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7_A": {
          "hide_name": 0,
          "bits": [ 1650, 1652, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_7_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1664, 1655, 1653, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8_A": {
          "hide_name": 0,
          "bits": [ 1658, 1660, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_8_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1663, 1671, 1661, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 1666, 1668, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1673, 1670, 1669, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1601, 1586, 4100, 1568, 4101, 1550, 4102, 1532, 4103, 1510, 4104, 1492, 4105, 1474, 4106, 1456, 4107, 1437, 4108, 1438, 4109, 1654, 4110, 1638, 4111, 1621, 4112, 1622, 4113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_9_A_LUT4_A_Z_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ "0", 4114, 1594, 4115, 1578, 4116, 1560, 4117, 1542, 4118, 1524, 4119, 1502, 4120, 1484, 4121, 1466, 4122, 1447, 4123, 1448, 4124, 1662, 4125, 1646, 4126, 1630, 4127, 1610, 4128, 1611, 4129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1423, 1424, 873, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1678, 1682, 1676, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1594, 4130, 1578, 4131, 1560, 4132, 1542, 4133, 1524, 4134, 1502, 4135, 1484, 4136, 1466, 4137, 1447, 4138, 1448, 4139, 1662, 4140, 1646, 4141, 1630, 4142, 1610, 4143, 1611, 4144, 1677, 4145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1606, 4146, 1596, 4147, 1580, 4148, 1562, 4149, 1544, 4150, 1526, 4151, 1504, 4152, 1486, 4153, 1468, 4154, 1450, 4155, 1673, 4156, 1664, 4157, 1648, 4158, 1632, 4159, 1613, 4160, 1679, 4161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_A_LUT4_A_Z_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1601, 1586, 4100, 1568, 4101, 1550, 4102, 1532, 4103, 1510, 4104, 1492, 4105, 1474, 4106, 1456, 4107, 1437, 4108, 1438, 4109, 1654, 4110, 1638, 4111, 1621, 4112, 1622, 4113, 1680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1560.21-1560.60|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 29"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1599, 1591, 1583, 1573, 1565, 1555, 1547, 1537, 1529, 1520, 1507, 1497, 1489, 1479, 1471, 1461, 1453, 1443, 1434, 1428, 1667, 1659, 1651, 1643, 1635, 1627, 1616, 1518, 1426, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1004, 1691, 4162, 1692, 4163, 1686, 4164, 1684, 4165, 1685, 4166, 1690, 4167, 1689, 4168, 1687, 4169, 1688, 4170, 1699, 4171, 1698, 4172, 1697, 4173, 1696, 4174, 1694, 4175, 1695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 29"
          }
        },
        "cpu.cpuregs_wrdata_LUT4_Z_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1004, 1691, 4162, 1692, 4163, 1686, 4164, 1684, 4165, 1685, 4166, 1690, 4167, 1689, 4168, 1687, 4169, 1688, 4170, 1699, 4171, 1698, 4172, 1697, 4173, 1696, 4174, 1694, 4175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1317.23-1317.55|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29"
          }
        },
        "cpu.cpuregs_wrdata_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.cpuregs_wrdata_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.dbg_mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 2653, 2651, 2649, 2647, 2645, 2643, 2641, 2639, 2637, 2635, 2632, 2630, 2628, 2626, 2624, 2622, 2605, 2606, 2607, 2608, 2612, 2593, 2595, 2596, 2597, 2598, 2600, 2601, 2602, 2603 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_addr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:186.14-186.26"
          }
        },
        "cpu.dbg_mem_rdata": {
          "hide_name": 0,
          "bits": [ 2976, 2959, 2942, 3014, 1935, 1934, 1933, 2488, 2866, 3009, 3007, 3005, 3018, 3016, 3003, 1853, 1849, 1845, 1856, 1176, 1873, 1869, 1865, 1876, 2862, 3026, 3024, 3022, 3020, 3011, 2996, 2994 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_rdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:189.14-189.27"
          }
        },
        "cpu.dbg_mem_ready": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_ready",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:185.7-185.20"
          }
        },
        "cpu.dbg_mem_valid": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_valid",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:183.7-183.20"
          }
        },
        "cpu.dbg_mem_wdata": {
          "hide_name": 0,
          "bits": [ 3069, 3068, 3066, 3065, 3064, 3063, 3062, 3061, 3060, 3059, 3058, 3057, 3055, 3054, 3053, 3052, 3051, 3050, 3049, 3048, 3047, 3046, 3075, 3074, 3073, 3072, 3071, 3070, 3067, 3056, 3045, 3044 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_wdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:187.14-187.27"
          }
        },
        "cpu.dbg_mem_wstrb": {
          "hide_name": 0,
          "bits": [ 3099, 3100, 3097, 3098 ],
          "attributes": {
            "hdlname": "cpu dbg_mem_wstrb",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:188.14-188.27"
          }
        },
        "cpu.decoded_imm": {
          "hide_name": 0,
          "bits": [ 1071, 1072, 1085, 1086, 1074, 1075, 1036, 1037, 1030, 1031, 1067, 1068, 1062, 1063, 1057, 1058, 1050, 1051, 1042, 1043, 1114, 1115, 1107, 1108, 1100, 1101, 1095, 1096, 1088, 1089, 1079, 1080 ],
          "attributes": {
            "hdlname": "cpu decoded_imm",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:657.13-657.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 1755, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1120.4-1133.11|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 800, 769, 1756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D": {
          "hide_name": 0,
          "bits": [ 1756, 1761, 1762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_1_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D": {
          "hide_name": 0,
          "bits": [ 1756, 1766, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_2_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D": {
          "hide_name": 0,
          "bits": [ 1756, 1771, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_3_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D": {
          "hide_name": 0,
          "bits": [ 1756, 1776, 1777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_4_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 769, 1756, 1759, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1755, 1704, 1706, 1729, 1751, 1805, 1807, 1809, 1811, 1813, 1815, 1708, 1711, 1713, 1715, 1717, 1719, 1721, 1723, 1725, 1727, 1731, 1733, 1735, 1737, 1739, 1741, 1743, 1745, 1747, 1749, 1753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1120.4-1133.11|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_12_D": {
          "hide_name": 0,
          "bits": [ 790, 1179, 1784, 1785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_13_D": {
          "hide_name": 0,
          "bits": [ 790, 1465, 1784, 1786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_14_D": {
          "hide_name": 0,
          "bits": [ 790, 1464, 1784, 1788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_15_D": {
          "hide_name": 0,
          "bits": [ 790, 1483, 1784, 1790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_16_D": {
          "hide_name": 0,
          "bits": [ 790, 1482, 1784, 1792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_17_D": {
          "hide_name": 0,
          "bits": [ 790, 1501, 1784, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_18_D": {
          "hide_name": 0,
          "bits": [ 790, 1500, 1784, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_9_D": {
          "hide_name": 0,
          "bits": [ 1002, 1781, 1757, 1783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_A_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 790, 1523, 1784, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
          }
        },
        "cpu.decoded_imm_j": {
          "hide_name": 0,
          "bits": [ "0", 863, 852, 864, 861, 1576, 1577, 1558, 1559, 1540, 1541, 862, 1523, 1500, 1501, 1482, 1483, 1464, 1465, 1179, 1446, 1446, 1446, 1446, 1446, 1446, 1446, 1446, 1446, 1446, 1446, 1446 ],
          "attributes": {
            "hdlname": "cpu decoded_imm_j",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:657.26-657.39"
          }
        },
        "cpu.decoded_rd": {
          "hide_name": 0,
          "bits": [ 1833, 1831, 1829, 1837, 1835 ],
          "attributes": {
            "hdlname": "cpu decoded_rd",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:655.26-655.36"
          }
        },
        "cpu.decoded_rs": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu decoded_rs",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1307.26-1307.36"
          }
        },
        "cpu.decoded_rs1": {
          "hide_name": 0,
          "bits": [ 1482, 1483, 1464, 1465, 1179 ],
          "attributes": {
            "hdlname": "cpu decoded_rs1",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:655.38-655.49"
          }
        },
        "cpu.decoded_rs1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1839, 1000, 1840, 1021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_rs1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1483, 1482, 1838, 1003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs1_LUT4_D_1_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs1_LUT4_D_2_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs1_LUT4_D_3_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs1_LUT4_D_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 994, 995, 996, 997, 999 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs2": {
          "hide_name": 0,
          "bits": [ 862, 863, 852, 864, 861 ],
          "attributes": {
            "hdlname": "cpu decoded_rs2",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:656.12-656.23"
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs2_LUT4_D_1_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs2_LUT4_D_2_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs2_LUT4_D_3_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
          }
        },
        "cpu.decoded_rs2_LUT4_D_Z_PFUMX_BLUT_Z_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 821, 822, 823, 824, 832 ],
          "attributes": {
          }
        },
        "cpu.decoder_pseudo_trigger": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
            "hdlname": "cpu decoder_pseudo_trigger",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:660.6-660.28"
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 790, 1703, 1710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoder_pseudo_trigger_LUT4_C_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1781, 1002, 1882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoder_pseudo_trigger_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
          }
        },
        "cpu.decoder_trigger": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
            "hdlname": "cpu decoder_trigger",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:658.6-658.21"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 15, 16, 867, 1890, 800, 797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.decoder_trigger_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.do_waitirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu do_waitirq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1219.6-1219.16"
          }
        },
        "cpu.instr_add": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
            "hdlname": "cpu instr_add",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.6-650.15"
          }
        },
        "cpu.instr_add_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1068.19-1068.101"
          }
        },
        "cpu.instr_add_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
          }
        },
        "cpu.instr_addi": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
            "hdlname": "cpu instr_addi",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.6-649.16"
          }
        },
        "cpu.instr_addi_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1057.19-1057.65"
          }
        },
        "cpu.instr_addi_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "cpu.instr_and": {
          "hide_name": 0,
          "bits": [ 1907 ],
          "attributes": {
            "hdlname": "cpu instr_and",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.105-650.114"
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1077.19-1077.101"
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1910 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_and_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "cpu.instr_andi": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
            "hdlname": "cpu instr_andi",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.66-649.76"
          }
        },
        "cpu.instr_andi_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1062.19-1062.65"
          }
        },
        "cpu.instr_andi_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "cpu.instr_auipc": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
            "hdlname": "cpu instr_auipc",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:646.17-646.28"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:868.21-868.57"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1915, 1916, 1917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1918 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.instr_beq": {
          "hide_name": 0,
          "bits": [ 1939 ],
          "attributes": {
            "hdlname": "cpu instr_beq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.6-647.15"
          }
        },
        "cpu.instr_beq_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1040.19-1040.79"
          }
        },
        "cpu.instr_beq_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "cpu.instr_bge": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
            "hdlname": "cpu instr_bge",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.39-647.48"
          }
        },
        "cpu.instr_bge_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.instr_bge_LUT4_D_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1949 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.instr_bge_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.instr_bge_LUT4_D_3_Z": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.instr_bge_LUT4_D_3_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.instr_bge_LUT4_D_3_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B": {
          "hide_name": 0,
          "bits": [ 2399, 1950, 2095, 2400, 1948, 1954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1984, 1985, 1989, 1990, 1987, 1988, 1966, 1967, 1961, 1962, 1980, 1981, 1978, 1979, 1975, 1976, 1972, 1973, 2014, 2015, 2010, 2011, 2007, 2008, 2002, 2003, 1997, 1998, 1994, 1995, 1957, 1958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 4207, 1983, 4208, 1986, 4209, 1965, 4210, 1959, 4211, 1960, 4212, 1977, 4213, 1974, 4214, 1970, 4215, 1971, 4216, 2009, 4217, 2006, 4218, 2001, 4219, 1996, 4220, 1993, 4221, 1956, 4222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1243.14-1243.31|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD": {
          "hide_name": 0,
          "bits": [ 2036, 2037, 2038, 2039, 2027, 2024, 2021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2045 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2046 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 2049 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_2_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1": {
          "hide_name": 0,
          "bits": [ 2055 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_3_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2060 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_1_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.instr_bge_LUT4_D_4_B_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 2078, 2079, 2080, 2081, 2069, 2066, 2018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_bge_LUT4_D_4_Z": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.instr_bge_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.instr_bge_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.instr_bge_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 2085 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.instr_bge_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1043.19-1043.79"
          }
        },
        "cpu.instr_bge_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2087 ],
          "attributes": {
          }
        },
        "cpu.instr_bgeu": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
            "hdlname": "cpu instr_bgeu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.62-647.72"
          }
        },
        "cpu.instr_bgeu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1045.19-1045.79"
          }
        },
        "cpu.instr_bgeu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "cpu.instr_blt": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
            "hdlname": "cpu instr_blt",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.28-647.37"
          }
        },
        "cpu.instr_blt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2091 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1042.19-1042.79"
          }
        },
        "cpu.instr_blt_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
          }
        },
        "cpu.instr_bltu": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
            "hdlname": "cpu instr_bltu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.50-647.60"
          }
        },
        "cpu.instr_bltu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2099 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1044.19-1044.79"
          }
        },
        "cpu.instr_bltu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
          }
        },
        "cpu.instr_bne": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
            "hdlname": "cpu instr_bne",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:647.17-647.26"
          }
        },
        "cpu.instr_bne_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1041.19-1041.79"
          }
        },
        "cpu.instr_bne_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2102 ],
          "attributes": {
          }
        },
        "cpu.instr_fence": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "hdlname": "cpu instr_fence",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:651.88-651.99"
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1088.20-1088.73"
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_fence_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
          }
        },
        "cpu.instr_getq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_getq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.6-652.16"
          }
        },
        "cpu.instr_jal": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "hdlname": "cpu instr_jal",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:646.30-646.39"
          }
        },
        "cpu.instr_jal_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:869.21-869.57"
          }
        },
        "cpu.instr_jalr": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "hdlname": "cpu instr_jalr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:646.41-646.51"
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:870.21-870.95"
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_jalr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_lb": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
            "hdlname": "cpu instr_lb",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.6-648.14"
          }
        },
        "cpu.instr_lb_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2121 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1047.19-1047.70"
          }
        },
        "cpu.instr_lbu": {
          "hide_name": 0,
          "bits": [ 2123 ],
          "attributes": {
            "hdlname": "cpu instr_lbu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.36-648.45"
          }
        },
        "cpu.instr_lbu_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_lbu_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2162, 2127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lbu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2128 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1050.19-1050.70"
          }
        },
        "cpu.instr_lh": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
            "hdlname": "cpu instr_lh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.16-648.24"
          }
        },
        "cpu.instr_lh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2131 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1048.19-1048.70"
          }
        },
        "cpu.instr_lhu": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
            "hdlname": "cpu instr_lhu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.47-648.56"
          }
        },
        "cpu.instr_lhu_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_lhu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2134 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1051.19-1051.70"
          }
        },
        "cpu.instr_lui": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "hdlname": "cpu instr_lui",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:646.6-646.15"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:867.21-867.57"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1915, 2283, 2284, 2136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2137 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.instr_lw": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
            "hdlname": "cpu instr_lw",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.26-648.34"
          }
        },
        "cpu.instr_lw_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2161, 1011, 2126, 2152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 317, 2152, 2153, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2156, 572, 2157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_B_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1884, 768, 2198, 2154, 2160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 2132, 2129, 2124, 1884, 2162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2213, 2212, 2211, 2359, 2163, 2166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_lw_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_lw_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_lw_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2167 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1049.19-1049.70"
          }
        },
        "cpu.instr_maskirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_maskirq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.44-652.57"
          }
        },
        "cpu.instr_or": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
            "hdlname": "cpu instr_or",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.95-650.103"
          }
        },
        "cpu.instr_or_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2172, 2106, 1940, 1897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_or_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 27, 31, 1014, 1982, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1076.19-1076.101"
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_or_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "cpu.instr_ori": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "hdlname": "cpu instr_ori",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.55-649.64"
          }
        },
        "cpu.instr_ori_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1061.19-1061.65"
          }
        },
        "cpu.instr_ori_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
          }
        },
        "cpu.instr_rdcycle": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
            "hdlname": "cpu instr_rdcycle",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:651.6-651.19"
          }
        },
        "cpu.instr_rdcycle_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1079.22-1080.123"
          }
        },
        "cpu.instr_rdcycle_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2180, 2184, 2182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_rdcycleh": {
          "hide_name": 0,
          "bits": [ 2159 ],
          "attributes": {
            "hdlname": "cpu instr_rdcycleh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:651.21-651.35"
          }
        },
        "cpu.instr_rdcycleh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1081.22-1082.123"
          }
        },
        "cpu.instr_rdinstr": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
            "hdlname": "cpu instr_rdinstr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:651.37-651.50"
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1083.24-1083.102"
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2180, 2186, 2184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2180, 2186, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_rdinstrh": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
            "hdlname": "cpu instr_rdinstrh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:651.52-651.66"
          }
        },
        "cpu.instr_rdinstrh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2193 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1084.24-1084.102"
          }
        },
        "cpu.instr_retirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_retirq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.30-652.42"
          }
        },
        "cpu.instr_sb": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "hdlname": "cpu instr_sb",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.58-648.66"
          }
        },
        "cpu.instr_sb_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_sb_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sb_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 2213, 2212, 2211, 2477, 2200, 2197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sb_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1053.19-1053.62"
          }
        },
        "cpu.instr_sb_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1922, 2112, 1901, 2113, 2111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_setq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_setq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.18-652.28"
          }
        },
        "cpu.instr_sh": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
            "hdlname": "cpu instr_sh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.68-648.76"
          }
        },
        "cpu.instr_sh_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2236, 2241, 2205, 2098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sh_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2206, 1884, 2198, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sh_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2207 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_sh_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 2213, 2212, 2211, 2358, 2215, 2209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2124, 1884, 2162, 2210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sh_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1054.19-1054.62"
          }
        },
        "cpu.instr_sh_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2103, 769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
            "hdlname": "cpu instr_sll",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.28-650.37"
          }
        },
        "cpu.instr_sll_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 779, 2218, 802, 2219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 779, 780, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 838, 839, 2221, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 800, 782, 801, 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2226, 2222, 2223, 2224, 2220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 803, 1077, 1221, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_LUT4_B_Z_LUT4_Z_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2227, 2228, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sll_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1070.19-1070.101"
          }
        },
        "cpu.instr_sll_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "cpu.instr_slli": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "attributes": {
            "hdlname": "cpu instr_slli",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.78-649.88"
          }
        },
        "cpu.instr_slli_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1064.19-1064.101"
          }
        },
        "cpu.instr_slt": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
            "hdlname": "cpu instr_slt",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.39-650.48"
          }
        },
        "cpu.instr_slt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1071.19-1071.101"
          }
        },
        "cpu.instr_slt_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "cpu.instr_slti": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
            "hdlname": "cpu instr_slti",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.18-649.28"
          }
        },
        "cpu.instr_slti_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1058.19-1058.65"
          }
        },
        "cpu.instr_slti_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
          }
        },
        "cpu.instr_sltiu": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "hdlname": "cpu instr_sltiu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.30-649.41"
          }
        },
        "cpu.instr_sltiu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1059.19-1059.65"
          }
        },
        "cpu.instr_sltiu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "cpu.instr_sltu": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
            "hdlname": "cpu instr_sltu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.50-650.60"
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1072.19-1072.101"
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sltu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
          }
        },
        "cpu.instr_sra": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
            "hdlname": "cpu instr_sra",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.84-650.93"
          }
        },
        "cpu.instr_sra_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1407, 779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1075.19-1075.101"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2088, 1900, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1795, 2255, 1900, 2217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1799, 1782, 2256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1900, 1804, 1797, 1795, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_sra_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2254 ],
          "attributes": {
          }
        },
        "cpu.instr_srai": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
            "hdlname": "cpu instr_srai",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.102-649.112"
          }
        },
        "cpu.instr_srai_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1066.19-1066.101"
          }
        },
        "cpu.instr_srl": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
            "hdlname": "cpu instr_srl",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.73-650.82"
          }
        },
        "cpu.instr_srl_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1011, 178, 1025, 855, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 2262, 843, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ "1", 4223, 2264, 4224, 2263, 4225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1835.37-1835.48|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "cpu.instr_srl_LUT4_B_Z_LUT4_Z_1_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2267, 2268, 2265, 2266, 4226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1835.37-1835.48|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "cpu.instr_srl_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1074.19-1074.101"
          }
        },
        "cpu.instr_srl_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
          }
        },
        "cpu.instr_srli": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
            "hdlname": "cpu instr_srli",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.90-649.100"
          }
        },
        "cpu.instr_srli_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1065.19-1065.101"
          }
        },
        "cpu.instr_sub": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "cpu instr_sub",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.17-650.26"
          }
        },
        "cpu.instr_sub_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1069.19-1069.101"
          }
        },
        "cpu.instr_sub_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
          }
        },
        "cpu.instr_sw": {
          "hide_name": 0,
          "bits": [ 2094 ],
          "attributes": {
            "hdlname": "cpu instr_sw",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:648.78-648.86"
          }
        },
        "cpu.instr_sw_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1884, 2198, 2274, 3, 789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1055.19-1055.62"
          }
        },
        "cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2190, 2191, 2168, 2192, 2189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.instr_timer": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_timer",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.74-652.85"
          }
        },
        "cpu.instr_waitirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu instr_waitirq",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:652.59-652.72"
          }
        },
        "cpu.instr_xor": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
            "hdlname": "cpu instr_xor",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:650.62-650.71"
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1073.19-1073.101"
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.instr_xor_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
          }
        },
        "cpu.instr_xori": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
            "hdlname": "cpu instr_xori",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:649.43-649.53"
          }
        },
        "cpu.instr_xori_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2280 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1060.19-1060.65"
          }
        },
        "cpu.instr_xori_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
          }
        },
        "cpu.is_alu_reg_imm": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
            "hdlname": "cpu is_alu_reg_imm",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:675.6-675.20"
          }
        },
        "cpu.is_alu_reg_imm_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:877.36-877.72"
          }
        },
        "cpu.is_alu_reg_reg": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "hdlname": "cpu is_alu_reg_reg",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:676.6-676.20"
          }
        },
        "cpu.is_alu_reg_reg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:878.36-878.72"
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "hdlname": "cpu is_beq_bne_blt_bge_bltu_bgeu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:673.6-673.34"
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:874.36-874.72"
          }
        },
        "cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
          }
        },
        "cpu.is_compare": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "cpu is_compare",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:677.6-677.16"
          }
        },
        "cpu.is_compare_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 219, 220, 221, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3982, 2289, 3983, 2300, 3984, 2290, 3985, 2291, 3986, 2299, 3987, 2302, 3988, 2301, 3989, 2298, 3990, 2296, 3991, 2297, 3992, 2295, 3993, 2293, 3994, 2294, 3995, 2292, 3996, 274, 3997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 25, 220, 209, 200, 191, 182, 172, 166, 161, 152, 143, 134, 115, 106, 97, 88, 78, 72, 66, 60, 55, 46, 265, 259, 253, 247, 242, 233, 223, 211, 117, 268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.50-1240.67|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3998, 2288, 3999, 2337, 4000, 2303, 4001, 2304, 4002, 2336, 4003, 2339, 4004, 2338, 4005, 2327, 4006, 2321, 4007, 2322, 4008, 2316, 4009, 2310, 4010, 2311, 4011, 2305, 4012, 272, 4013 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0": {
          "hide_name": 0,
          "bits": [ 222, 223, 224, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1": {
          "hide_name": 0,
          "bits": [ 210, 211, 212, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_1_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2309 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0": {
          "hide_name": 0,
          "bits": [ 252, 253, 254, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1": {
          "hide_name": 0,
          "bits": [ 246, 247, 248, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2315 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0": {
          "hide_name": 0,
          "bits": [ 264, 265, 266, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2317 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1": {
          "hide_name": 0,
          "bits": [ 258, 259, 260, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_3_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2320 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_4_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_5_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 165, 166, 167, 26, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_LUT4_A_Z_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 24, 219, 208, 199, 190, 181, 171, 165, 160, 151, 142, 133, 114, 105, 96, 87, 77, 71, 65, 59, 54, 45, 264, 258, 252, 246, 241, 232, 222, 210, 116, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1240.30-1240.47|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.is_compare_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_compare_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_compare_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:864.17-864.96"
          }
        },
        "cpu.is_compare_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2342 ],
          "attributes": {
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
            "hdlname": "cpu is_jalr_addi_slti_sltiu_xori_ori_andi",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:667.6-667.43"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 785, 774, 786, 768, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2351 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1101.45-1108.5"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
            "hdlname": "cpu is_lb_lh_lw_lbu_lhu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:665.6-665.25"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 812, 768, 770, 760, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2353 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2357, 1017, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2354 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:875.36-875.72"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1915, 2283, 2364, 2284, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_lui_auipc_jal": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "hdlname": "cpu is_lui_auipc_jal",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:664.6-664.22"
          }
        },
        "cpu.is_sb_sh_sw": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "hdlname": "cpu is_sb_sh_sw",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:668.6-668.17"
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:876.36-876.72"
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_sll_srl_sra": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
            "hdlname": "cpu is_sll_srl_sra",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:669.6-669.20"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 807, 808, 809, 853, 2348, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 807, 808, 809, 774, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2374 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 812, 777, 2395, 2375, 768, 2376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 799, 2357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2389 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1884, 2198, 762, 3, 2204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1853, 1793, 1482, 1178, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_sll_srl_sra_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2394 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1110.22-1114.5"
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2397, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2217, 1906, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_slli_srli_srai": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "hdlname": "cpu is_slli_srli_srai",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:666.6-666.23"
          }
        },
        "cpu.is_slli_srli_srai_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_slli_srli_srai_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1095.25-1099.5"
          }
        },
        "cpu.is_slti_blt_slt": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
            "hdlname": "cpu is_slti_blt_slt",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:671.6-671.21"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2403 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 800, 15, 16, 782, 2456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1950, 1943, 1944, 2399, 1948, 1954, 2405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2406 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2407 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 121, 2409, 122, 2410, 2408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 2432, 2433, 2437, 2438, 2435, 2436, 2420, 2421, 2417, 2418, 2429, 2430, 2427, 2428, 2424, 2425, 2454, 2455, 2452, 2453, 2449, 2450, 2446, 2447, 2443, 2444, 2440, 2441, 2412, 2413, 2414, 2410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_C0_CCU2C_S1_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 4207, 2431, 4227, 2434, 4228, 2419, 4229, 2415, 4230, 2416, 4231, 2426, 4232, 2422, 4233, 2423, 4234, 2451, 4235, 2448, 4236, 2445, 4237, 2442, 4238, 2439, 4239, 2411, 4240, 2409, 4241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1242.14-1242.49|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.is_slti_blt_slt_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.is_slti_blt_slt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5"
          }
        },
        "cpu.is_sltiu_bltu_sltu": {
          "hide_name": 0,
          "bits": [ 2400 ],
          "attributes": {
            "hdlname": "cpu is_sltiu_bltu_sltu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:672.6-672.24"
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.is_sltiu_bltu_sltu_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.is_sltiu_bltu_sltu_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:858.2-1167.5"
          }
        },
        "cpu.latched_branch": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "hdlname": "cpu latched_branch",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1204.6-1204.20"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2467 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.latched_branch_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2463 ],
          "attributes": {
          }
        },
        "cpu.latched_compr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu latched_compr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1205.6-1205.19"
          }
        },
        "cpu.latched_is_lb": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
            "hdlname": "cpu latched_is_lb",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1209.6-1209.19"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2485 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 2566, 2474, 2496, 760, 2508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2494 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2506, 2154, 2507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 552, 2510, 2511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2534, 2535, 2543, 2544, 2537, 2538, 2517, 2518, 2514, 2515, 2531, 2532, 2529, 2530, 2527, 2509, 2524, 2525, 2521, 2522, 2557, 2558, 2555, 2556, 2552, 2553, 2549, 2550, 2546, 2547, 2541, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 4242, 2533, 4243, 2536, 4244, 2516, 4245, 2512, 4246, 2513, 4247, 2528, 4248, 2526, 4249, 2523, 4250, 2519, 4251, 2520, 4252, 2554, 4253, 2551, 4254, 2548, 4255, 2545, 4256, 2539, 4257, 2540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "cpu.latched_is_lb_L6MUX21_SD_Z_LUT4_Z_B_LUT4_Z_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 4242, 2533, 4243, 2536, 4244, 2516, 4245, 2512, 4246, 2513, 4247, 2528, 4248, 2526, 4249, 2523, 4250, 2519, 4251, 2520, 4252, 2554, 4253, 2551, 4254, 2548, 4255, 2545, 4256, 2539, 4257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1806.16-1806.36|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.latched_is_lb_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2502, 2503, 2504, 2505, 2499, 2495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lb_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2499, 2995, 2560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lb_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
          }
        },
        "cpu.latched_is_lb_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
          }
        },
        "cpu.latched_is_lh": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
            "hdlname": "cpu latched_is_lh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1208.6-1208.19"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.latched_is_lh_L6MUX21_SD_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.latched_is_lh_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2503, 2866, 2505, 2862, 2571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
          }
        },
        "cpu.latched_is_lh_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
          }
        },
        "cpu.latched_rd": {
          "hide_name": 0,
          "bits": [ 825, 826, 827, 828, 869 ],
          "attributes": {
            "hdlname": "cpu latched_rd",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1210.26-1210.36"
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2577 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2579 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
          }
        },
        "cpu.latched_rd_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "cpu.latched_stalu": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "hdlname": "cpu latched_stalu",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1203.6-1203.19"
          }
        },
        "cpu.latched_stalu_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2584 ],
          "attributes": {
          }
        },
        "cpu.latched_stalu_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2585 ],
          "attributes": {
          }
        },
        "cpu.latched_store": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "hdlname": "cpu latched_store",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1202.6-1202.19"
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2586 ],
          "attributes": {
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1486.3-1913.10|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.latched_store_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
          }
        },
        "cpu.mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 2653, 2651, 2649, 2647, 2645, 2643, 2641, 2639, 2637, 2635, 2632, 2630, 2628, 2626, 2624, 2622, 2605, 2606, 2607, 2608, 2612, 2593, 2595, 2596, 2597, 2598, 2600, 2601, 2602, 2603 ],
          "attributes": {
            "hdlname": "cpu mem_addr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:97.20-97.28"
          }
        },
        "cpu.mem_addr_LUT4_A_2_Z": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_addr_PFUMX_C0_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_addr_PFUMX_C0_1_Z": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_addr_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_addr_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_addr_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_do_prefetch": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
            "hdlname": "cpu mem_do_prefetch",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:355.6-355.21"
          }
        },
        "cpu.mem_do_prefetch_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2661 ],
          "attributes": {
          }
        },
        "cpu.mem_do_prefetch_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2662 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1573.26-1573.54"
          }
        },
        "cpu.mem_do_rdata": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
            "hdlname": "cpu mem_do_rdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:357.6-357.18"
          }
        },
        "cpu.mem_do_rdata_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2663 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_do_rdata_LUT4_B_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 2664 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_do_rdata_LUT4_B_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_do_rdata_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.mem_do_rinst": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
            "hdlname": "cpu mem_do_rinst",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:356.6-356.18"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2667 ],
          "attributes": {
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2670 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2673 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2671 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2674 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2675 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 812, 2678, 2679, 768, 2376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 15, 16, 2680, 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_do_wdata": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "hdlname": "cpu mem_do_wdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:358.6-358.18"
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2682 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2683 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 2652, 2650, 2648, 2646, 2644, 2642, 2640, 2638, 2636, 2634, 2631, 2629, 2627, 2625, 2623, 2621, 2620, 2619, 2618, 2617, 2660, 2659, 2658, 2657, 2656, 2655, 2654, 2633, 2616, 2615 ],
          "attributes": {
            "hdlname": "cpu mem_la_addr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:105.20-105.31"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 2686 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2688 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2690 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2691 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2689 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2692 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2693 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 2687 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2694 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2698 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2699 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2702 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2704 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2705 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2706 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 2701 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2711 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2712 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2713 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2716 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2719 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2720 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1": {
          "hide_name": 0,
          "bits": [ 2715 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2725 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2727 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0": {
          "hide_name": 0,
          "bits": [ 2728 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2730 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2732 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2733 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2731 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2735 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2739 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2737 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2746 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2747 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2750 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2754 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2761 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1": {
          "hide_name": 0,
          "bits": [ 2757 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2767 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2765 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2768 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0": {
          "hide_name": 0,
          "bits": [ 2770 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2774 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2775 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2776 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2778 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2779 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2782 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2783 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2784 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2786 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2787 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2785 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2788 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2789 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2685 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2790 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2792 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_la_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2795 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_10_C": {
          "hide_name": 0,
          "bits": [ 42, 2799, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_11_C": {
          "hide_name": 0,
          "bits": [ 51, 2800, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_12_C": {
          "hide_name": 0,
          "bits": [ 1045, 2801, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_13_C": {
          "hide_name": 0,
          "bits": [ 1044, 2802, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_14_C": {
          "hide_name": 0,
          "bits": [ 1053, 2803, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_15_C": {
          "hide_name": 0,
          "bits": [ 1052, 2804, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_16_C": {
          "hide_name": 0,
          "bits": [ 84, 2805, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_17_C": {
          "hide_name": 0,
          "bits": [ 93, 2806, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_18_C": {
          "hide_name": 0,
          "bits": [ 102, 2807, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_19_C": {
          "hide_name": 0,
          "bits": [ 111, 2808, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 122, 2798, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_20_C": {
          "hide_name": 0,
          "bits": [ 130, 2810, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 1091, 2809, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 1090, 2812, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 229, 2813, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 238, 2814, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 1103, 2815, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 1102, 2816, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_8_C": {
          "hide_name": 0,
          "bits": [ 1110, 2817, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_9_C": {
          "hide_name": 0,
          "bits": [ 1109, 2818, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 270, 2796, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_addr_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 139, 2811, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_la_firstword": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu mem_la_firstword",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:362.7-362.23"
          }
        },
        "cpu.mem_la_firstword_xfer": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu mem_la_firstword_xfer",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:363.7-363.28"
          }
        },
        "cpu.mem_la_use_prefetched_high_word": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu mem_la_use_prefetched_high_word",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:372.7-372.38"
          }
        },
        "cpu.mem_la_wdata": {
          "hide_name": 0,
          "bits": [ 30, 1982, 206, 197, 188, 179, 1963, 1964, 2826, 2825, 2824, 2823, 2822, 2821, 2834, 2833, 2832, 2831, 2830, 2829, 2828, 2827, 2820, 2819, 2858, 2855, 2852, 2849, 2846, 2843, 2840, 2837 ],
          "attributes": {
            "hdlname": "cpu mem_la_wdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:106.20-106.32"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2838 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2839 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2842 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 2844 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 2845 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 2847 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 2848 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_5_ALUT": {
          "hide_name": 0,
          "bits": [ 2850 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_5_BLUT": {
          "hide_name": 0,
          "bits": [ 2851 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_6_ALUT": {
          "hide_name": 0,
          "bits": [ 2853 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_6_BLUT": {
          "hide_name": 0,
          "bits": [ 2854 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_7_ALUT": {
          "hide_name": 0,
          "bits": [ 2856 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_7_BLUT": {
          "hide_name": 0,
          "bits": [ 2857 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2835 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_la_wdata_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2836 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.mem_rdata": {
          "hide_name": 0,
          "bits": [ 2976, 2959, 2942, 3014, 1935, 1934, 1933, 2488, 2866, 3009, 3007, 3005, 3018, 3016, 3003, 1853, 1849, 1845, 1856, 1176, 1873, 1869, 1865, 1876, 2862, 3026, 3024, 3022, 3020, 3011, 2996, 2994 ],
          "attributes": {
            "hdlname": "cpu mem_rdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:100.20-100.29"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 2863 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2867 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2869 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2870 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2868 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2871 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2873 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2874 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2872 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_1_SD": {
          "hide_name": 0,
          "bits": [ 3960, 2622, 2594, 2604, 2599, 2624, 2865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 2875 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2878 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2880 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2879 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2882 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2883 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2885 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2887 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2888 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2886 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2889 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_2_SD": {
          "hide_name": 0,
          "bits": [ 2884, 2622, 2594, 2604, 2599, 2624, 2877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2894 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2895 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1": {
          "hide_name": 0,
          "bits": [ 2892 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2903 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2905 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_3_SD": {
          "hide_name": 0,
          "bits": [ 2900, 2622, 2594, 2604, 2599, 2624, 2893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0": {
          "hide_name": 0,
          "bits": [ 2907 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2910 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2912 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2913 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2915 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1": {
          "hide_name": 0,
          "bits": [ 2908 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2917 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2919 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2920 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2922 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_4_SD": {
          "hide_name": 0,
          "bits": [ 2916, 2622, 2594, 2604, 2599, 2624, 2909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2926 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2928 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2929 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2927 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2930 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2931 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1": {
          "hide_name": 0,
          "bits": [ 2924 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2933 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2935 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2936 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2934 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2937 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2938 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_5_SD": {
          "hide_name": 0,
          "bits": [ 2932, 2622, 2594, 2604, 2599, 2624, 2925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0": {
          "hide_name": 0,
          "bits": [ 2939 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2945 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2944 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2948 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1": {
          "hide_name": 0,
          "bits": [ 2940 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2950 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2952 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2953 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2951 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2954 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2955 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_6_SD": {
          "hide_name": 0,
          "bits": [ 2949, 2622, 2594, 2604, 2599, 2624, 2941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0": {
          "hide_name": 0,
          "bits": [ 2956 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2960 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2962 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2963 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2961 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2964 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2965 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1": {
          "hide_name": 0,
          "bits": [ 2957 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2967 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2969 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2970 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2968 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2971 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2972 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_7_SD": {
          "hide_name": 0,
          "bits": [ 2966, 2622, 2594, 2604, 2599, 2624, 2958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0": {
          "hide_name": 0,
          "bits": [ 2973 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2977 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2979 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2980 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2978 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2981 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2982 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1": {
          "hide_name": 0,
          "bits": [ 2974 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2984 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2986 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2987 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2985 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2989 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_8_SD": {
          "hide_name": 0,
          "bits": [ 2983, 2622, 2594, 2604, 2599, 2624, 2975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2860 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2992 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2993 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_rdata_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 2622, 2594, 2624, 2604, 2599, 2861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_rdata_latched": {
          "hide_name": 0,
          "bits": [ 4258, 4259, 4260, 4261, 4262, 4263, 4264, 1832, 1830, 1828, 1836, 1834, 1822, 1821, 1820, 1860, 1859, 1858, 1857, 1818, 1880, 1879, 1878, 1877, 866, 1819, 1827, 1826, 1825, 1824, 1823, 1817 ],
          "attributes": {
            "hdlname": "cpu mem_rdata_latched",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:370.14-370.31",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "cpu.mem_rdata_latched_noshuffle": {
          "hide_name": 0,
          "bits": [ 4258, 4259, 4260, 4261, 4262, 4263, 4264, 1832, 1830, 1828, 1836, 1834, 1822, 1821, 1820, 1860, 1859, 1858, 1857, 1818, 1880, 1879, 1878, 1877, 866, 1819, 1827, 1826, 1825, 1824, 1823, 1817 ],
          "attributes": {
            "hdlname": "cpu mem_rdata_latched_noshuffle",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:369.14-369.41",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "cpu.mem_rdata_q": {
          "hide_name": 0,
          "bits": [ 2203, 2202, 2111, 2113, 1922, 1925, 1928, 1758, 1780, 1775, 1770, 1765, 1804, 1797, 1795, 1793, 1791, 1789, 1787, 1177, 1757, 1776, 1771, 1766, 1761, 1803, 1802, 1801, 1800, 1799, 1782, 1759 ],
          "attributes": {
            "hdlname": "cpu mem_rdata_q",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:354.13-354.24"
          }
        },
        "cpu.mem_ready": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "hdlname": "cpu mem_ready",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:95.20-95.29"
          }
        },
        "cpu.mem_state": {
          "hide_name": 0,
          "bits": [ 2383, 2386 ],
          "attributes": {
            "hdlname": "cpu mem_state",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:351.12-351.21"
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3034 ],
          "attributes": {
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3030 ],
          "attributes": {
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3033, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:581.4-636.11|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3035, 2198, 2386, 2383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_state_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3032 ],
          "attributes": {
          }
        },
        "cpu.mem_valid": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "hdlname": "cpu mem_valid",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:93.20-93.29"
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3036, 3042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3039 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3037 ],
          "attributes": {
          }
        },
        "cpu.mem_valid_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3038 ],
          "attributes": {
          }
        },
        "cpu.mem_wdata": {
          "hide_name": 0,
          "bits": [ 3069, 3068, 3066, 3065, 3064, 3063, 3062, 3061, 3060, 3059, 3058, 3057, 3055, 3054, 3053, 3052, 3051, 3050, 3049, 3048, 3047, 3046, 3075, 3074, 3073, 3072, 3071, 3070, 3067, 3056, 3045, 3044 ],
          "attributes": {
            "hdlname": "cpu mem_wdata",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:98.20-98.29"
          }
        },
        "cpu.mem_wordsize": {
          "hide_name": 0,
          "bits": [ 2359, 2477, 2358 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3078 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3079 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3082 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3084 ],
          "attributes": {
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3087 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3088 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3089 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3090 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3091 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3093 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3094 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3092 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3095 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_wordsize_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3096 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_wstrb": {
          "hide_name": 0,
          "bits": [ 3099, 3100, 3097, 3098 ],
          "attributes": {
            "hdlname": "cpu mem_wstrb",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:99.20-99.29"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3101 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3102 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3103 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0": {
          "hide_name": 0,
          "bits": [ 3104 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3106 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "cpu.mem_wstrb_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3107 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3109 ],
          "attributes": {
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_1_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3110, 3097, 3111, 3112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3113 ],
          "attributes": {
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2643, 2642, 2640, 2641, 3042, 3114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3120 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3121 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3123 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3122 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3125 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3126 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2652, 2653, 2614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_2_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3100, 3114, 3115, 3111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3128 ],
          "attributes": {
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3108 ],
          "attributes": {
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3129, 3098, 3111, 3112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2487, 3099, 3111, 3112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.mem_wstrb_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3043 ],
          "attributes": {
          }
        },
        "cpu.mem_xfer": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "hdlname": "cpu mem_xfer",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:360.7-360.15"
          }
        },
        "cpu.next_pc": {
          "hide_name": 0,
          "bits": [ "x", "x", 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294 ],
          "attributes": {
            "hdlname": "cpu next_pc",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:194.14-194.21",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.pcpi_div_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu pcpi_div_rd",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:263.14-263.25"
          }
        },
        "cpu.pcpi_div_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_div_ready",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:265.14-265.28"
          }
        },
        "cpu.pcpi_div_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_div_wait",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:264.14-264.27"
          }
        },
        "cpu.pcpi_div_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_div_wr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:262.14-262.25"
          }
        },
        "cpu.pcpi_int_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu pcpi_int_rd",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:268.13-268.24"
          }
        },
        "cpu.pcpi_int_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_int_ready",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:270.13-270.27"
          }
        },
        "cpu.pcpi_int_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_int_wait",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:269.13-269.26"
          }
        },
        "cpu.pcpi_int_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_int_wr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:267.13-267.24"
          }
        },
        "cpu.pcpi_mul_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu pcpi_mul_rd",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:258.14-258.25"
          }
        },
        "cpu.pcpi_mul_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_mul_ready",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:260.14-260.28"
          }
        },
        "cpu.pcpi_mul_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_mul_wait",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:259.14-259.27"
          }
        },
        "cpu.pcpi_mul_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu pcpi_mul_wr",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:257.14-257.25"
          }
        },
        "cpu.pcpi_rs1": {
          "hide_name": 0,
          "bits": [ 29, 1014, 205, 196, 187, 178, 1012, 1038, 157, 148, 139, 130, 111, 102, 93, 84, 1052, 1053, 1044, 1045, 51, 42, 1109, 1110, 1102, 1103, 238, 229, 1090, 1091, 122, 270 ],
          "attributes": {
            "hdlname": "cpu pcpi_rs1",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:112.20-112.28"
          }
        },
        "cpu.pcpi_rs2": {
          "hide_name": 0,
          "bits": [ 30, 1982, 206, 197, 188, 179, 1963, 1964, 158, 149, 140, 131, 112, 103, 94, 85, 1968, 1969, 2012, 2013, 52, 43, 2004, 2005, 1999, 2000, 239, 230, 1991, 1992, 121, 271 ],
          "attributes": {
            "hdlname": "cpu pcpi_rs2",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:113.20-113.28"
          }
        },
        "cpu.reg_next_pc": {
          "hide_name": 0,
          "bits": [ "0", 3225, 1600, 1592, 1584, 1574, 1566, 1556, 1548, 1538, 1530, 1521, 1508, 1498, 1490, 1480, 1472, 1462, 1454, 1444, 1435, 1429, 1668, 1660, 1652, 1644, 1636, 1628, 1619, 1608, 1514, 1675 ],
          "attributes": {
            "hdlname": "cpu reg_next_pc",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:176.21-176.32"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3135 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3137 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3138 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 3136 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3139 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3141 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3142 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 3140 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3143 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3145 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3146 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 3144 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3147 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3149 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3150 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 3148 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 3151 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3153 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3154 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 3152 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 3155 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3157 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3158 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 3156 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 3159 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3161 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3162 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 3160 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 3163 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3165 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3166 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 3164 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 3167 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3169 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3170 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 3168 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 3171 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3173 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3174 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 3172 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3133 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3175 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3176 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3134 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 3179 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3181 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3182 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 3180 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 3183 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3185 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 3184 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 3187 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3189 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 3188 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 3191 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3193 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3194 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 3192 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 3195 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3202 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 3203 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3205 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3206 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 3204 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 3207 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3209 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3210 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 3208 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 3212 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3177 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3178 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1605, 1606, 1595, 1596, 1579, 1580, 1561, 1562, 1543, 1544, 1525, 1526, 1503, 1504, 1485, 1486, 1467, 1468, 1449, 1450, 1672, 1673, 1663, 1664, 1647, 1648, 1631, 1632, 1612, 1613, 1678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 16, 15, 2096, 2468, 800, 782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 3224 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3226 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3227 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 3222 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3228 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3230 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3231 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 3229 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3232 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3235 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 3233 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3236 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3238 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3239 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 3237 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3240 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3242 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3243 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 3241 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3244 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3246 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3247 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3248 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3250 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3251 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3131 ],
          "attributes": {
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3252 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3253 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_next_pc_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3132 ],
          "attributes": {
          }
        },
        "cpu.reg_op1": {
          "hide_name": 0,
          "bits": [ 29, 1014, 205, 196, 187, 178, 1012, 1038, 157, 148, 139, 130, 111, 102, 93, 84, 1052, 1053, 1044, 1045, 51, 42, 1109, 1110, 1102, 1103, 238, 229, 1090, 1091, 122, 270 ],
          "attributes": {
            "hdlname": "cpu reg_op1",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:176.34-176.41"
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3254 ],
          "attributes": {
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3255 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_op1_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3256 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_op2": {
          "hide_name": 0,
          "bits": [ 30, 1982, 206, 197, 188, 179, 1963, 1964, 158, 149, 140, 131, 112, 103, 94, 85, 1968, 1969, 2012, 2013, 52, 43, 2004, 2005, 1999, 2000, 239, 230, 1991, 1992, 121, 271 ],
          "attributes": {
            "hdlname": "cpu reg_op2",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:176.43-176.50"
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3260 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3261 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3262 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3263 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 3264 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 3265 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 3266 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 3267 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 3268 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 3269 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3259 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 3271 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 3272 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 3273 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 3274 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 3275 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 3276 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 3277 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 3278 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 3279 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 3280 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3270 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 3282 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 3283 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3281 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3285 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3288 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3257 ],
          "attributes": {
          }
        },
        "cpu.reg_op2_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3258 ],
          "attributes": {
          }
        },
        "cpu.reg_out": {
          "hide_name": 0,
          "bits": [ 1702, 1618, 1607, 1597, 1589, 1581, 1571, 1563, 1553, 1545, 1535, 1527, 1513, 1505, 1495, 1487, 1477, 1469, 1459, 1451, 1441, 1431, 1674, 1665, 1657, 1649, 1641, 1633, 1625, 1614, 1516, 1683 ],
          "attributes": {
            "hdlname": "cpu reg_out",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:176.52-176.59"
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 3295 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 3297 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 3303 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 3305 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 3307 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 3309 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 3311 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 3313 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3293 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 3317 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 3319 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 3321 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 3323 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 3325 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 3327 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 3329 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 3331 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 3333 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 3335 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3315 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_31_LSR": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 3337 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 3343 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 3345 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 3347 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 3349 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 3351 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "attributes": {
          }
        },
        "cpu.reg_out_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
          }
        },
        "cpu.reg_pc": {
          "hide_name": 0,
          "bits": [ "0", 1017, 1004, 1122, 1693, 1172, 1164, 1263, 1282, 1277, 1272, 1290, 1309, 1304, 1299, 1317, 1336, 1331, 1326, 1344, 1363, 1358, 1353, 1371, 1390, 1385, 1380, 1398, 1418, 1413, 1408, 1419 ],
          "attributes": {
            "hdlname": "cpu reg_pc",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:176.13-176.19"
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 3356 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 3358 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 3359 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 3360 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 3361 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 3362 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 3363 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 3364 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 3365 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3355 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 3367 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 3368 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 3369 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 3370 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 3371 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 3372 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 3373 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 3374 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 3375 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 3376 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 1604, 1601, 1593, 1585, 1575, 1567, 1557, 1549, 1539, 1531, 1522, 1509, 1499, 1491, 1481, 1473, 1463, 1455, 1445, 1436, 1430, 1669, 1661, 1653, 1645, 1637, 1629, 1620, 1609, 1515, 1676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1569.22-1569.48|/usr/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23"
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 3377 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 3379 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 3380 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 3381 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 3382 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 3383 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 3384 ],
          "attributes": {
          }
        },
        "cpu.reg_pc_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3354 ],
          "attributes": {
          }
        },
        "cpu.reg_sh": {
          "hide_name": 0,
          "bits": [ 838, 839, 848, 849, 843 ],
          "attributes": {
            "hdlname": "cpu reg_sh",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:177.12-177.18"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3386 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3387 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3388 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3389 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3390 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3391 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3393 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3394 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3395 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_CE": {
          "hide_name": 0,
          "bits": [ 3392 ],
          "attributes": {
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3396 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3397 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3398 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3385 ],
          "attributes": {
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1402.2-1975.5"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3399 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.reg_sh_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3400 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.resetn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu resetn",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:90.13-90.19"
          }
        },
        "cpu.trap": {
          "hide_name": 0,
          "bits": [ 3401 ],
          "attributes": {
            "hdlname": "cpu trap",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:91.13-91.17"
          }
        },
        "cpu.trap_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 3, 3401, 3041, 3402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.trap_LUT4_B_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3403 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.trap_LUT4_B_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3404 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.trap_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3042, 2386, 2383, 2198, 3130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.trap_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 3405, 1178, 3, 3401, 3041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "cpu.trap_LUT4_D_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3406 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "cpu.trap_LUT4_D_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3407 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.trap_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3040 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "cpu.trap_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3408 ],
          "attributes": {
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "hdl/top.sv:6.24-6.27"
          }
        },
        "led_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3409 ],
          "attributes": {
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3410, 3411, 3412, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "led_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 3413, 3414, 3415, 3416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "mem_addr_in": {
          "hide_name": 0,
          "bits": [ "0", "0", 2653, 2651, 2649, 2647, 2645, 2643, 2641, 2639, 2637, 2635, 2632, 2630, 2628, 2626, 2624, 2622, 2605, 2606, 2607, 2608, 2612, 2593, 2595, 2596, 2597, 2598, 2600, 2601, 2602, 2603 ],
          "attributes": {
            "src": "hdl/top.sv:38.17-38.28"
          }
        },
        "mem_rdata_in": {
          "hide_name": 0,
          "bits": [ 2976, 2959, 2942, 3014, 1935, 1934, 1933, 2488, 2866, 3009, 3007, 3005, 3018, 3016, 3003, 1853, 1849, 1845, 1856, 1176, 1873, 1869, 1865, 1876, 2862, 3026, 3024, 3022, 3020, 3011, 2996, 2994 ],
          "attributes": {
            "src": "hdl/top.sv:40.17-40.29"
          }
        },
        "mem_ready_in": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "hdl/top.sv:37.17-37.29"
          }
        },
        "mem_valid_in": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "hdl/top.sv:36.17-36.29"
          }
        },
        "mem_wdata_in": {
          "hide_name": 0,
          "bits": [ 3069, 3068, 3066, 3065, 3064, 3063, 3062, 3061, 3060, 3059, 3058, 3057, 3055, 3054, 3053, 3052, 3051, 3050, 3049, 3048, 3047, 3046, 3075, 3074, 3073, 3072, 3071, 3070, 3067, 3056, 3045, 3044 ],
          "attributes": {
            "src": "hdl/top.sv:39.17-39.29"
          }
        },
        "mem_wstrb_in": {
          "hide_name": 0,
          "bits": [ 3099, 3100, 3097, 3098 ],
          "attributes": {
            "src": "hdl/top.sv:41.17-41.29"
          }
        },
        "memoria.0.0_ADA0": {
          "hide_name": 0,
          "bits": [ 3465, 3463, 3462, 3417, 3464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3466 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z_ALUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2622, 2604, 2599, 3105, 2594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_ADA0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3467 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_ADB10": {
          "hide_name": 0,
          "bits": [ 3418 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB11": {
          "hide_name": 0,
          "bits": [ 3419 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB12": {
          "hide_name": 0,
          "bits": [ 3420 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB5": {
          "hide_name": 0,
          "bits": [ 3421 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB6": {
          "hide_name": 0,
          "bits": [ 3422 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB7": {
          "hide_name": 0,
          "bits": [ 3423 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB8": {
          "hide_name": 0,
          "bits": [ 3424 ],
          "attributes": {
          }
        },
        "memoria.0.0_ADB9": {
          "hide_name": 0,
          "bits": [ 3425 ],
          "attributes": {
          }
        },
        "memoria.0.0_DOA0": {
          "hide_name": 0,
          "bits": [ 3426, 3468, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA1": {
          "hide_name": 0,
          "bits": [ 3564, 3427, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA10": {
          "hide_name": 0,
          "bits": [ 3470, 3428, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA11": {
          "hide_name": 0,
          "bits": [ 3471, 3429, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12": {
          "hide_name": 0,
          "bits": [ 3472, 3430, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3017, 3015, 1804, 1797, 2499, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3473 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3474 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3475 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0": {
          "hide_name": 0,
          "bits": [ 3476 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3477 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 1820, 1915, 2115, 1917, 2120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 3482 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3484 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3486 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3487 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3488 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3489 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 3483 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3490 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3492 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3493 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3491 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3494 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3495 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3479 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3497 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3480 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3498 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3499 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 2942, 2976, 2959, 2111, 1178, 3481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1915, 2283, 2364, 2284, 2370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 3502 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 3503 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3500 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA12_LUT4_B_Z_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3501 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA13": {
          "hide_name": 0,
          "bits": [ 3504, 3431, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14": {
          "hide_name": 0,
          "bits": [ 3505, 3432, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3002, 2995, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 3507 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3508 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3509 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3506 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3510 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3511 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3512 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3514 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3515 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3516, 2474, 2566, 760, 3520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3517 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3518, 2154, 3519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 596, 3521, 3522 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA14_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3523 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA15": {
          "hide_name": 0,
          "bits": [ 3525, 3433, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2622, 2624, 2599, 2604, 2594, 2502, 3127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0": {
          "hide_name": 0,
          "bits": [ 3528 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3530 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3531 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1": {
          "hide_name": 0,
          "bits": [ 3529 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3532 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3533 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 3527 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0": {
          "hide_name": 0,
          "bits": [ 3534 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3536 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3537 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1": {
          "hide_name": 0,
          "bits": [ 3535 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3538 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3539 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "memoria.0.0_DOA15_LUT4_B_Z_L6MUX21_SD_2_Z": {
          "hide_name": 0,
          "bits": [ 3526 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "memoria.0.0_DOA16": {
          "hide_name": 0,
          "bits": [ 3540, 3434, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA16_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 3001, 2499, 2976, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17": {
          "hide_name": 0,
          "bits": [ 3542, 3435, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 3000, 2499, 2959, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3543 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3548, 3545, 760, 3553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3549 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3550 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3551, 2154, 3552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 587, 3554, 3555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3544 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3556, 2474, 2566, 760, 3560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3557 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3558, 2154, 3559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 546, 3561, 3562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA17_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3563 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA2": {
          "hide_name": 0,
          "bits": [ 3565, 3436, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA3": {
          "hide_name": 0,
          "bits": [ 3566, 3437, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3012, 3013, 2113, 2499, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3567 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA3_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3568 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOA4": {
          "hide_name": 0,
          "bits": [ 3569, 3438, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA5": {
          "hide_name": 0,
          "bits": [ 3570, 3439, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA6": {
          "hide_name": 0,
          "bits": [ 3571, 3440, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA7": {
          "hide_name": 0,
          "bits": [ 3572, 3441, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA8": {
          "hide_name": 0,
          "bits": [ 3573, 3442, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9": {
          "hide_name": 0,
          "bits": [ 3574, 3443, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3008, 3025, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 3576 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3577 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3547 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3575 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3578 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3579 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3582 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3583 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3584, 2474, 2566, 760, 3588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3585 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3586, 2154, 3587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 672, 3589, 3590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOA9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3591 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0": {
          "hide_name": 0,
          "bits": [ 3592, 3444, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 2999, 2499, 2942, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3593 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3598, 3595, 760, 3603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3596 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3599 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3600 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3601, 2154, 3602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 581, 3604, 3605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3594 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3606, 2474, 2566, 760, 3610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3607 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3608, 2154, 3609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 686, 3611, 3612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3613 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 3340, 3338, 3334, 3332, 3330, 3328, 3326, 3324, 3322, 3320, 3318, 3316, 3312, 3310, 3308, 3306, 3304, 3302, 3300, 3298, 3296, 3294, 3352, 3350, 3348, 3346, 3344, 3342, 3336, 3314, 3292, 3290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "hdl/top.sv:47.3-56.2|hdl/picorv32.v:1486.3-1913.10|hdl/picorv32.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A": {
          "hide_name": 0,
          "bits": [ 3620, 3621, 760, 3622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3623, 2154, 3624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 586, 3625, 3626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 3629 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 3630 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3627 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_13_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3628 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 2474, 3615, 760, 3616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3631, 2154, 3632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 557, 3633, 3634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 2474, 3635, 760, 3636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3637, 2154, 3638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 556, 3639, 3640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 2474, 3641, 760, 3642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3643, 2154, 3644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 562, 3645, 3646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 2474, 3647, 760, 3648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3649, 2154, 3650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 561, 3651, 3652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 2474, 3581, 760, 3653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3654, 2154, 3655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 567, 3656, 3657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B": {
          "hide_name": 0,
          "bits": [ 2474, 3658, 760, 3659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3660, 2154, 3661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 566, 3662, 3663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3664 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3665 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2474, 3513, 760, 3614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3675, 2154, 3676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 551, 3677, 3678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 3682 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 3683 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0": {
          "hide_name": 0,
          "bits": [ 3685, 2474, 2566, 760, 3684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3686, 2154, 3687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 545, 3688, 3689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 3690 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 3691 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 3692 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 3693 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_C0": {
          "hide_name": 0,
          "bits": [ 3695, 3696, 760, 2155, 3694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3679 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3680 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 3697, 2474, 2566, 760, 3681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3698, 2154, 3699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB0_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 671, 3700, 3701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1": {
          "hide_name": 0,
          "bits": [ 3793, 3445, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10": {
          "hide_name": 0,
          "bits": [ 3702, 3446, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3017, 3019, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3703 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3704 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3705 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3707 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3708 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3709 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3710 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3711 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3712 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3706, 2474, 2566, 760, 3716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3713 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3714, 2154, 3715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 653, 3717, 3718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB10_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3719 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB11": {
          "hide_name": 0,
          "bits": [ 3720, 3447, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3015, 3010, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3721 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3722 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_B_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3723 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3725 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3726 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3727 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3728 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3729 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_1_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3730 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3724, 2474, 2566, 760, 3734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3731 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3732, 2154, 3733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 654, 3735, 3736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB11_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3737 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB12": {
          "hide_name": 0,
          "bits": [ 3524, 3448, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3739, 3740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3741 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3745 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3748 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 3749, 3750, 3751, 3752, 3746, 3743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 3755 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3757 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3758 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 3756 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3759 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3760 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3753 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3761 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3762 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3754 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3763 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3764 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3765 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB12_TRELLIS_FF_Q_1_DI_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3766 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB13": {
          "hide_name": 0,
          "bits": [ 3767, 3449, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2622, 2624, 2599, 2604, 2594, 2504, 3770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0": {
          "hide_name": 0,
          "bits": [ 3771 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3773 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3774 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1": {
          "hide_name": 0,
          "bits": [ 3772 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3775 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3776 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 3769 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0": {
          "hide_name": 0,
          "bits": [ 3777 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3779 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3780 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1": {
          "hide_name": 0,
          "bits": [ 3778 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3781 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3782 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_2_Z": {
          "hide_name": 0,
          "bits": [ 3768 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 2487, 2488, 2491, 2492, 2480, 2477, 2473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3785, 2474, 2566, 760, 3789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3786 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3787, 2154, 3788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 597, 3790, 3791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB13_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3792 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB14": {
          "hide_name": 0,
          "bits": [ 3426, 3427, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3444, 3445, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
          "attributes": {
            "unused_bits": "32 33 34 35"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3012, 3013, 3541, 2998, 2487, 2499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3794, 2474, 2566, 760, 3798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3795 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3796, 2154, 3797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 687, 3799, 3800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3801 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 3803 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3804 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3805 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3806 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3807 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z": {
          "hide_name": 0,
          "bits": [ 3617, 3618, 760, 3619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3808, 2154, 3809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB1_LUT4_B_Z_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 582, 3810, 3811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2": {
          "hide_name": 0,
          "bits": [ 3812, 3454, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 2997, 2499, 1935, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3813 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3672, 3673, 760, 3674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3815 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3816 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3817 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3818, 2154, 3819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 576, 3820, 3821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3814 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3822, 2474, 2566, 760, 3826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3823 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3824, 2154, 3825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 681, 3827, 3828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB2_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3829 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB3": {
          "hide_name": 0,
          "bits": [ 3830, 3455, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 3029, 2499, 1934, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3831 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3669, 3670, 760, 3671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3833 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3834 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3835 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3836, 2154, 3837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 577, 3838, 3839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3832 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3840, 2474, 2566, 760, 3844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3841 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3842, 2154, 3843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 682, 3845, 3846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB3_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3847 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB4": {
          "hide_name": 0,
          "bits": [ 3848, 3456, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3541, 3028, 2499, 1933, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3849 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3666, 3667, 760, 3668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3851 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3852 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3853 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3854, 2154, 3855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 571, 3856, 3857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3858, 2474, 2566, 760, 3862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3859 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3860, 2154, 3861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 676, 3863, 3864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB4_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3865 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB5": {
          "hide_name": 0,
          "bits": [ 3866, 3457, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2622, 2624, 2599, 2604, 2594, 3027, 3541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0": {
          "hide_name": 0,
          "bits": [ 3869 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3871 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3872 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1": {
          "hide_name": 0,
          "bits": [ 3870 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3873 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3874 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 3783 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 3867 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3875 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3876 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 3868 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3877 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3878 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 3784 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3879, 2474, 2566, 760, 3883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3880 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3881, 2154, 3882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 677, 3884, 3885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB5_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3886 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB6": {
          "hide_name": 0,
          "bits": [ 3887, 3458, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB7": {
          "hide_name": 0,
          "bits": [ 3888, 3459, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8": {
          "hide_name": 0,
          "bits": [ 3889, 3460, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3006, 3023, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 3891 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3892 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3597 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3890 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3893 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3894 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3895 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3896 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3897 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3898, 2474, 2566, 760, 3902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3899 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3900, 2154, 3901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 666, 3903, 3904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB8_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3905 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "memoria.0.0_DOB9": {
          "hide_name": 0,
          "bits": [ 3906, 3461, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3004, 3021, 2499, 1014, 29, 2477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 3908 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3909 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3910 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0": {
          "hide_name": 0,
          "bits": [ 3911 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3912 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3913 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 3914 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3915 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": {
          "hide_name": 0,
          "bits": [ 3916 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3917 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3918 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3919, 2474, 2566, 760, 3923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3920 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3921, 2154, 3922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2156, 667, 3924, 3925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "memoria.0.0_DOB9_LUT4_B_Z_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 3926 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "rst_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "hdl/top.sv:3.17-3.23"
          }
        },
        "spi_cs": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "hdl/top.sv:11.17-11.23"
          }
        },
        "spi_data_out": {
          "hide_name": 0,
          "bits": [ 2983, 2966, 2949, 3012, 2916, 2900, 2932, 2884 ],
          "attributes": {
            "src": "hdl/top.sv:20.13-20.25"
          }
        },
        "spi_mosi": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "hdl/top.sv:10.17-10.25"
          }
        },
        "spi_sck": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "hdl/top.sv:9.17-9.24"
          }
        },
        "spi_sck_rise": {
          "hide_name": 0,
          "bits": [ 4295 ],
          "attributes": {
            "src": "hdl/top.sv:22.13-22.25",
            "unused_bits": "0 "
          }
        },
        "spi_valid": {
          "hide_name": 0,
          "bits": [ 3960 ],
          "attributes": {
            "src": "hdl/top.sv:21.13-21.22"
          }
        },
        "u_spi.bit_count": {
          "hide_name": 0,
          "bits": [ 3940, 3939, 3936 ],
          "attributes": {
            "hdlname": "u_spi bit_count",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:58.17-58.26"
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3937 ],
          "attributes": {
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8"
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3938 ],
          "attributes": {
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3941 ],
          "attributes": {
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8"
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3942 ],
          "attributes": {
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3933 ],
          "attributes": {
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3934 ],
          "attributes": {
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:62.5-116.8"
          }
        },
        "u_spi.bit_count_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3935 ],
          "attributes": {
          }
        },
        "u_spi.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "u_spi clk",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:3.17-3.20"
          }
        },
        "u_spi.cs": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "u_spi cs",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:9.17-9.19"
          }
        },
        "u_spi.data_out": {
          "hide_name": 0,
          "bits": [ 2983, 2966, 2949, 3012, 2916, 2900, 2932, 2884 ],
          "attributes": {
            "hdlname": "u_spi data_out",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:12.24-12.32"
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3947 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3949 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 3951 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 3953 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 3955 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 3957 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 3959 ],
          "attributes": {
          }
        },
        "u_spi.data_out_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3945 ],
          "attributes": {
          }
        },
        "u_spi.data_valid": {
          "hide_name": 0,
          "bits": [ 3960 ],
          "attributes": {
            "hdlname": "u_spi data_valid",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:13.24-13.34"
          }
        },
        "u_spi.data_valid_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 3962 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "u_spi.data_valid_LUT4_A_1_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "u_spi.data_valid_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 2622, 2604, 2599, 2624, 2594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "u_spi.data_valid_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 3961 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "u_spi.data_valid_LUT4_A_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "u_spi.data_valid_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3965 ],
          "attributes": {
          }
        },
        "u_spi.data_valid_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3966 ],
          "attributes": {
          }
        },
        "u_spi.estado_atual": {
          "hide_name": 0,
          "bits": [ 3931, 3927, 3930 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3929, 3930, 3931, 14 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3968 ],
          "attributes": {
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3928 ],
          "attributes": {
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3969 ],
          "attributes": {
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3932 ],
          "attributes": {
          }
        },
        "u_spi.estado_atual_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3967 ],
          "attributes": {
          }
        },
        "u_spi.mosi": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "u_spi mosi",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:8.17-8.21"
          }
        },
        "u_spi.rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "u_spi rst",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:4.17-4.20"
          }
        },
        "u_spi.sck": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "u_spi sck",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:7.17-7.20"
          }
        },
        "u_spi.sck_antigo": {
          "hide_name": 0,
          "bits": [ 3970 ],
          "attributes": {
            "hdlname": "u_spi sck_antigo",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:18.11-18.21"
          }
        },
        "u_spi.sck_antigo_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3943, 3940, 3936, 3939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "u_spi.sck_antigo_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3972 ],
          "attributes": {
          }
        },
        "u_spi.sck_atual": {
          "hide_name": 0,
          "bits": [ 3971 ],
          "attributes": {
            "hdlname": "u_spi sck_atual",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:17.11-17.20"
          }
        },
        "u_spi.sck_atual_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3973 ],
          "attributes": {
          }
        },
        "u_spi.sck_rise": {
          "hide_name": 0,
          "bits": [ 4295 ],
          "attributes": {
            "hdlname": "u_spi sck_rise",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:14.18-14.26",
            "unused_bits": "0 "
          }
        },
        "u_spi.shift_reg": {
          "hide_name": 0,
          "bits": [ 3958, 3956, 3954, 3952, 3950, 3948, 3946, 3944 ],
          "attributes": {
            "hdlname": "u_spi shift_reg",
            "src": "hdl/top.sv:24.11-33.2|hdl/spi_slave.sv:59.17-59.26"
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 3975 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 3976 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 3977 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 3978 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 3979 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 3981 ],
          "attributes": {
          }
        },
        "u_spi.shift_reg_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
          }
        }
      }
    }
  }
}
