{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 10:36:15 2014 " "Info: Processing started: Fri Nov  7 10:36:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_video -c projet_video " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_lissage-arch " "Info (12022): Found design unit 1: module_lissage-arch" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_lissage " "Info (12023): Found entity 1: module_lissage" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_roberts-arch " "Info (12022): Found design unit 1: module_roberts-arch" {  } { { "../vhd_mouvement/module_roberts.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_roberts " "Info (12023): Found entity 1: module_roberts" {  } { { "../vhd_mouvement/module_roberts.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/memoire_ligne.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/memoire_ligne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_memoire_ligne-A " "Info (12022): Found design unit 1: module_memoire_ligne-A" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/memoire_ligne.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_memoire_ligne " "Info (12023): Found entity 1: module_memoire_ligne" {  } { { "../vhd_mouvement/memoire_ligne.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/memoire_ligne.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_tv " "Info (12023): Found entity 1: de2_tv" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtre_video-A " "Info (12022): Found design unit 1: filtre_video-A" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 filtre_video " "Info (12023): Found entity 1: filtre_video" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_diff.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_diff-arch " "Info (12022): Found design unit 1: module_diff-arch" {  } { { "../vhd_mouvement/module_diff.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_diff.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_diff " "Info (12023): Found entity 1: module_diff" {  } { { "../vhd_mouvement/module_diff.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_diff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_fenetrage-A " "Info (12022): Found design unit 1: module_fenetrage-A" {  } { { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_fenetrage " "Info (12023): Found entity 1: module_fenetrage" {  } { { "../vhd_mouvement/module_fenetrage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_fenetrage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_SRAM-A " "Info (12022): Found design unit 1: module_SRAM-A" {  } { { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 module_SRAM " "Info (12023): Found entity 1: module_SRAM" {  } { { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info (12023): Found entity 1: command" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info (12023): Found entity 1: control_interface" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info (12023): Found entity 1: sdr_data_path" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info (12023): Found entity 1: Sdram_Control_4Port" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Info (12023): Found entity 1: Sdram_PLL" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info (12023): Found entity 1: Sdram_RD_FIFO" {  } { { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info (12023): Found entity 1: Sdram_WR_FIFO" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Info (12023): Found entity 1: DIV" {  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info (12023): Found entity 1: I2C_AV_Config" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info (12023): Found entity 1: I2C_Controller" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Info (12023): Found entity 1: ITU_656_Decoder" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info (12023): Found entity 1: MAC_3" {  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Info (12023): Found entity 1: TD_Detect" {  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info (12023): Found entity 1: VGA_Ctrl" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(123) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(123): truncated literal to match 17 bits" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Info (12023): Found entity 1: YCbCr2RGB" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YUV422_to_444.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Info (12023): Found entity 1: YUV422_to_444" {  } { { "../verilog/YUV422_to_444.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_tv " "Info (12127): Elaborating entity \"de2_tv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Info (12128): Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "../verilog/de2_tv.v" "u1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Info (12128): Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "../verilog/I2C_AV_Config.v" "u0" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Info (12128): Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "../verilog/de2_tv.v" "u2" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Info (12128): Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "../verilog/de2_tv.v" "u3" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Info (12128): Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "../verilog/de2_tv.v" "u4" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "../verilog/ITU_656_Decoder.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Info (12128): Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "../verilog/de2_tv.v" "u5" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:lpm_divide_component " "Info (12128): Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "../verilog/div.v" "lpm_divide_component" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:lpm_divide_component " "Info (12130): Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:lpm_divide_component " "Info (12133): Instantiated megafunction \"DIV:u5\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info (12134): Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info (12134): Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info (12134): Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info (12134): Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Info (12134): Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Info (12134): Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/div.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/div.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6t " "Info (12023): Found entity 1: lpm_divide_d6t" {  } { { "db/lpm_divide_d6t.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/lpm_divide_d6t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d6t DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated " "Info (12128): Elaborating entity \"lpm_divide_d6t\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Info (12023): Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/sign_div_unsign_3li.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider " "Info (12128): Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_d6t.tdf" "divider" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/lpm_divide_d6t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p1g.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p1g " "Info (12023): Found entity 1: alt_u_div_p1g" {  } { { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p1g DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider " "Info (12128): Elaborating entity \"alt_u_div_p1g\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/sign_div_unsign_3li.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0 " "Info (12128): Elaborating entity \"add_sub_lkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_0" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1 " "Info (12128): Elaborating entity \"add_sub_mkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Info (12128): Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "../verilog/de2_tv.v" "u6" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(372) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(372): truncated value with size 32 to match size of target (10)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(418) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(419) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(420) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(421) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(410) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Info (12128): Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info (12134): Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info (12134): Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info (12134): Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info (12134): Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info (12134): Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info (12134): Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Info (12128): Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/Sdram_Control_4Port/control_interface.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Info (12128): Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Sdram_Control_4Port/command.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Info (12128): Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../verilog/Sdram_Control_4Port/sdr_data_path.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Info (12128): Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info (12134): Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info (12134): Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_21m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_21m1 " "Info (12023): Found entity 1: dcfifo_21m1" {  } { { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_21m1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_21m1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info (12023): Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info (12128): Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g_gray2bin" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info (12023): Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g1p" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info (12023): Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_g1p" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info (12023): Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info (12128): Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_gp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Info (12023): Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_21m1.tdf" "fifo_ram" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info (12023): Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Info (12128): Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info (12023): Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr " "Info (12128): Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_21m1.tdf" "rdaclr" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Info (12023): Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp " "Info (12128): Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_brp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Info (12023): Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_dgwp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info (12023): Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Info (12128): Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info (12023): Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp " "Info (12128): Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_brp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info (12023): Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_dgrp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info (12023): Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Info (12128): Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Info (12023): Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp " "Info (12128): Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_21m1.tdf" "rdempty_eq_comp" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Info (12128): Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Info (12128): Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "../verilog/de2_tv.v" "u7" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtre_video filtre_video:u_10 " "Info (12128): Elaborating entity \"filtre_video\" for hierarchy \"filtre_video:u_10\"" {  } { { "../verilog/de2_tv.v" "u_10" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_Y3 filtre_video.vhd(112) " "Warning (10036): Verilog HDL or VHDL warning at filtre_video.vhd(112): object \"sig_Y3\" assigned a value but never read" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_X filtre_video.vhd(113) " "Warning (10036): Verilog HDL or VHDL warning at filtre_video.vhd(113): object \"sig_X\" assigned a value but never read" {  } { { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_fenetrage filtre_video:u_10\|module_fenetrage:u_1 " "Info (12128): Elaborating entity \"module_fenetrage\" for hierarchy \"filtre_video:u_10\|module_fenetrage:u_1\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "u_1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_SRAM filtre_video:u_10\|module_SRAM:u_2 " "Info (12128): Elaborating entity \"module_SRAM\" for hierarchy \"filtre_video:u_10\|module_SRAM:u_2\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "u_2" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_roberts filtre_video:u_10\|module_roberts:u_3 " "Info (12128): Elaborating entity \"module_roberts\" for hierarchy \"filtre_video:u_10\|module_roberts:u_3\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "u_3" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Max_G module_roberts.vhd(69) " "Warning (10036): Verilog HDL or VHDL warning at module_roberts.vhd(69): object \"Max_G\" assigned a value but never read" {  } { { "../vhd_mouvement/module_roberts.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_pixel_lig_prec module_roberts.vhd(145) " "Warning (10036): Verilog HDL or VHDL warning at module_roberts.vhd(145): object \"var_pixel_lig_prec\" assigned a value but never read" {  } { { "../vhd_mouvement/module_roberts.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_pixel_prec module_roberts.vhd(146) " "Warning (10036): Verilog HDL or VHDL warning at module_roberts.vhd(146): object \"var_pixel_prec\" assigned a value but never read" {  } { { "../vhd_mouvement/module_roberts.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_memoire_ligne filtre_video:u_10\|module_roberts:u_3\|module_memoire_ligne:mem_ligne_pix " "Info (12128): Elaborating entity \"module_memoire_ligne\" for hierarchy \"filtre_video:u_10\|module_roberts:u_3\|module_memoire_ligne:mem_ligne_pix\"" {  } { { "../vhd_mouvement/module_roberts.vhd" "mem_ligne_pix" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_memoire_ligne filtre_video:u_10\|module_roberts:u_3\|module_memoire_ligne:mem_ligne_grad1 " "Info (12128): Elaborating entity \"module_memoire_ligne\" for hierarchy \"filtre_video:u_10\|module_roberts:u_3\|module_memoire_ligne:mem_ligne_grad1\"" {  } { { "../vhd_mouvement/module_roberts.vhd" "mem_ligne_grad1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_roberts.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_lissage filtre_video:u_10\|module_lissage:u_4 " "Info (12128): Elaborating entity \"module_lissage\" for hierarchy \"filtre_video:u_10\|module_lissage:u_4\"" {  } { { "../vhd_mouvement/filtre_video.vhd" "u_4" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Info (12128): Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "../verilog/de2_tv.v" "u8" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(111) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(112) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:u8\|MAC_3:u0 " "Info (12128): Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "../verilog/YCbCr2RGB.v" "u0" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../verilog/mac_3.v" "ALTMULT_ADD_component" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12130): Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info (12133): Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info (12134): Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Info (12134): Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Info (12134): Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info (12134): Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Info (12134): Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Info (12134): Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info (12134): Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info (12134): Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Info (12134): Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info (12134): Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info (12134): Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Info (12134): Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info (12134): Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Info (12134): Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info (12134): Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Info (12134): Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Info (12134): Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Info (12134): Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info (12134): Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Info (12134): Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Info (12134): Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Info (12134): Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info (12134): Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info (12134): Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info (12134): Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info (12134): Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info (12134): Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info (12134): Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info (12134): Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Info (12134): Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../verilog/mac_3.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/mac_3.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Info (12023): Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/mult_add_4f74.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Info (12128): Elaborating entity \"mult_add_4f74\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Info (12023): Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_ob91\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/mult_add_4f74.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info (12023): Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Info (12128): Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Info (12128): Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "../verilog/de2_tv.v" "u9" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(70) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "80 " "Info (13014): Ignored 80 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "80 " "Info (13019): Ignored 80 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|memoire_rtl_0 " "Warning (276020): Inferred RAM node \"filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|memoire_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "Info (276007): RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../verilog/I2C_AV_Config.v" "Ram0" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info (19000): Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|memoire_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|memoire_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Info (286033): Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info (286033): Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info (286033): Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Info (286033): Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Info (286033): Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Info (286033): Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|altsyncram:memoire_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|altsyncram:memoire_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|altsyncram:memoire_rtl_0 " "Info (12133): Instantiated megafunction \"filtre_video:u_10\|module_lissage:u_4\|module_memoire_ligne:mem_ligne_1\|altsyncram:memoire_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Info (12134): Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info (12134): Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info (12134): Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Info (12134): Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Info (12134): Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Info (12134): Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8c1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8c1 " "Info (12023): Found entity 1: altsyncram_m8c1" {  } { { "db/altsyncram_m8c1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_m8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 72 -1 0 } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 34 -1 0 } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 63 -1 0 } } { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 68 -1 0 } } { "db/alt_u_div_p1g.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/alt_u_div_p1g.tdf" 38 16 0 } } { "db/a_graycounter_o96.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_graycounter_o96.tdf" 37 2 0 } } { "db/a_graycounter_egc.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/a_graycounter_egc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 37 " "Info (17049): 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|mDATAOUT\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[0\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[1\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[2\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[3\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[4\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[5\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[6\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[7\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[8\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[8\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe24a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info (17050): Register \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u1\|mSetup_ST~9 " "Info (17050): Register \"I2C_AV_Config:u1\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u1\|mSetup_ST~10 " "Info (17050): Register \"I2C_AV_Config:u1\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projet_video " "Warning (20013): Ignored assignments for entity \"projet_video\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll " "Info (16011): Adding node \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning (21074): Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[5\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[5\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[6\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[6\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[7\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[7\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[8\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[8\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[9\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[9\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[10\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[10\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[11\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[11\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[12\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[12\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[13\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[13\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[14\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[14\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[15\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[15\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[16\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[16\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DPDT_SW\[17\] " "Warning (15610): No output dependent on input pin \"DPDT_SW\[17\]\"" {  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1903 " "Info (21057): Implemented 1903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info (21058): Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info (21059): Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Info (21060): Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1678 " "Info (21061): Implemented 1678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "55 " "Info (21064): Implemented 55 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Info (21062): Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 10:36:30 2014 " "Info: Processing ended: Fri Nov  7 10:36:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 10:36:31 2014 " "Info: Processing started: Fri Nov  7 10:36:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_video -c projet_video " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_video EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"projet_video\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info (15535): Implemented PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 4 1 -117 -3009 " "Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of -117 degrees (-3009 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 " "Info (119043): Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 5727 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 5728 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 5729 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_21m1 " "Info (332165): Entity dcfifo_21m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projet_video.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'projet_video.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info (176353): Automatically promoted node OSC_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info (176357): Destination node VGA_CLK" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 145 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 305 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { OSC_27 } } } { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_27" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 285 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info (176353): Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 941 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3) " "Info (176353): Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 941 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Info (176353): Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 941 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { OSC_50 } } } { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 108 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 286 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (176353): Automatically promoted node I2C_AV_Config:u1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~2 " "Info (176357): Destination node I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 62 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 2647 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|mI2C_CTRL_CLK~0 " "Info (176357): Destination node I2C_AV_Config:u1\|mI2C_CTRL_CLK~0" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 2789 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 1376 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u9\|oVGA_HS  " "Info (176353): Automatically promoted node VGA_Ctrl:u9\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u9\|oVGA_HS~0 " "Info (176357): Destination node VGA_Ctrl:u9\|oVGA_HS~0" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_HS~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 2798 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS " "Info (176357): Destination node VGA_HS" {  } { { "/softslin/altera11_1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera11_1/quartus/linux/pin_planner.ppl" { VGA_HS } } } { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 146 0 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 306 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 351 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u3\|oRST_0  " "Info (176353): Automatically promoted node Reset_Delay:u3\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|always3~0 " "Info (176357): Destination node Sdram_Control_4Port:u6\|always3~0" {  } { { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3139 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u3\|oRST_0~0 " "Info (176357): Destination node Reset_Delay:u3\|oRST_0~0" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 4 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3666 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~20 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~20" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[13]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3910 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~23 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~23" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[13]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3915 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[20\]~20 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[20\]~20" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[20]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3920 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[20\]~23 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[20\]~23" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[20]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3925 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~20 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~20" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[9]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3932 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~22 " "Info (176357): Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~22" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[9]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 3934 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 4 0 0 } } { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Reset_Delay:u3\|oRST_0" } } } } { "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera11_1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll clk\[1\] DRAM_CLK " "Warning (15064): PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"DRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/softslin/altera11_1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 197 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 128 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera11_1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info (170195): Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y24 X43_Y36 " "Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "115 " "Warning (306006): Found 115 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info (306007): Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info (306007): Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info (306007): Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info (306007): Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info (306007): Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info (306007): Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info (306007): Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info (306007): Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info (306007): Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info (306007): Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info (306007): Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info (306007): Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info (306007): Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info (306007): Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info (306007): Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info (306007): Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info (306007): Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info (306007): Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info (306007): Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info (306007): Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info (306007): Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info (306007): Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info (306007): Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info (306007): Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info (306007): Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info (306007): Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info (306007): Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info (306007): Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info (306007): Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info (306007): Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info (306007): Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info (306007): Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info (306007): Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info (306007): Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info (306007): Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info (306007): Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info (306007): Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info (306007): Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info (306007): Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info (306007): Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info (306007): Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info (306007): Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info (306007): Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info (306007): Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info (306007): Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info (306007): Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info (306007): Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info (306007): Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info (306007): Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info (306007): Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info (306007): Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info (306007): Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info (306007): Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info (306007): Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info (306007): Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info (306007): Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info (306007): Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info (306007): Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info (306007): Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info (306007): Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info (306007): Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info (306007): Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info (306007): Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info (306007): Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info (306007): Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info (306007): Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info (306007): Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info (306007): Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info (306007): Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info (306007): Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info (306007): Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info (306007): Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info (306007): Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info (306007): Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info (306007): Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info (306007): Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info (306007): Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info (306007): Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info (306007): Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info (306007): Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info (306007): Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info (306007): Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info (306007): Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info (306007): Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info (306007): Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info (306007): Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info (306007): Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info (306007): Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info (306007): Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info (306007): Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info (306007): Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info (306007): Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info (306007): Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info (306007): Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info (306007): Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info (306007): Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info (306007): Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info (306007): Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info (306007): Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info (306007): Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info (306007): Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info (306007): Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info (306007): Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info (306007): Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info (306007): Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info (306007): Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info (306007): Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info (306007): Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info (306007): Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info (306007): Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info (306007): Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info (306007): Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info (306007): Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info (306007): Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info (306007): Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Info: Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 10:36:50 2014 " "Info: Processing ended: Fri Nov  7 10:36:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 10:36:53 2014 " "Info: Processing started: Fri Nov  7 10:36:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projet_video -c projet_video " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 10:36:53 2014 " "Info: Processing started: Fri Nov  7 10:36:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projet_video -c projet_video " "Info: Command: quartus_sta projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projet_video " "Warning (20013): Ignored assignments for entity \"projet_video\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projet_video -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_21m1 " "Info (332165): Entity dcfifo_21m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projet_video.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'projet_video.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name OSC_27 OSC_27 " "Info (332110): create_clock -period 37.037 -waveform \{0.000 18.518\} -name OSC_27 OSC_27" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u9\|oVGA_HS VGA_Ctrl:u9\|oVGA_HS " "Info (332105): create_clock -period 1.000 -name VGA_Ctrl:u9\|oVGA_HS VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OSC_50 OSC_50 " "Info (332105): create_clock -period 1.000 -name OSC_50 OSC_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TD_HS TD_HS " "Info (332105): create_clock -period 1.000 -name TD_HS TD_HS" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_AV_Config:u1\|mI2C_CTRL_CLK I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info (332105): create_clock -period 1.000 -name I2C_AV_Config:u1\|mI2C_CTRL_CLK I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TD_CLK TD_CLK " "Info (332105): create_clock -period 1.000 -name TD_CLK TD_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.404 " "Info (332146): Worst-case setup slack is -10.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.404      -547.085 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):   -10.404      -547.085 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.096      -459.427 TD_CLK  " "Info (332119):   -10.096      -459.427 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.969      -944.427 OSC_27  " "Info (332119):    -7.969      -944.427 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.729      -363.439 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -5.729      -363.439 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.833       -97.408 OSC_50  " "Info (332119):    -2.833       -97.408 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577      -119.872 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):    -2.577      -119.872 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402       -16.622 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -1.402       -16.622 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279        -5.667 TD_HS  " "Info (332119):    -1.279        -5.667 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.519 " "Info (332146): Worst-case hold slack is -2.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519        -2.519 OSC_27  " "Info (332119):    -2.519        -2.519 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516        -2.516 OSC_50  " "Info (332119):    -2.516        -2.516 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128         0.000 TD_CLK  " "Info (332119):     0.128         0.000 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):     0.391         0.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 TD_HS  " "Info (332119):     0.391         0.000 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):     0.391         0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.391         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):     0.391         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.704 " "Info (332146): Worst-case recovery slack is -6.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.704     -1195.594 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -6.704     -1195.594 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.304     -1372.454 OSC_27  " "Info (332119):    -4.304     -1372.454 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.031      -198.783 TD_CLK  " "Info (332119):    -3.031      -198.783 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254       -27.048 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -2.254       -27.048 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599       -37.690 OSC_50  " "Info (332119):    -1.599       -37.690 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.492 " "Info (332146): Worst-case removal slack is 1.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.492         0.000 TD_CLK  " "Info (332119):     1.492         0.000 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.613         0.000 OSC_27  " "Info (332119):     1.613         0.000 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.146         0.000 OSC_50  " "Info (332119):     2.146         0.000 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.024         0.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):     3.024         0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.661         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     5.661         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info (332146): Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -330.742 TD_CLK  " "Info (332119):    -1.880      -330.742 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -43.380 OSC_50  " "Info (332119):    -1.380       -43.380 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 TD_HS  " "Info (332119):    -1.222       -11.222 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):    -0.500       -56.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -0.500       -12.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.502         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     2.502         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.132         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):     7.132         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.138         0.000 OSC_27  " "Info (332119):    16.138         0.000 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Info: Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 10:36:56 2014 " "Info: Processing ended: Fri Nov  7 10:36:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "115 " "Warning (306006): Found 115 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info (306007): Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info (306007): Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info (306007): Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info (306007): Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info (306007): Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info (306007): Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info (306007): Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info (306007): Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info (306007): Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info (306007): Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info (306007): Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info (306007): Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info (306007): Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info (306007): Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info (306007): Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info (306007): Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info (306007): Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info (306007): Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info (306007): Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info (306007): Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info (306007): Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info (306007): Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info (306007): Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info (306007): Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info (306007): Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info (306007): Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info (306007): Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info (306007): Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info (306007): Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info (306007): Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info (306007): Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info (306007): Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info (306007): Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info (306007): Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info (306007): Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info (306007): Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info (306007): Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info (306007): Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info (306007): Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info (306007): Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info (306007): Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info (306007): Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info (306007): Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info (306007): Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info (306007): Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info (306007): Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info (306007): Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info (306007): Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info (306007): Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info (306007): Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info (306007): Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info (306007): Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info (306007): Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info (306007): Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info (306007): Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info (306007): Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info (306007): Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info (306007): Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info (306007): Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info (306007): Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info (306007): Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info (306007): Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info (306007): Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info (306007): Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info (306007): Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info (306007): Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info (306007): Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info (306007): Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info (306007): Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info (306007): Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info (306007): Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info (306007): Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info (306007): Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info (306007): Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info (306007): Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info (306007): Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info (306007): Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info (306007): Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info (306007): Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info (306007): Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info (306007): Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info (306007): Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info (306007): Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info (306007): Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info (306007): Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info (306007): Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info (306007): Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info (306007): Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info (306007): Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info (306007): Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info (306007): Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info (306007): Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info (306007): Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info (306007): Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info (306007): Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info (306007): Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info (306007): Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info (306007): Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info (306007): Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info (306007): Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info (306007): Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info (306007): Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info (306007): Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info (306007): Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info (306007): Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info (306007): Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info (306007): Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info (306007): Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info (306007): Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info (306007): Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info (306007): Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info (306007): Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info (306007): Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info (306007): Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info (306007): Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.216 " "Info (332146): Worst-case setup slack is -5.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.216      -283.643 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):    -5.216      -283.643 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.692      -158.858 TD_CLK  " "Info (332119):    -3.692      -158.858 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646      -448.752 OSC_27  " "Info (332119):    -3.646      -448.752 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.187      -205.185 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -3.187      -205.185 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810       -23.200 OSC_50  " "Info (332119):    -0.810       -23.200 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645       -26.814 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):    -0.645       -26.814 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -1.694 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -0.154        -1.694 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 TD_HS  " "Info (332119):    -0.022        -0.022 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.562 " "Info (332146): Worst-case hold slack is -1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562        -3.174 OSC_27  " "Info (332119):    -1.562        -3.174 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562        -1.562 OSC_50  " "Info (332119):    -1.562        -1.562 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 TD_CLK  " "Info (332119):     0.021         0.000 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):     0.215         0.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 TD_HS  " "Info (332119):     0.215         0.000 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):     0.215         0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.215         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):     0.215         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.133 " "Info (332146): Worst-case recovery slack is -4.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.133      -731.126 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -4.133      -731.126 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517      -713.043 OSC_27  " "Info (332119):    -2.517      -713.043 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500       -79.237 TD_CLK  " "Info (332119):    -1.500       -79.237 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997       -11.964 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -0.997       -11.964 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202        -4.068 OSC_50  " "Info (332119):    -0.202        -4.068 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.881 " "Info (332146): Worst-case removal slack is 0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881         0.000 OSC_27  " "Info (332119):     0.881         0.000 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 OSC_50  " "Info (332119):     0.986         0.000 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996         0.000 TD_CLK  " "Info (332119):     0.996         0.000 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.877         0.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):     1.877         0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.713         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     3.713         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info (332146): Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -330.742 TD_CLK  " "Info (332119):    -1.880      -330.742 TD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -43.380 OSC_50  " "Info (332119):    -1.380       -43.380 OSC_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 TD_HS  " "Info (332119):    -1.222       -11.222 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info (332119):    -0.500       -56.000 I2C_AV_Config:u1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 VGA_Ctrl:u9\|oVGA_HS  " "Info (332119):    -0.500       -12.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.502         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     2.502         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.132         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "Info (332119):     7.132         0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.138         0.000 OSC_27  " "Info (332119):    16.138         0.000 OSC_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 10:37:01 2014 " "Info: Processing ended: Fri Nov  7 10:37:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
