{:input (genetic.representation/genetic-representation "../mediumcorpus/58332.C15FBD94.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_19, wire1_22, wire2_25, wire3_28, wire4_31, wire5_34, wire6_37, wire7_18, wire8_21, wire9_24, wire10_27, wire11_30, wire12_33, wire13_36);\n  wire \\:missing_edge ;\n  input wire0_19;\n  wire wire0_19;\n  output wire10_27;\n  wire wire10_27;\n  output wire11_30;\n  wire wire11_30;\n  output wire12_33;\n  wire wire12_33;\n  output wire13_36;\n  wire wire13_36;\n  wire wire14;\n  wire wire15;\n  wire wire16;\n  wire wire17_18;\n  wire wire17_19;\n  input wire1_22;\n  wire wire1_22;\n  wire wire20_21;\n  wire wire20_22;\n  wire wire23_24;\n  wire wire23_25;\n  wire wire26_27;\n  wire wire26_28;\n  wire wire29_30;\n  wire wire29_31;\n  input wire2_25;\n  wire wire2_25;\n  wire wire32_33;\n  wire wire32_34;\n  wire wire35_36;\n  wire wire35_37;\n  input wire3_28;\n  wire wire3_28;\n  input wire4_31;\n  wire wire4_31;\n  input wire5_34;\n  wire wire5_34;\n  input wire6_37;\n  wire wire6_37;\n  output wire7_18;\n  wire wire7_18;\n  output wire8_21;\n  wire wire8_21;\n  output wire9_24;\n  wire wire9_24;\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h1;\n  assign wire16 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire35_37 = wire6_37;\n  assign wire13_36 = wire35_36;\n  assign wire35_36 = wire35_37;\n  assign wire32_34 = wire5_34;\n  assign wire12_33 = wire32_33;\n  assign wire32_33 = wire32_34;\n  assign wire29_31 = wire4_31;\n  assign wire11_30 = wire29_30;\n  assign wire29_30 = wire29_31;\n  assign wire26_28 = wire3_28;\n  assign wire10_27 = wire26_27;\n  assign wire26_27 = wire26_28;\n  assign wire23_25 = wire2_25;\n  assign wire9_24 = wire23_24;\n  assign wire23_24 = wire23_25;\n  assign wire20_22 = wire1_22;\n  assign wire8_21 = wire20_21;\n  assign wire20_21 = wire20_22;\n  assign wire17_19 = wire0_19;\n  assign wire7_18 = wire17_18;\n  assign wire17_18 = wire17_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:3.1-75.10\" *)\nmodule postsynth(wire0_19, wire1_22, wire2_25, wire3_28, wire4_31, wire5_34, wire6_37, wire7_18, wire8_21, wire9_24, wire10_27, wire11_30, wire12_33, wire13_36);\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:5.9-5.17\" *)\n  input wire0_19;\n  wire wire0_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:7.10-7.19\" *)\n  output wire10_27;\n  wire wire10_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:9.10-9.19\" *)\n  output wire11_30;\n  wire wire11_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:11.10-11.19\" *)\n  output wire12_33;\n  wire wire12_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:13.10-13.19\" *)\n  output wire13_36;\n  wire wire13_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:15.8-15.14\" *)\n  wire wire14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:16.8-16.14\" *)\n  wire wire15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:17.8-17.14\" *)\n  wire wire16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:18.8-18.17\" *)\n  wire wire17_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:19.8-19.17\" *)\n  wire wire17_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:20.9-20.17\" *)\n  input wire1_22;\n  wire wire1_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:22.8-22.17\" *)\n  wire wire20_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:23.8-23.17\" *)\n  wire wire20_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:24.8-24.17\" *)\n  wire wire23_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:25.8-25.17\" *)\n  wire wire23_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:26.8-26.17\" *)\n  wire wire26_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:27.8-27.17\" *)\n  wire wire26_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:28.8-28.17\" *)\n  wire wire29_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:29.8-29.17\" *)\n  wire wire29_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:30.9-30.17\" *)\n  input wire2_25;\n  wire wire2_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:32.8-32.17\" *)\n  wire wire32_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:33.8-33.17\" *)\n  wire wire32_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:34.8-34.17\" *)\n  wire wire35_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:35.8-35.17\" *)\n  wire wire35_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:36.9-36.17\" *)\n  input wire3_28;\n  wire wire3_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:38.9-38.17\" *)\n  input wire4_31;\n  wire wire4_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:40.9-40.17\" *)\n  input wire5_34;\n  wire wire5_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:42.9-42.17\" *)\n  input wire6_37;\n  wire wire6_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:44.10-44.18\" *)\n  output wire7_18;\n  wire wire7_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:46.10-46.18\" *)\n  output wire8_21;\n  wire wire8_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/35E57C8F.v:48.10-48.18\" *)\n  output wire9_24;\n  wire wire9_24;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_27 = wire3_28;\n  assign wire11_30 = wire4_31;\n  assign wire12_33 = wire5_34;\n  assign wire13_36 = wire6_37;\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h1;\n  assign wire16 = 1'h0;\n  assign wire17_18 = wire0_19;\n  assign wire17_19 = wire0_19;\n  assign wire20_21 = wire1_22;\n  assign wire20_22 = wire1_22;\n  assign wire23_24 = wire2_25;\n  assign wire23_25 = wire2_25;\n  assign wire26_27 = wire3_28;\n  assign wire26_28 = wire3_28;\n  assign wire29_30 = wire4_31;\n  assign wire29_31 = wire4_31;\n  assign wire32_33 = wire5_34;\n  assign wire32_34 = wire5_34;\n  assign wire35_36 = wire6_37;\n  assign wire35_37 = wire6_37;\n  assign wire7_18 = wire0_19;\n  assign wire8_21 = wire1_22;\n  assign wire9_24 = wire2_25;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}