
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007014  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080070d4  080070d4  000080d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800722c  0800722c  00009208  2**0
                  CONTENTS
  4 .ARM          00000008  0800722c  0800722c  0000822c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007234  08007234  00009208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007234  08007234  00008234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007238  08007238  00008238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800723c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001084  20000208  08007444  00009208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000128c  08007444  0000928c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000164e4  00000000  00000000  00009230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003425  00000000  00000000  0001f714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  00022b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f49  00000000  00000000  00023ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000398c  00000000  00000000  00024e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000178ad  00000000  00000000  000287ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a96e2  00000000  00000000  0004005a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e973c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004af8  00000000  00000000  000e9780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000ee278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000208 	.word	0x20000208
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080070bc 	.word	0x080070bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000020c 	.word	0x2000020c
 8000104:	080070bc 	.word	0x080070bc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	d434      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 800048e:	469b      	mov	fp, r3
 8000490:	4653      	mov	r3, sl
 8000492:	465a      	mov	r2, fp
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83b      	bhi.n	800051c <__udivmoddi4+0xc4>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e079      	b.n	800059e <__udivmoddi4+0x146>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e076      	b.n	80005a4 <__udivmoddi4+0x14c>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e029      	b.n	8000524 <__udivmoddi4+0xcc>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	2320      	movs	r3, #32
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	4652      	mov	r2, sl
 8000502:	40da      	lsrs	r2, r3
 8000504:	4641      	mov	r1, r8
 8000506:	0013      	movs	r3, r2
 8000508:	464a      	mov	r2, r9
 800050a:	408a      	lsls	r2, r1
 800050c:	0017      	movs	r7, r2
 800050e:	4642      	mov	r2, r8
 8000510:	431f      	orrs	r7, r3
 8000512:	4653      	mov	r3, sl
 8000514:	4093      	lsls	r3, r2
 8000516:	001e      	movs	r6, r3
 8000518:	42af      	cmp	r7, r5
 800051a:	d9c3      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	4643      	mov	r3, r8
 8000526:	2b00      	cmp	r3, #0
 8000528:	d0d8      	beq.n	80004dc <__udivmoddi4+0x84>
 800052a:	07fb      	lsls	r3, r7, #31
 800052c:	0872      	lsrs	r2, r6, #1
 800052e:	431a      	orrs	r2, r3
 8000530:	4646      	mov	r6, r8
 8000532:	087b      	lsrs	r3, r7, #1
 8000534:	e00e      	b.n	8000554 <__udivmoddi4+0xfc>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d101      	bne.n	800053e <__udivmoddi4+0xe6>
 800053a:	42a2      	cmp	r2, r4
 800053c:	d80c      	bhi.n	8000558 <__udivmoddi4+0x100>
 800053e:	1aa4      	subs	r4, r4, r2
 8000540:	419d      	sbcs	r5, r3
 8000542:	2001      	movs	r0, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2100      	movs	r1, #0
 800054a:	3e01      	subs	r6, #1
 800054c:	1824      	adds	r4, r4, r0
 800054e:	414d      	adcs	r5, r1
 8000550:	2e00      	cmp	r6, #0
 8000552:	d006      	beq.n	8000562 <__udivmoddi4+0x10a>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d9ee      	bls.n	8000536 <__udivmoddi4+0xde>
 8000558:	3e01      	subs	r6, #1
 800055a:	1924      	adds	r4, r4, r4
 800055c:	416d      	adcs	r5, r5
 800055e:	2e00      	cmp	r6, #0
 8000560:	d1f8      	bne.n	8000554 <__udivmoddi4+0xfc>
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	465b      	mov	r3, fp
 8000568:	1900      	adds	r0, r0, r4
 800056a:	4169      	adcs	r1, r5
 800056c:	2b00      	cmp	r3, #0
 800056e:	db24      	blt.n	80005ba <__udivmoddi4+0x162>
 8000570:	002b      	movs	r3, r5
 8000572:	465a      	mov	r2, fp
 8000574:	4644      	mov	r4, r8
 8000576:	40d3      	lsrs	r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	40e2      	lsrs	r2, r4
 800057c:	001c      	movs	r4, r3
 800057e:	465b      	mov	r3, fp
 8000580:	0015      	movs	r5, r2
 8000582:	2b00      	cmp	r3, #0
 8000584:	db2a      	blt.n	80005dc <__udivmoddi4+0x184>
 8000586:	0026      	movs	r6, r4
 8000588:	409e      	lsls	r6, r3
 800058a:	0033      	movs	r3, r6
 800058c:	0026      	movs	r6, r4
 800058e:	4647      	mov	r7, r8
 8000590:	40be      	lsls	r6, r7
 8000592:	0032      	movs	r2, r6
 8000594:	1a80      	subs	r0, r0, r2
 8000596:	4199      	sbcs	r1, r3
 8000598:	9000      	str	r0, [sp, #0]
 800059a:	9101      	str	r1, [sp, #4]
 800059c:	e79e      	b.n	80004dc <__udivmoddi4+0x84>
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d8bc      	bhi.n	800051c <__udivmoddi4+0xc4>
 80005a2:	e782      	b.n	80004aa <__udivmoddi4+0x52>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	2200      	movs	r2, #0
 80005ae:	9100      	str	r1, [sp, #0]
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	2201      	movs	r2, #1
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	9201      	str	r2, [sp, #4]
 80005b8:	e785      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005ba:	4642      	mov	r2, r8
 80005bc:	2320      	movs	r3, #32
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	4646      	mov	r6, r8
 80005c4:	409a      	lsls	r2, r3
 80005c6:	0023      	movs	r3, r4
 80005c8:	40f3      	lsrs	r3, r6
 80005ca:	4644      	mov	r4, r8
 80005cc:	4313      	orrs	r3, r2
 80005ce:	002a      	movs	r2, r5
 80005d0:	40e2      	lsrs	r2, r4
 80005d2:	001c      	movs	r4, r3
 80005d4:	465b      	mov	r3, fp
 80005d6:	0015      	movs	r5, r2
 80005d8:	2b00      	cmp	r3, #0
 80005da:	dad4      	bge.n	8000586 <__udivmoddi4+0x12e>
 80005dc:	4642      	mov	r2, r8
 80005de:	002f      	movs	r7, r5
 80005e0:	2320      	movs	r3, #32
 80005e2:	0026      	movs	r6, r4
 80005e4:	4097      	lsls	r7, r2
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	40de      	lsrs	r6, r3
 80005ea:	003b      	movs	r3, r7
 80005ec:	4333      	orrs	r3, r6
 80005ee:	e7cd      	b.n	800058c <__udivmoddi4+0x134>

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	0008      	movs	r0, r1
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	@ (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <Display_Update>:
            HAL_GPIO_WritePin(segmentPorts[seg], segmentPins[seg],
                    segmentMap[digits[digit]][seg] ? GPIO_PIN_SET : GPIO_PIN_RESET);
        }
    }
}*/
void Display_Update(void) {
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
	// Turn off all digits
	for (int i = 0; i < 4; i++) {
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	e00e      	b.n	800066e <Display_Update+0x2a>
		HAL_GPIO_WritePin(digitPorts[i], digitPins[i], GPIO_PIN_SET);
 8000650:	4b34      	ldr	r3, [pc, #208]	@ (8000724 <Display_Update+0xe0>)
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	0092      	lsls	r2, r2, #2
 8000656:	58d0      	ldr	r0, [r2, r3]
 8000658:	4b33      	ldr	r3, [pc, #204]	@ (8000728 <Display_Update+0xe4>)
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	0052      	lsls	r2, r2, #1
 800065e:	5ad3      	ldrh	r3, [r2, r3]
 8000660:	2201      	movs	r2, #1
 8000662:	0019      	movs	r1, r3
 8000664:	f001 fb24 	bl	8001cb0 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3301      	adds	r3, #1
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b03      	cmp	r3, #3
 8000672:	dded      	ble.n	8000650 <Display_Update+0xc>
	}

	// Set segments for the current digit
	for (int seg = 0; seg < 8; seg++) {
 8000674:	2300      	movs	r3, #0
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	e01c      	b.n	80006b4 <Display_Update+0x70>
		HAL_GPIO_WritePin(segmentPorts[seg], segmentPins[seg],
 800067a:	4b2c      	ldr	r3, [pc, #176]	@ (800072c <Display_Update+0xe8>)
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	0092      	lsls	r2, r2, #2
 8000680:	58d0      	ldr	r0, [r2, r3]
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <Display_Update+0xec>)
 8000684:	683a      	ldr	r2, [r7, #0]
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	5ad4      	ldrh	r4, [r2, r3]
				segmentMap[digits[currentDigit]][seg] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800068a:	4b2a      	ldr	r3, [pc, #168]	@ (8000734 <Display_Update+0xf0>)
 800068c:	681a      	ldr	r2, [r3, #0]
 800068e:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <Display_Update+0xf4>)
 8000690:	0092      	lsls	r2, r2, #2
 8000692:	58d2      	ldr	r2, [r2, r3]
 8000694:	4b29      	ldr	r3, [pc, #164]	@ (800073c <Display_Update+0xf8>)
 8000696:	00d1      	lsls	r1, r2, #3
 8000698:	683a      	ldr	r2, [r7, #0]
 800069a:	188a      	adds	r2, r1, r2
 800069c:	0092      	lsls	r2, r2, #2
 800069e:	58d3      	ldr	r3, [r2, r3]
		HAL_GPIO_WritePin(segmentPorts[seg], segmentPins[seg],
 80006a0:	1e5a      	subs	r2, r3, #1
 80006a2:	4193      	sbcs	r3, r2
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	001a      	movs	r2, r3
 80006a8:	0021      	movs	r1, r4
 80006aa:	f001 fb01 	bl	8001cb0 <HAL_GPIO_WritePin>
	for (int seg = 0; seg < 8; seg++) {
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	3301      	adds	r3, #1
 80006b2:	603b      	str	r3, [r7, #0]
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	2b07      	cmp	r3, #7
 80006b8:	dddf      	ble.n	800067a <Display_Update+0x36>
	}

	HAL_GPIO_WritePin(segmentPorts[7], segmentPins[7],
 80006ba:	4b1c      	ldr	r3, [pc, #112]	@ (800072c <Display_Update+0xe8>)
 80006bc:	69d8      	ldr	r0, [r3, #28]
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <Display_Update+0xec>)
 80006c0:	89d9      	ldrh	r1, [r3, #14]
			(totalTime/1000 > 60 && currentDigit == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000740 <Display_Update+0xfc>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a1f      	ldr	r2, [pc, #124]	@ (8000744 <Display_Update+0x100>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d905      	bls.n	80006d8 <Display_Update+0x94>
 80006cc:	4b19      	ldr	r3, [pc, #100]	@ (8000734 <Display_Update+0xf0>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d101      	bne.n	80006d8 <Display_Update+0x94>
 80006d4:	2301      	movs	r3, #1
 80006d6:	e000      	b.n	80006da <Display_Update+0x96>
 80006d8:	2300      	movs	r3, #0
	HAL_GPIO_WritePin(segmentPorts[7], segmentPins[7],
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	001a      	movs	r2, r3
 80006de:	f001 fae7 	bl	8001cb0 <HAL_GPIO_WritePin>


	// Enable current digit
	HAL_GPIO_WritePin(digitPorts[currentDigit], digitPins[currentDigit], GPIO_PIN_RESET);
 80006e2:	4b14      	ldr	r3, [pc, #80]	@ (8000734 <Display_Update+0xf0>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <Display_Update+0xe0>)
 80006e8:	0092      	lsls	r2, r2, #2
 80006ea:	58d0      	ldr	r0, [r2, r3]
 80006ec:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <Display_Update+0xf0>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <Display_Update+0xe4>)
 80006f2:	0052      	lsls	r2, r2, #1
 80006f4:	5ad3      	ldrh	r3, [r2, r3]
 80006f6:	2200      	movs	r2, #0
 80006f8:	0019      	movs	r1, r3
 80006fa:	f001 fad9 	bl	8001cb0 <HAL_GPIO_WritePin>

	// Advance to the next digit for next call
	currentDigit = (currentDigit + 1) % 4;
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <Display_Update+0xf0>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	4a10      	ldr	r2, [pc, #64]	@ (8000748 <Display_Update+0x104>)
 8000706:	4013      	ands	r3, r2
 8000708:	d504      	bpl.n	8000714 <Display_Update+0xd0>
 800070a:	3b01      	subs	r3, #1
 800070c:	2204      	movs	r2, #4
 800070e:	4252      	negs	r2, r2
 8000710:	4313      	orrs	r3, r2
 8000712:	3301      	adds	r3, #1
 8000714:	001a      	movs	r2, r3
 8000716:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <Display_Update+0xf0>)
 8000718:	601a      	str	r2, [r3, #0]
}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	b003      	add	sp, #12
 8000720:	bd90      	pop	{r4, r7, pc}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	20000000 	.word	0x20000000
 8000728:	20000010 	.word	0x20000010
 800072c:	20000018 	.word	0x20000018
 8000730:	20000038 	.word	0x20000038
 8000734:	20000250 	.word	0x20000250
 8000738:	20000240 	.word	0x20000240
 800073c:	20000048 	.word	0x20000048
 8000740:	20000234 	.word	0x20000234
 8000744:	0000ee47 	.word	0x0000ee47
 8000748:	80000003 	.word	0x80000003

0800074c <UpdateDisplayFromTime>:



void UpdateDisplayFromTime(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
	uint32_t totalSeconds = totalTime / 1000;
 8000752:	4b24      	ldr	r3, [pc, #144]	@ (80007e4 <UpdateDisplayFromTime+0x98>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	22fa      	movs	r2, #250	@ 0xfa
 8000758:	0091      	lsls	r1, r2, #2
 800075a:	0018      	movs	r0, r3
 800075c:	f7ff fce6 	bl	800012c <__udivsi3>
 8000760:	0003      	movs	r3, r0
 8000762:	60fb      	str	r3, [r7, #12]
	uint32_t minutes = totalSeconds / 60;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	213c      	movs	r1, #60	@ 0x3c
 8000768:	0018      	movs	r0, r3
 800076a:	f7ff fcdf 	bl	800012c <__udivsi3>
 800076e:	0003      	movs	r3, r0
 8000770:	60bb      	str	r3, [r7, #8]
	uint32_t seconds = totalSeconds % 60;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	213c      	movs	r1, #60	@ 0x3c
 8000776:	0018      	movs	r0, r3
 8000778:	f7ff fd5e 	bl	8000238 <__aeabi_uidivmod>
 800077c:	000b      	movs	r3, r1
 800077e:	607b      	str	r3, [r7, #4]

	// MM:SS
	digits[0] = (minutes / 10) % 10;
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	210a      	movs	r1, #10
 8000784:	0018      	movs	r0, r3
 8000786:	f7ff fcd1 	bl	800012c <__udivsi3>
 800078a:	0003      	movs	r3, r0
 800078c:	210a      	movs	r1, #10
 800078e:	0018      	movs	r0, r3
 8000790:	f7ff fd52 	bl	8000238 <__aeabi_uidivmod>
 8000794:	000b      	movs	r3, r1
 8000796:	001a      	movs	r2, r3
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <UpdateDisplayFromTime+0x9c>)
 800079a:	601a      	str	r2, [r3, #0]
	digits[1] =  minutes % 10;
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	210a      	movs	r1, #10
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff fd49 	bl	8000238 <__aeabi_uidivmod>
 80007a6:	000b      	movs	r3, r1
 80007a8:	001a      	movs	r2, r3
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <UpdateDisplayFromTime+0x9c>)
 80007ac:	605a      	str	r2, [r3, #4]
	digits[2] = (int)((int)((seconds / 10)) % 10);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	210a      	movs	r1, #10
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff fcba 	bl	800012c <__udivsi3>
 80007b8:	0003      	movs	r3, r0
 80007ba:	210a      	movs	r1, #10
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff fe25 	bl	800040c <__aeabi_idivmod>
 80007c2:	000b      	movs	r3, r1
 80007c4:	001a      	movs	r2, r3
 80007c6:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <UpdateDisplayFromTime+0x9c>)
 80007c8:	609a      	str	r2, [r3, #8]
	digits[3] =  seconds % 10;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	210a      	movs	r1, #10
 80007ce:	0018      	movs	r0, r3
 80007d0:	f7ff fd32 	bl	8000238 <__aeabi_uidivmod>
 80007d4:	000b      	movs	r3, r1
 80007d6:	001a      	movs	r2, r3
 80007d8:	4b03      	ldr	r3, [pc, #12]	@ (80007e8 <UpdateDisplayFromTime+0x9c>)
 80007da:	60da      	str	r2, [r3, #12]
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	b004      	add	sp, #16
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000234 	.word	0x20000234
 80007e8:	20000240 	.word	0x20000240

080007ec <StartDefaultTask>:


void StartDefaultTask(void const * argument)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		osDelay(1);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f004 ff66 	bl	80056c6 <osDelay>
 80007fa:	e7fb      	b.n	80007f4 <StartDefaultTask+0x8>

080007fc <StartTask01>:
	}
}

void StartTask01(void const * argument)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	uint32_t lastSampledTime = HAL_GetTick();
 8000804:	f000 fde0 	bl	80013c8 <HAL_GetTick>
 8000808:	0003      	movs	r3, r0
 800080a:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		uint32_t now = HAL_GetTick();
 800080c:	f000 fddc 	bl	80013c8 <HAL_GetTick>
 8000810:	0003      	movs	r3, r0
 8000812:	60bb      	str	r3, [r7, #8]

		switch(startFlag) {
 8000814:	4b24      	ldr	r3, [pc, #144]	@ (80008a8 <StartTask01+0xac>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	2b05      	cmp	r3, #5
 800081c:	d840      	bhi.n	80008a0 <StartTask01+0xa4>
 800081e:	009a      	lsls	r2, r3, #2
 8000820:	4b22      	ldr	r3, [pc, #136]	@ (80008ac <StartTask01+0xb0>)
 8000822:	18d3      	adds	r3, r2, r3
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	469f      	mov	pc, r3
		case 0: // idle
			break;

		case 1: // start or resume
			startTime       = now;          // remember momentul preluării
 8000828:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <StartTask01+0xb4>)
 800082a:	68ba      	ldr	r2, [r7, #8]
 800082c:	601a      	str	r2, [r3, #0]
			lastRunTime     = now;          // for UART pacing in Task01
 800082e:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <StartTask01+0xb8>)
 8000830:	68ba      	ldr	r2, [r7, #8]
 8000832:	601a      	str	r2, [r3, #0]
			lastSampledTime = now;          // for delta accumulation
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	60fb      	str	r3, [r7, #12]
			startFlag       = 2;            // transition to running
 8000838:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <StartTask01+0xac>)
 800083a:	2202      	movs	r2, #2
 800083c:	701a      	strb	r2, [r3, #0]
			break;
 800083e:	e02f      	b.n	80008a0 <StartTask01+0xa4>

		case 2: // running
			totalTime += (now - lastSampledTime);
 8000840:	68ba      	ldr	r2, [r7, #8]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	1ad2      	subs	r2, r2, r3
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <StartTask01+0xbc>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	18d2      	adds	r2, r2, r3
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <StartTask01+0xbc>)
 800084e:	601a      	str	r2, [r3, #0]
			lastSampledTime = now;
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	60fb      	str	r3, [r7, #12]
			break;
 8000854:	e024      	b.n	80008a0 <StartTask01+0xa4>

		case 3: // stop
			elapsedTime += now - startTime;
 8000856:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <StartTask01+0xb4>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	68ba      	ldr	r2, [r7, #8]
 800085c:	1ad2      	subs	r2, r2, r3
 800085e:	4b17      	ldr	r3, [pc, #92]	@ (80008bc <StartTask01+0xc0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	18d2      	adds	r2, r2, r3
 8000864:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <StartTask01+0xc0>)
 8000866:	601a      	str	r2, [r3, #0]
			totalTime    = elapsedTime;
 8000868:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <StartTask01+0xc0>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <StartTask01+0xbc>)
 800086e:	601a      	str	r2, [r3, #0]
			startFlag    = 0; // pause
 8000870:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <StartTask01+0xac>)
 8000872:	2200      	movs	r2, #0
 8000874:	701a      	strb	r2, [r3, #0]
			break;
 8000876:	e013      	b.n	80008a0 <StartTask01+0xa4>

		case 4: // reset
			elapsedTime = 0;
 8000878:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <StartTask01+0xc0>)
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
			totalTime   = 0;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <StartTask01+0xbc>)
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
			startFlag   = 0;
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <StartTask01+0xac>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
			break;
 800088a:	e009      	b.n	80008a0 <StartTask01+0xa4>

		case 5: // debbug
			osDelay(1000);
 800088c:	23fa      	movs	r3, #250	@ 0xfa
 800088e:	009b      	lsls	r3, r3, #2
 8000890:	0018      	movs	r0, r3
 8000892:	f004 ff18 	bl	80056c6 <osDelay>
			startFlag = 3;
 8000896:	4b04      	ldr	r3, [pc, #16]	@ (80008a8 <StartTask01+0xac>)
 8000898:	2203      	movs	r2, #3
 800089a:	701a      	strb	r2, [r3, #0]
			break;
 800089c:	e000      	b.n	80008a0 <StartTask01+0xa4>
			break;
 800089e:	46c0      	nop			@ (mov r8, r8)
		}
		osDelay(1);
 80008a0:	2001      	movs	r0, #1
 80008a2:	f004 ff10 	bl	80056c6 <osDelay>
	{
 80008a6:	e7b1      	b.n	800080c <StartTask01+0x10>
 80008a8:	20000224 	.word	0x20000224
 80008ac:	08007158 	.word	0x08007158
 80008b0:	20000228 	.word	0x20000228
 80008b4:	20000230 	.word	0x20000230
 80008b8:	20000234 	.word	0x20000234
 80008bc:	2000022c 	.word	0x2000022c

080008c0 <StartTask02>:
	}
}

void StartTask02(void const * argument)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b093      	sub	sp, #76	@ 0x4c
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	// Recepție UART activă permanent
	HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80008c8:	4931      	ldr	r1, [pc, #196]	@ (8000990 <StartTask02+0xd0>)
 80008ca:	4b32      	ldr	r3, [pc, #200]	@ (8000994 <StartTask02+0xd4>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	0018      	movs	r0, r3
 80008d0:	f002 fe74 	bl	80035bc <HAL_UART_Receive_IT>

	for (;;)
	{
		uint32_t now = HAL_GetTick();
 80008d4:	f000 fd78 	bl	80013c8 <HAL_GetTick>
 80008d8:	0003      	movs	r3, r0
 80008da:	647b      	str	r3, [r7, #68]	@ 0x44

		if ((now - lastRunTime) >= 500 && startFlag == 2) // au trecut 500 ms
 80008dc:	4b2e      	ldr	r3, [pc, #184]	@ (8000998 <StartTask02+0xd8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80008e2:	1ad2      	subs	r2, r2, r3
 80008e4:	23fa      	movs	r3, #250	@ 0xfa
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d30f      	bcc.n	800090c <StartTask02+0x4c>
 80008ec:	4b2b      	ldr	r3, [pc, #172]	@ (800099c <StartTask02+0xdc>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d10a      	bne.n	800090c <StartTask02+0x4c>
		{
			lastRunTime = now;
 80008f6:	4b28      	ldr	r3, [pc, #160]	@ (8000998 <StartTask02+0xd8>)
 80008f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80008fa:	601a      	str	r2, [r3, #0]

			/*char buffer[50];
			int len = sprintf(buffer, "Timp: %lu ms\r\n", totalTime);
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, HAL_MAX_DELAY);*/
			sendStatus |= 0b1;
 80008fc:	4b28      	ldr	r3, [pc, #160]	@ (80009a0 <StartTask02+0xe0>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b2db      	uxtb	r3, r3
 8000902:	2201      	movs	r2, #1
 8000904:	4313      	orrs	r3, r2
 8000906:	b2da      	uxtb	r2, r3
 8000908:	4b25      	ldr	r3, [pc, #148]	@ (80009a0 <StartTask02+0xe0>)
 800090a:	701a      	strb	r2, [r3, #0]
		}
		if(sendStatus) {
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <StartTask02+0xe0>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d019      	beq.n	800094a <StartTask02+0x8a>
			char buffer[50];
			int len = sprintf(buffer, "Timp: %lu ms\r\n", totalTime);
 8000916:	4b23      	ldr	r3, [pc, #140]	@ (80009a4 <StartTask02+0xe4>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	4923      	ldr	r1, [pc, #140]	@ (80009a8 <StartTask02+0xe8>)
 800091c:	240c      	movs	r4, #12
 800091e:	193b      	adds	r3, r7, r4
 8000920:	0018      	movs	r0, r3
 8000922:	f005 fecd 	bl	80066c0 <siprintf>
 8000926:	0003      	movs	r3, r0
 8000928:	643b      	str	r3, [r7, #64]	@ 0x40
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, HAL_MAX_DELAY);
 800092a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800092c:	b29a      	uxth	r2, r3
 800092e:	2301      	movs	r3, #1
 8000930:	425b      	negs	r3, r3
 8000932:	1939      	adds	r1, r7, r4
 8000934:	4817      	ldr	r0, [pc, #92]	@ (8000994 <StartTask02+0xd4>)
 8000936:	f002 fd9d 	bl	8003474 <HAL_UART_Transmit>

			sendStatus &= ~(0b1);
 800093a:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <StartTask02+0xe0>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2201      	movs	r2, #1
 8000942:	4393      	bics	r3, r2
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b16      	ldr	r3, [pc, #88]	@ (80009a0 <StartTask02+0xe0>)
 8000948:	701a      	strb	r2, [r3, #0]
		}
		if(debugActive)
 800094a:	4b18      	ldr	r3, [pc, #96]	@ (80009ac <StartTask02+0xec>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d00e      	beq.n	8000970 <StartTask02+0xb0>
		{
			if(now - debugTimestamp < 2000)
 8000952:	4b17      	ldr	r3, [pc, #92]	@ (80009b0 <StartTask02+0xf0>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000958:	1ad2      	subs	r2, r2, r3
 800095a:	23fa      	movs	r3, #250	@ 0xfa
 800095c:	00db      	lsls	r3, r3, #3
 800095e:	429a      	cmp	r2, r3
 8000960:	d202      	bcs.n	8000968 <StartTask02+0xa8>
			{
				// Keep showing debug values
				Display_Update();
 8000962:	f7ff fe6f 	bl	8000644 <Display_Update>
 8000966:	e7b5      	b.n	80008d4 <StartTask02+0x14>
			}
			else
			{
				debugActive = 0; // Debug mode expired
 8000968:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <StartTask02+0xec>)
 800096a:	2200      	movs	r2, #0
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	e7b1      	b.n	80008d4 <StartTask02+0x14>
			}
		}
		else if(now - lastTimeDisplayed > 20)
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <StartTask02+0xf4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	2b14      	cmp	r3, #20
 800097a:	d9ab      	bls.n	80008d4 <StartTask02+0x14>
		{
			UpdateDisplayFromTime();
 800097c:	f7ff fee6 	bl	800074c <UpdateDisplayFromTime>
			lastTimeDisplayed = HAL_GetTick();
 8000980:	f000 fd22 	bl	80013c8 <HAL_GetTick>
 8000984:	0002      	movs	r2, r0
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <StartTask02+0xf4>)
 8000988:	601a      	str	r2, [r3, #0]
			Display_Update();
 800098a:	f7ff fe5b 	bl	8000644 <Display_Update>
	{
 800098e:	e7a1      	b.n	80008d4 <StartTask02+0x14>
 8000990:	2000023d 	.word	0x2000023d
 8000994:	20000304 	.word	0x20000304
 8000998:	20000230 	.word	0x20000230
 800099c:	20000224 	.word	0x20000224
 80009a0:	2000023c 	.word	0x2000023c
 80009a4:	20000234 	.word	0x20000234
 80009a8:	080070d4 	.word	0x080070d4
 80009ac:	20000258 	.word	0x20000258
 80009b0:	20000254 	.word	0x20000254
 80009b4:	20000238 	.word	0x20000238

080009b8 <HAL_UART_RxCpltCallback>:

}

// Callback UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a38      	ldr	r2, [pc, #224]	@ (8000aa8 <HAL_UART_RxCpltCallback+0xf0>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d169      	bne.n	8000a9e <HAL_UART_RxCpltCallback+0xe6>
	{
		// Debug: trimitem caracterul primit înapoi
		HAL_UART_Transmit(&huart2, &rxData, 1, HAL_MAX_DELAY);
 80009ca:	2301      	movs	r3, #1
 80009cc:	425b      	negs	r3, r3
 80009ce:	4937      	ldr	r1, [pc, #220]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 80009d0:	4837      	ldr	r0, [pc, #220]	@ (8000ab0 <HAL_UART_RxCpltCallback+0xf8>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	f002 fd4e 	bl	8003474 <HAL_UART_Transmit>

		if (rxData == 'S')  // Start
 80009d8:	4b34      	ldr	r3, [pc, #208]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b53      	cmp	r3, #83	@ 0x53
 80009de:	d10a      	bne.n	80009f6 <HAL_UART_RxCpltCallback+0x3e>
		{
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, GPIO_PIN_SET);
 80009e0:	23a0      	movs	r3, #160	@ 0xa0
 80009e2:	05db      	lsls	r3, r3, #23
 80009e4:	2201      	movs	r2, #1
 80009e6:	2120      	movs	r1, #32
 80009e8:	0018      	movs	r0, r3
 80009ea:	f001 f961 	bl	8001cb0 <HAL_GPIO_WritePin>
			startFlag = 1;
 80009ee:	4b31      	ldr	r3, [pc, #196]	@ (8000ab4 <HAL_UART_RxCpltCallback+0xfc>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	701a      	strb	r2, [r3, #0]
 80009f4:	e04d      	b.n	8000a92 <HAL_UART_RxCpltCallback+0xda>
		}
		else if (rxData == 'T') // Stop
 80009f6:	4b2d      	ldr	r3, [pc, #180]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b54      	cmp	r3, #84	@ 0x54
 80009fc:	d10a      	bne.n	8000a14 <HAL_UART_RxCpltCallback+0x5c>
		{
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, GPIO_PIN_RESET);
 80009fe:	23a0      	movs	r3, #160	@ 0xa0
 8000a00:	05db      	lsls	r3, r3, #23
 8000a02:	2200      	movs	r2, #0
 8000a04:	2120      	movs	r1, #32
 8000a06:	0018      	movs	r0, r3
 8000a08:	f001 f952 	bl	8001cb0 <HAL_GPIO_WritePin>
			startFlag = 3;
 8000a0c:	4b29      	ldr	r3, [pc, #164]	@ (8000ab4 <HAL_UART_RxCpltCallback+0xfc>)
 8000a0e:	2203      	movs	r2, #3
 8000a10:	701a      	strb	r2, [r3, #0]
 8000a12:	e03e      	b.n	8000a92 <HAL_UART_RxCpltCallback+0xda>
		}
		else if (rxData == 'R') // Reset (opțional)
 8000a14:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b52      	cmp	r3, #82	@ 0x52
 8000a1a:	d109      	bne.n	8000a30 <HAL_UART_RxCpltCallback+0x78>
		{
			startFlag = 4; // va reseta timerul
 8000a1c:	4b25      	ldr	r3, [pc, #148]	@ (8000ab4 <HAL_UART_RxCpltCallback+0xfc>)
 8000a1e:	2204      	movs	r2, #4
 8000a20:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN_Pin);
 8000a22:	23a0      	movs	r3, #160	@ 0xa0
 8000a24:	05db      	lsls	r3, r3, #23
 8000a26:	2120      	movs	r1, #32
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f001 f95e 	bl	8001cea <HAL_GPIO_TogglePin>
 8000a2e:	e030      	b.n	8000a92 <HAL_UART_RxCpltCallback+0xda>
		}
		else if (rxData == 'Z') // Debug: afișăm cifra 1
 8000a30:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b5a      	cmp	r3, #90	@ 0x5a
 8000a36:	d12c      	bne.n	8000a92 <HAL_UART_RxCpltCallback+0xda>
		{
			startFlag = 0;
 8000a38:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab4 <HAL_UART_RxCpltCallback+0xfc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
			digits[0] = 1;
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x100>)
 8000a40:	2201      	movs	r2, #1
 8000a42:	601a      	str	r2, [r3, #0]
			digits[1] = 2;
 8000a44:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x100>)
 8000a46:	2202      	movs	r2, #2
 8000a48:	605a      	str	r2, [r3, #4]
			digits[2] = 3;
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x100>)
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	609a      	str	r2, [r3, #8]
			digits[3] = 4;
 8000a50:	4b19      	ldr	r3, [pc, #100]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x100>)
 8000a52:	2204      	movs	r2, #4
 8000a54:	60da      	str	r2, [r3, #12]

			debugActive = 1;                 // enable debug
 8000a56:	4b19      	ldr	r3, [pc, #100]	@ (8000abc <HAL_UART_RxCpltCallback+0x104>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
			debugTimestamp = HAL_GetTick();  // store the current time
 8000a5c:	f000 fcb4 	bl	80013c8 <HAL_GetTick>
 8000a60:	0002      	movs	r2, r0
 8000a62:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <HAL_UART_RxCpltCallback+0x108>)
 8000a64:	601a      	str	r2, [r3, #0]

			char dbgMsg[] = "DEBUG: \r\n";
 8000a66:	240c      	movs	r4, #12
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	4a16      	ldr	r2, [pc, #88]	@ (8000ac4 <HAL_UART_RxCpltCallback+0x10c>)
 8000a6c:	ca03      	ldmia	r2!, {r0, r1}
 8000a6e:	c303      	stmia	r3!, {r0, r1}
 8000a70:	8812      	ldrh	r2, [r2, #0]
 8000a72:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)dbgMsg, strlen(dbgMsg), HAL_MAX_DELAY);
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	0018      	movs	r0, r3
 8000a78:	f7ff fb46 	bl	8000108 <strlen>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	2301      	movs	r3, #1
 8000a82:	425b      	negs	r3, r3
 8000a84:	1939      	adds	r1, r7, r4
 8000a86:	480a      	ldr	r0, [pc, #40]	@ (8000ab0 <HAL_UART_RxCpltCallback+0xf8>)
 8000a88:	f002 fcf4 	bl	8003474 <HAL_UART_Transmit>

			startFlag = 5;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <HAL_UART_RxCpltCallback+0xfc>)
 8000a8e:	2205      	movs	r2, #5
 8000a90:	701a      	strb	r2, [r3, #0]
		}
		// Re-armăm recepția
		HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000a92:	4906      	ldr	r1, [pc, #24]	@ (8000aac <HAL_UART_RxCpltCallback+0xf4>)
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_UART_RxCpltCallback+0xf8>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f002 fd8f 	bl	80035bc <HAL_UART_Receive_IT>
	}
}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b007      	add	sp, #28
 8000aa4:	bd90      	pop	{r4, r7, pc}
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	40004400 	.word	0x40004400
 8000aac:	2000023d 	.word	0x2000023d
 8000ab0:	20000304 	.word	0x20000304
 8000ab4:	20000224 	.word	0x20000224
 8000ab8:	20000240 	.word	0x20000240
 8000abc:	20000258 	.word	0x20000258
 8000ac0:	20000254 	.word	0x20000254
 8000ac4:	080070e4 	.word	0x080070e4

08000ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac8:	b5b0      	push	{r4, r5, r7, lr}
 8000aca:	b090      	sub	sp, #64	@ 0x40
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ace:	f000 fc49 	bl	8001364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad2:	f000 f845 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad6:	f000 f94d 	bl	8000d74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ada:	f000 f92d 	bl	8000d38 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ade:	f000 f8dd 	bl	8000c9c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000ae2:	f000 f885 	bl	8000bf0 <MX_TIM2_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000ae6:	252c      	movs	r5, #44	@ 0x2c
 8000ae8:	197b      	adds	r3, r7, r5
 8000aea:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <main+0x80>)
 8000aec:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000aee:	c313      	stmia	r3!, {r0, r1, r4}
 8000af0:	ca03      	ldmia	r2!, {r0, r1}
 8000af2:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000af4:	197b      	adds	r3, r7, r5
 8000af6:	2100      	movs	r1, #0
 8000af8:	0018      	movs	r0, r3
 8000afa:	f004 fdbc 	bl	8005676 <osThreadCreate>
 8000afe:	0002      	movs	r2, r0
 8000b00:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <main+0x84>)
 8000b02:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityBelowNormal, 0, 128);
 8000b04:	2518      	movs	r5, #24
 8000b06:	197b      	adds	r3, r7, r5
 8000b08:	4a11      	ldr	r2, [pc, #68]	@ (8000b50 <main+0x88>)
 8000b0a:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000b0c:	c313      	stmia	r3!, {r0, r1, r4}
 8000b0e:	ca03      	ldmia	r2!, {r0, r1}
 8000b10:	c303      	stmia	r3!, {r0, r1}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000b12:	197b      	adds	r3, r7, r5
 8000b14:	2100      	movs	r1, #0
 8000b16:	0018      	movs	r0, r3
 8000b18:	f004 fdad 	bl	8005676 <osThreadCreate>
 8000b1c:	0002      	movs	r2, r0
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b54 <main+0x8c>)
 8000b20:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask01 */
  osThreadDef(myTask01, StartTask01, osPriorityRealtime, 0, 128);
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	4a0c      	ldr	r2, [pc, #48]	@ (8000b58 <main+0x90>)
 8000b26:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000b28:	c313      	stmia	r3!, {r0, r1, r4}
 8000b2a:	ca03      	ldmia	r2!, {r0, r1}
 8000b2c:	c303      	stmia	r3!, {r0, r1}
  myTask01Handle = osThreadCreate(osThread(myTask01), NULL);
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2100      	movs	r1, #0
 8000b32:	0018      	movs	r0, r3
 8000b34:	f004 fd9f 	bl	8005676 <osThreadCreate>
 8000b38:	0002      	movs	r2, r0
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <main+0x94>)
 8000b3c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b3e:	f004 fd92 	bl	8005666 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	e7fd      	b.n	8000b42 <main+0x7a>
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	080070fc 	.word	0x080070fc
 8000b4c:	20000398 	.word	0x20000398
 8000b50:	0800711c 	.word	0x0800711c
 8000b54:	2000039c 	.word	0x2000039c
 8000b58:	0800713c 	.word	0x0800713c
 8000b5c:	200003a0 	.word	0x200003a0

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b093      	sub	sp, #76	@ 0x4c
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	2410      	movs	r4, #16
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	2338      	movs	r3, #56	@ 0x38
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	f005 fdc5 	bl	8006700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b76:	003b      	movs	r3, r7
 8000b78:	0018      	movs	r0, r3
 8000b7a:	2310      	movs	r3, #16
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	2100      	movs	r1, #0
 8000b80:	f005 fdbe 	bl	8006700 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b84:	2380      	movs	r3, #128	@ 0x80
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f001 f8c9 	bl	8001d20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	2202      	movs	r2, #2
 8000b92:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2280      	movs	r2, #128	@ 0x80
 8000b98:	0052      	lsls	r2, r2, #1
 8000b9a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b9c:	193b      	adds	r3, r7, r4
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba2:	193b      	adds	r3, r7, r4
 8000ba4:	2240      	movs	r2, #64	@ 0x40
 8000ba6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ba8:	193b      	adds	r3, r7, r4
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bae:	193b      	adds	r3, r7, r4
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f001 f901 	bl	8001db8 <HAL_RCC_OscConfig>
 8000bb6:	1e03      	subs	r3, r0, #0
 8000bb8:	d001      	beq.n	8000bbe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000bba:	f000 f9d7 	bl	8000f6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bc4:	003b      	movs	r3, r7
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bca:	003b      	movs	r3, r7
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bd0:	003b      	movs	r3, r7
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bd6:	003b      	movs	r3, r7
 8000bd8:	2100      	movs	r1, #0
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f001 fc06 	bl	80023ec <HAL_RCC_ClockConfig>
 8000be0:	1e03      	subs	r3, r0, #0
 8000be2:	d001      	beq.n	8000be8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000be4:	f000 f9c2 	bl	8000f6c <Error_Handler>
  }
}
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b013      	add	sp, #76	@ 0x4c
 8000bee:	bd90      	pop	{r4, r7, pc}

08000bf0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf6:	2310      	movs	r3, #16
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2310      	movs	r3, #16
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f005 fd7d 	bl	8006700 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	230c      	movs	r3, #12
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f005 fd76 	bl	8006700 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c14:	4b1e      	ldr	r3, [pc, #120]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c16:	2280      	movs	r2, #128	@ 0x80
 8000c18:	05d2      	lsls	r2, r2, #23
 8000c1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000-1;
 8000c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8000c94 <MX_TIM2_Init+0xa4>)
 8000c20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c22:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000c28:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000c98 <MX_TIM2_Init+0xa8>)
 8000c2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c34:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f001 ff61 	bl	8002b04 <HAL_TIM_Base_Init>
 8000c42:	1e03      	subs	r3, r0, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000c46:	f000 f991 	bl	8000f6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4a:	2110      	movs	r1, #16
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2280      	movs	r2, #128	@ 0x80
 8000c50:	0152      	lsls	r2, r2, #5
 8000c52:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c54:	187a      	adds	r2, r7, r1
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c58:	0011      	movs	r1, r2
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f002 f90e 	bl	8002e7c <HAL_TIM_ConfigClockSource>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000c64:	f000 f982 	bl	8000f6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c74:	1d3a      	adds	r2, r7, #4
 8000c76:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <MX_TIM2_Init+0xa0>)
 8000c78:	0011      	movs	r1, r2
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f002 fb1e 	bl	80032bc <HAL_TIMEx_MasterConfigSynchronization>
 8000c80:	1e03      	subs	r3, r0, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000c84:	f000 f972 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b008      	add	sp, #32
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	2000025c 	.word	0x2000025c
 8000c94:	00003e7f 	.word	0x00003e7f
 8000c98:	000003e7 	.word	0x000003e7

08000c9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca0:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000ca2:	4a24      	ldr	r2, [pc, #144]	@ (8000d34 <MX_USART2_UART_Init+0x98>)
 8000ca4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000ca6:	4b22      	ldr	r3, [pc, #136]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000ca8:	2296      	movs	r2, #150	@ 0x96
 8000caa:	0192      	lsls	r2, r2, #6
 8000cac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cae:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cd2:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cd8:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cde:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f002 fb6e 	bl	80033c8 <HAL_UART_Init>
 8000cec:	1e03      	subs	r3, r0, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000cf0:	f000 f93c 	bl	8000f6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f004 fbbb 	bl	8005474 <HAL_UARTEx_SetTxFifoThreshold>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d001      	beq.n	8000d06 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d02:	f000 f933 	bl	8000f6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d06:	4b0a      	ldr	r3, [pc, #40]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000d08:	2100      	movs	r1, #0
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f004 fbf2 	bl	80054f4 <HAL_UARTEx_SetRxFifoThreshold>
 8000d10:	1e03      	subs	r3, r0, #0
 8000d12:	d001      	beq.n	8000d18 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d14:	f000 f92a 	bl	8000f6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000d18:	4b05      	ldr	r3, [pc, #20]	@ (8000d30 <MX_USART2_UART_Init+0x94>)
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f004 fb70 	bl	8005400 <HAL_UARTEx_DisableFifoMode>
 8000d20:	1e03      	subs	r3, r0, #0
 8000d22:	d001      	beq.n	8000d28 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d24:	f000 f922 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d28:	46c0      	nop			@ (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	20000304 	.word	0x20000304
 8000d34:	40004400 	.word	0x40004400

08000d38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <MX_DMA_Init+0x38>)
 8000d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d42:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <MX_DMA_Init+0x38>)
 8000d44:	2101      	movs	r1, #1
 8000d46:	430a      	orrs	r2, r1
 8000d48:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <MX_DMA_Init+0x38>)
 8000d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4013      	ands	r3, r2
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2103      	movs	r1, #3
 8000d5a:	2009      	movs	r0, #9
 8000d5c:	f000 fbc6 	bl	80014ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d60:	2009      	movs	r0, #9
 8000d62:	f000 fbd8 	bl	8001516 <HAL_NVIC_EnableIRQ>

}
 8000d66:	46c0      	nop			@ (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	b002      	add	sp, #8
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	46c0      	nop			@ (mov r8, r8)
 8000d70:	40021000 	.word	0x40021000

08000d74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b08b      	sub	sp, #44	@ 0x2c
 8000d78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	2414      	movs	r4, #20
 8000d7c:	193b      	adds	r3, r7, r4
 8000d7e:	0018      	movs	r0, r3
 8000d80:	2314      	movs	r3, #20
 8000d82:	001a      	movs	r2, r3
 8000d84:	2100      	movs	r1, #0
 8000d86:	f005 fcbb 	bl	8006700 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8a:	4b67      	ldr	r3, [pc, #412]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d8e:	4b66      	ldr	r3, [pc, #408]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000d90:	2104      	movs	r1, #4
 8000d92:	430a      	orrs	r2, r1
 8000d94:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d96:	4b64      	ldr	r3, [pc, #400]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d9a:	2204      	movs	r2, #4
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000da2:	4b61      	ldr	r3, [pc, #388]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000da4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000da6:	4b60      	ldr	r3, [pc, #384]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000da8:	2120      	movs	r1, #32
 8000daa:	430a      	orrs	r2, r1
 8000dac:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dae:	4b5e      	ldr	r3, [pc, #376]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db2:	2220      	movs	r2, #32
 8000db4:	4013      	ands	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b5b      	ldr	r3, [pc, #364]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dc6:	4b58      	ldr	r3, [pc, #352]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd2:	4b55      	ldr	r3, [pc, #340]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dd6:	4b54      	ldr	r3, [pc, #336]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dd8:	2102      	movs	r1, #2
 8000dda:	430a      	orrs	r2, r1
 8000ddc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dde:	4b52      	ldr	r3, [pc, #328]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000de2:	2202      	movs	r2, #2
 8000de4:	4013      	ands	r3, r2
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dea:	4b4f      	ldr	r3, [pc, #316]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dee:	4b4e      	ldr	r3, [pc, #312]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000df0:	2108      	movs	r1, #8
 8000df2:	430a      	orrs	r2, r1
 8000df4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000df6:	4b4c      	ldr	r3, [pc, #304]	@ (8000f28 <MX_GPIO_Init+0x1b4>)
 8000df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dfa:	2208      	movs	r2, #8
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Dig2_GPIO_Port, Dig2_Pin, GPIO_PIN_RESET);
 8000e02:	4b4a      	ldr	r3, [pc, #296]	@ (8000f2c <MX_GPIO_Init+0x1b8>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	2102      	movs	r1, #2
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f000 ff51 	bl	8001cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Dig3_Pin|Dig4_Pin, GPIO_PIN_RESET);
 8000e0e:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <MX_GPIO_Init+0x1bc>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	210c      	movs	r1, #12
 8000e14:	0018      	movs	r0, r3
 8000e16:	f000 ff4b 	bl	8001cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_Pin|C_Pin|D_Pin|LED_GREEN_Pin
 8000e1a:	4946      	ldr	r1, [pc, #280]	@ (8000f34 <MX_GPIO_Init+0x1c0>)
 8000e1c:	23a0      	movs	r3, #160	@ 0xa0
 8000e1e:	05db      	lsls	r3, r3, #23
 8000e20:	2200      	movs	r2, #0
 8000e22:	0018      	movs	r0, r3
 8000e24:	f000 ff44 	bl	8001cb0 <HAL_GPIO_WritePin>
                          |DP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E_Pin|F_Pin|G_Pin|Dig1_Pin, GPIO_PIN_RESET);
 8000e28:	4943      	ldr	r1, [pc, #268]	@ (8000f38 <MX_GPIO_Init+0x1c4>)
 8000e2a:	4b44      	ldr	r3, [pc, #272]	@ (8000f3c <MX_GPIO_Init+0x1c8>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f000 ff3e 	bl	8001cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000e34:	4b42      	ldr	r3, [pc, #264]	@ (8000f40 <MX_GPIO_Init+0x1cc>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	2120      	movs	r1, #32
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f000 ff38 	bl	8001cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Dig2_Pin */
  GPIO_InitStruct.Pin = Dig2_Pin;
 8000e40:	193b      	adds	r3, r7, r4
 8000e42:	2202      	movs	r2, #2
 8000e44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e46:	193b      	adds	r3, r7, r4
 8000e48:	2201      	movs	r2, #1
 8000e4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	193b      	adds	r3, r7, r4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	2200      	movs	r2, #0
 8000e56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Dig2_GPIO_Port, &GPIO_InitStruct);
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	4a34      	ldr	r2, [pc, #208]	@ (8000f2c <MX_GPIO_Init+0x1b8>)
 8000e5c:	0019      	movs	r1, r3
 8000e5e:	0010      	movs	r0, r2
 8000e60:	f000 fdc2 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dig3_Pin Dig4_Pin */
  GPIO_InitStruct.Pin = Dig3_Pin|Dig4_Pin;
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	220c      	movs	r2, #12
 8000e68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	193b      	adds	r3, r7, r4
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	193b      	adds	r3, r7, r4
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	193b      	adds	r3, r7, r4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7c:	193b      	adds	r3, r7, r4
 8000e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8000f30 <MX_GPIO_Init+0x1bc>)
 8000e80:	0019      	movs	r1, r3
 8000e82:	0010      	movs	r0, r2
 8000e84:	f000 fdb0 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_Pin C_Pin D_Pin DP_Pin */
  GPIO_InitStruct.Pin = B_Pin|C_Pin|D_Pin|DP_Pin;
 8000e88:	193b      	adds	r3, r7, r4
 8000e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8000f44 <MX_GPIO_Init+0x1d0>)
 8000e8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	193b      	adds	r3, r7, r4
 8000e90:	2201      	movs	r2, #1
 8000e92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	193b      	adds	r3, r7, r4
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	193a      	adds	r2, r7, r4
 8000ea2:	23a0      	movs	r3, #160	@ 0xa0
 8000ea4:	05db      	lsls	r3, r3, #23
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f000 fd9d 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	2220      	movs	r2, #32
 8000eb2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	193b      	adds	r3, r7, r4
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec0:	193b      	adds	r3, r7, r4
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000ec6:	193a      	adds	r2, r7, r4
 8000ec8:	23a0      	movs	r3, #160	@ 0xa0
 8000eca:	05db      	lsls	r3, r3, #23
 8000ecc:	0011      	movs	r1, r2
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f000 fd8a 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : E_Pin F_Pin G_Pin Dig1_Pin */
  GPIO_InitStruct.Pin = E_Pin|F_Pin|G_Pin|Dig1_Pin;
 8000ed4:	193b      	adds	r3, r7, r4
 8000ed6:	4a18      	ldr	r2, [pc, #96]	@ (8000f38 <MX_GPIO_Init+0x1c4>)
 8000ed8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eda:	193b      	adds	r3, r7, r4
 8000edc:	2201      	movs	r2, #1
 8000ede:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	193b      	adds	r3, r7, r4
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	193b      	adds	r3, r7, r4
 8000ee8:	2200      	movs	r2, #0
 8000eea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	193b      	adds	r3, r7, r4
 8000eee:	4a13      	ldr	r2, [pc, #76]	@ (8000f3c <MX_GPIO_Init+0x1c8>)
 8000ef0:	0019      	movs	r1, r3
 8000ef2:	0010      	movs	r0, r2
 8000ef4:	f000 fd78 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : A_Pin */
  GPIO_InitStruct.Pin = A_Pin;
 8000ef8:	0021      	movs	r1, r4
 8000efa:	187b      	adds	r3, r7, r1
 8000efc:	2220      	movs	r2, #32
 8000efe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2201      	movs	r2, #1
 8000f04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	187b      	adds	r3, r7, r1
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <MX_GPIO_Init+0x1cc>)
 8000f16:	0019      	movs	r1, r3
 8000f18:	0010      	movs	r0, r2
 8000f1a:	f000 fd65 	bl	80019e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b00b      	add	sp, #44	@ 0x2c
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	50001400 	.word	0x50001400
 8000f30:	50000800 	.word	0x50000800
 8000f34:	00008033 	.word	0x00008033
 8000f38:	00001882 	.word	0x00001882
 8000f3c:	50000400 	.word	0x50000400
 8000f40:	50000c00 	.word	0x50000c00
 8000f44:	00008013 	.word	0x00008013

08000f48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a04      	ldr	r2, [pc, #16]	@ (8000f68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d101      	bne.n	8000f5e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f5a:	f000 fa23 	bl	80013a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f5e:	46c0      	nop			@ (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b002      	add	sp, #8
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	46c0      	nop			@ (mov r8, r8)
 8000f68:	40012c00 	.word	0x40012c00

08000f6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f70:	b672      	cpsid	i
}
 8000f72:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	e7fd      	b.n	8000f74 <Error_Handler+0x8>

08000f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000f80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f82:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000f84:	2101      	movs	r1, #1
 8000f86:	430a      	orrs	r2, r1
 8000f88:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4013      	ands	r3, r2
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000f98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000f9c:	2180      	movs	r1, #128	@ 0x80
 8000f9e:	0549      	lsls	r1, r1, #21
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <HAL_MspInit+0x50>)
 8000fa6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fa8:	2380      	movs	r3, #128	@ 0x80
 8000faa:	055b      	lsls	r3, r3, #21
 8000fac:	4013      	ands	r3, r2
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	425b      	negs	r3, r3
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2103      	movs	r1, #3
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f000 fa96 	bl	80014ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc0:	46c0      	nop			@ (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	b002      	add	sp, #8
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40021000 	.word	0x40021000

08000fcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	05db      	lsls	r3, r3, #23
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d136      	bne.n	800104e <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <HAL_TIM_Base_MspInit+0x8c>)
 8000fe2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8001058 <HAL_TIM_Base_MspInit+0x8c>)
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fec:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <HAL_TIM_Base_MspInit+0x8c>)
 8000fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_up.Instance = DMA1_Channel1;
 8000ff8:	4b18      	ldr	r3, [pc, #96]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8000ffa:	4a19      	ldr	r2, [pc, #100]	@ (8001060 <HAL_TIM_Base_MspInit+0x94>)
 8000ffc:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Request = DMA_REQUEST_TIM2_UP;
 8000ffe:	4b17      	ldr	r3, [pc, #92]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001000:	221f      	movs	r2, #31
 8001002:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001004:	4b15      	ldr	r3, [pc, #84]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800100a:	4b14      	ldr	r3, [pc, #80]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8001010:	4b12      	ldr	r3, [pc, #72]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001012:	2280      	movs	r2, #128	@ 0x80
 8001014:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001016:	4b11      	ldr	r3, [pc, #68]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001018:	2280      	movs	r2, #128	@ 0x80
 800101a:	0092      	lsls	r2, r2, #2
 800101c:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001020:	2280      	movs	r2, #128	@ 0x80
 8001022:	0112      	lsls	r2, r2, #4
 8001024:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Mode = DMA_NORMAL;
 8001026:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	61da      	str	r2, [r3, #28]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_LOW;
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 800102e:	2200      	movs	r2, #0
 8001030:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8001032:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001034:	0018      	movs	r0, r3
 8001036:	f000 fa7f 	bl	8001538 <HAL_DMA_Init>
 800103a:	1e03      	subs	r3, r0, #0
 800103c:	d001      	beq.n	8001042 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 800103e:	f7ff ff95 	bl	8000f6c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a05      	ldr	r2, [pc, #20]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 8001046:	621a      	str	r2, [r3, #32]
 8001048:	4b04      	ldr	r3, [pc, #16]	@ (800105c <HAL_TIM_Base_MspInit+0x90>)
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800104e:	46c0      	nop			@ (mov r8, r8)
 8001050:	46bd      	mov	sp, r7
 8001052:	b004      	add	sp, #16
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			@ (mov r8, r8)
 8001058:	40021000 	.word	0x40021000
 800105c:	200002a8 	.word	0x200002a8
 8001060:	40020008 	.word	0x40020008

08001064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001064:	b590      	push	{r4, r7, lr}
 8001066:	b097      	sub	sp, #92	@ 0x5c
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	2344      	movs	r3, #68	@ 0x44
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	0018      	movs	r0, r3
 8001072:	2314      	movs	r3, #20
 8001074:	001a      	movs	r2, r3
 8001076:	2100      	movs	r1, #0
 8001078:	f005 fb42 	bl	8006700 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800107c:	2410      	movs	r4, #16
 800107e:	193b      	adds	r3, r7, r4
 8001080:	0018      	movs	r0, r3
 8001082:	2334      	movs	r3, #52	@ 0x34
 8001084:	001a      	movs	r2, r3
 8001086:	2100      	movs	r1, #0
 8001088:	f005 fb3a 	bl	8006700 <memset>
  if(huart->Instance==USART2)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a26      	ldr	r2, [pc, #152]	@ (800112c <HAL_UART_MspInit+0xc8>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d146      	bne.n	8001124 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001096:	193b      	adds	r3, r7, r4
 8001098:	2202      	movs	r2, #2
 800109a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800109c:	193b      	adds	r3, r7, r4
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a2:	193b      	adds	r3, r7, r4
 80010a4:	0018      	movs	r0, r3
 80010a6:	f001 fb75 	bl	8002794 <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	1e03      	subs	r3, r0, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010ae:	f7ff ff5d 	bl	8000f6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010b8:	2180      	movs	r1, #128	@ 0x80
 80010ba:	0289      	lsls	r1, r1, #10
 80010bc:	430a      	orrs	r2, r1
 80010be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010c4:	2380      	movs	r3, #128	@ 0x80
 80010c6:	029b      	lsls	r3, r3, #10
 80010c8:	4013      	ands	r3, r2
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010d4:	2101      	movs	r1, #1
 80010d6:	430a      	orrs	r2, r1
 80010d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010da:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <HAL_UART_MspInit+0xcc>)
 80010dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010de:	2201      	movs	r2, #1
 80010e0:	4013      	ands	r3, r2
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80010e6:	2144      	movs	r1, #68	@ 0x44
 80010e8:	187b      	adds	r3, r7, r1
 80010ea:	220c      	movs	r2, #12
 80010ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ee:	187b      	adds	r3, r7, r1
 80010f0:	2202      	movs	r2, #2
 80010f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2201      	movs	r2, #1
 8001104:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	187a      	adds	r2, r7, r1
 8001108:	23a0      	movs	r3, #160	@ 0xa0
 800110a:	05db      	lsls	r3, r3, #23
 800110c:	0011      	movs	r1, r2
 800110e:	0018      	movs	r0, r3
 8001110:	f000 fc6a 	bl	80019e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2103      	movs	r1, #3
 8001118:	201c      	movs	r0, #28
 800111a:	f000 f9e7 	bl	80014ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800111e:	201c      	movs	r0, #28
 8001120:	f000 f9f9 	bl	8001516 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001124:	46c0      	nop			@ (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	b017      	add	sp, #92	@ 0x5c
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	40004400 	.word	0x40004400
 8001130:	40021000 	.word	0x40021000

08001134 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001134:	b5b0      	push	{r4, r5, r7, lr}
 8001136:	b08c      	sub	sp, #48	@ 0x30
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800113c:	232b      	movs	r3, #43	@ 0x2b
 800113e:	18fb      	adds	r3, r7, r3
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001144:	4b38      	ldr	r3, [pc, #224]	@ (8001228 <HAL_InitTick+0xf4>)
 8001146:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001148:	4b37      	ldr	r3, [pc, #220]	@ (8001228 <HAL_InitTick+0xf4>)
 800114a:	2180      	movs	r1, #128	@ 0x80
 800114c:	0109      	lsls	r1, r1, #4
 800114e:	430a      	orrs	r2, r1
 8001150:	641a      	str	r2, [r3, #64]	@ 0x40
 8001152:	4b35      	ldr	r3, [pc, #212]	@ (8001228 <HAL_InitTick+0xf4>)
 8001154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001156:	2380      	movs	r3, #128	@ 0x80
 8001158:	011b      	lsls	r3, r3, #4
 800115a:	4013      	ands	r3, r2
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001160:	230c      	movs	r3, #12
 8001162:	18fa      	adds	r2, r7, r3
 8001164:	2410      	movs	r4, #16
 8001166:	193b      	adds	r3, r7, r4
 8001168:	0011      	movs	r1, r2
 800116a:	0018      	movs	r0, r3
 800116c:	f001 fae8 	bl	8002740 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001170:	193b      	adds	r3, r7, r4
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001178:	2b00      	cmp	r3, #0
 800117a:	d104      	bne.n	8001186 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800117c:	f001 faca 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 8001180:	0003      	movs	r3, r0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001184:	e004      	b.n	8001190 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001186:	f001 fac5 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 800118a:	0003      	movs	r3, r0
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001192:	4926      	ldr	r1, [pc, #152]	@ (800122c <HAL_InitTick+0xf8>)
 8001194:	0018      	movs	r0, r3
 8001196:	f7fe ffc9 	bl	800012c <__udivsi3>
 800119a:	0003      	movs	r3, r0
 800119c:	3b01      	subs	r3, #1
 800119e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011a0:	4b23      	ldr	r3, [pc, #140]	@ (8001230 <HAL_InitTick+0xfc>)
 80011a2:	4a24      	ldr	r2, [pc, #144]	@ (8001234 <HAL_InitTick+0x100>)
 80011a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011a6:	4b22      	ldr	r3, [pc, #136]	@ (8001230 <HAL_InitTick+0xfc>)
 80011a8:	4a23      	ldr	r2, [pc, #140]	@ (8001238 <HAL_InitTick+0x104>)
 80011aa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011ac:	4b20      	ldr	r3, [pc, #128]	@ (8001230 <HAL_InitTick+0xfc>)
 80011ae:	6a3a      	ldr	r2, [r7, #32]
 80011b0:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 80011b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <HAL_InitTick+0xfc>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <HAL_InitTick+0xfc>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011be:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <HAL_InitTick+0xfc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80011c4:	252b      	movs	r5, #43	@ 0x2b
 80011c6:	197c      	adds	r4, r7, r5
 80011c8:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <HAL_InitTick+0xfc>)
 80011ca:	0018      	movs	r0, r3
 80011cc:	f001 fc9a 	bl	8002b04 <HAL_TIM_Base_Init>
 80011d0:	0003      	movs	r3, r0
 80011d2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80011d4:	197b      	adds	r3, r7, r5
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d11e      	bne.n	800121a <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011dc:	197c      	adds	r4, r7, r5
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <HAL_InitTick+0xfc>)
 80011e0:	0018      	movs	r0, r3
 80011e2:	f001 fce7 	bl	8002bb4 <HAL_TIM_Base_Start_IT>
 80011e6:	0003      	movs	r3, r0
 80011e8:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80011ea:	197b      	adds	r3, r7, r5
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d113      	bne.n	800121a <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80011f2:	200d      	movs	r0, #13
 80011f4:	f000 f98f 	bl	8001516 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d809      	bhi.n	8001212 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2200      	movs	r2, #0
 8001202:	0019      	movs	r1, r3
 8001204:	200d      	movs	r0, #13
 8001206:	f000 f971 	bl	80014ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800120a:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <HAL_InitTick+0x108>)
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	e003      	b.n	800121a <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8001212:	232b      	movs	r3, #43	@ 0x2b
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800121a:	232b      	movs	r3, #43	@ 0x2b
 800121c:	18fb      	adds	r3, r7, r3
 800121e:	781b      	ldrb	r3, [r3, #0]
}
 8001220:	0018      	movs	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	b00c      	add	sp, #48	@ 0x30
 8001226:	bdb0      	pop	{r4, r5, r7, pc}
 8001228:	40021000 	.word	0x40021000
 800122c:	000f4240 	.word	0x000f4240
 8001230:	200003a4 	.word	0x200003a4
 8001234:	40012c00 	.word	0x40012c00
 8001238:	000003e7 	.word	0x000003e7
 800123c:	200001ac 	.word	0x200001ac

08001240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	e7fd      	b.n	8001244 <NMI_Handler+0x4>

08001248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124c:	46c0      	nop			@ (mov r8, r8)
 800124e:	e7fd      	b.n	800124c <HardFault_Handler+0x4>

08001250 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8001254:	4b03      	ldr	r3, [pc, #12]	@ (8001264 <DMA1_Channel1_IRQHandler+0x14>)
 8001256:	0018      	movs	r0, r3
 8001258:	f000 fac4 	bl	80017e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800125c:	46c0      	nop			@ (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	46c0      	nop			@ (mov r8, r8)
 8001264:	200002a8 	.word	0x200002a8

08001268 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800126c:	4b03      	ldr	r3, [pc, #12]	@ (800127c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800126e:	0018      	movs	r0, r3
 8001270:	f001 fcfc 	bl	8002c6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001274:	46c0      	nop			@ (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	200003a4 	.word	0x200003a4

08001280 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001284:	4b03      	ldr	r3, [pc, #12]	@ (8001294 <USART2_IRQHandler+0x14>)
 8001286:	0018      	movs	r0, r3
 8001288:	f002 f9f6 	bl	8003678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800128c:	46c0      	nop			@ (mov r8, r8)
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	20000304 	.word	0x20000304

08001298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a0:	4a14      	ldr	r2, [pc, #80]	@ (80012f4 <_sbrk+0x5c>)
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <_sbrk+0x60>)
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <_sbrk+0x64>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <_sbrk+0x64>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	@ (8001300 <_sbrk+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	18d3      	adds	r3, r2, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d207      	bcs.n	80012d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012c8:	f005 fa82 	bl	80067d0 <__errno>
 80012cc:	0003      	movs	r3, r0
 80012ce:	220c      	movs	r2, #12
 80012d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	425b      	negs	r3, r3
 80012d6:	e009      	b.n	80012ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	18d2      	adds	r2, r2, r3
 80012e6:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <_sbrk+0x64>)
 80012e8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b006      	add	sp, #24
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20009000 	.word	0x20009000
 80012f8:	00000400 	.word	0x00000400
 80012fc:	200003f0 	.word	0x200003f0
 8001300:	20001290 	.word	0x20001290

08001304 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001312:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001314:	f7ff fff6 	bl	8001304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <LoopForever+0x6>)
  ldr r1, =_edata
 800131a:	490d      	ldr	r1, [pc, #52]	@ (8001350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800131c:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <LoopForever+0xe>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132e:	4a0a      	ldr	r2, [pc, #40]	@ (8001358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001330:	4c0a      	ldr	r4, [pc, #40]	@ (800135c <LoopForever+0x16>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800133e:	f005 fa4d 	bl	80067dc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001342:	f7ff fbc1 	bl	8000ac8 <main>

08001346 <LoopForever>:

LoopForever:
  b LoopForever
 8001346:	e7fe      	b.n	8001346 <LoopForever>
  ldr   r0, =_estack
 8001348:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800134c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001350:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8001354:	0800723c 	.word	0x0800723c
  ldr r2, =_sbss
 8001358:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800135c:	2000128c 	.word	0x2000128c

08001360 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001360:	e7fe      	b.n	8001360 <ADC1_COMP_IRQHandler>
	...

08001364 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <HAL_Init+0x3c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <HAL_Init+0x3c>)
 8001376:	2180      	movs	r1, #128	@ 0x80
 8001378:	0049      	lsls	r1, r1, #1
 800137a:	430a      	orrs	r2, r1
 800137c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800137e:	2003      	movs	r0, #3
 8001380:	f7ff fed8 	bl	8001134 <HAL_InitTick>
 8001384:	1e03      	subs	r3, r0, #0
 8001386:	d003      	beq.n	8001390 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001388:	1dfb      	adds	r3, r7, #7
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	e001      	b.n	8001394 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001390:	f7ff fdf2 	bl	8000f78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001394:	1dfb      	adds	r3, r7, #7
 8001396:	781b      	ldrb	r3, [r3, #0]
}
 8001398:	0018      	movs	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	b002      	add	sp, #8
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40022000 	.word	0x40022000

080013a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_IncTick+0x1c>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	001a      	movs	r2, r3
 80013ae:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <HAL_IncTick+0x20>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	18d2      	adds	r2, r2, r3
 80013b4:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <HAL_IncTick+0x20>)
 80013b6:	601a      	str	r2, [r3, #0]
}
 80013b8:	46c0      	nop			@ (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	46c0      	nop			@ (mov r8, r8)
 80013c0:	200001b0 	.word	0x200001b0
 80013c4:	200003f4 	.word	0x200003f4

080013c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  return uwTick;
 80013cc:	4b02      	ldr	r3, [pc, #8]	@ (80013d8 <HAL_GetTick+0x10>)
 80013ce:	681b      	ldr	r3, [r3, #0]
}
 80013d0:	0018      	movs	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	200003f4 	.word	0x200003f4

080013dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	0002      	movs	r2, r0
 80013e4:	1dfb      	adds	r3, r7, #7
 80013e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013e8:	1dfb      	adds	r3, r7, #7
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80013ee:	d809      	bhi.n	8001404 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	001a      	movs	r2, r3
 80013f6:	231f      	movs	r3, #31
 80013f8:	401a      	ands	r2, r3
 80013fa:	4b04      	ldr	r3, [pc, #16]	@ (800140c <__NVIC_EnableIRQ+0x30>)
 80013fc:	2101      	movs	r1, #1
 80013fe:	4091      	lsls	r1, r2
 8001400:	000a      	movs	r2, r1
 8001402:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001404:	46c0      	nop			@ (mov r8, r8)
 8001406:	46bd      	mov	sp, r7
 8001408:	b002      	add	sp, #8
 800140a:	bd80      	pop	{r7, pc}
 800140c:	e000e100 	.word	0xe000e100

08001410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001410:	b590      	push	{r4, r7, lr}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	0002      	movs	r2, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	1dfb      	adds	r3, r7, #7
 800141c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800141e:	1dfb      	adds	r3, r7, #7
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b7f      	cmp	r3, #127	@ 0x7f
 8001424:	d828      	bhi.n	8001478 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001426:	4a2f      	ldr	r2, [pc, #188]	@ (80014e4 <__NVIC_SetPriority+0xd4>)
 8001428:	1dfb      	adds	r3, r7, #7
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	b25b      	sxtb	r3, r3
 800142e:	089b      	lsrs	r3, r3, #2
 8001430:	33c0      	adds	r3, #192	@ 0xc0
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	589b      	ldr	r3, [r3, r2]
 8001436:	1dfa      	adds	r2, r7, #7
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	0011      	movs	r1, r2
 800143c:	2203      	movs	r2, #3
 800143e:	400a      	ands	r2, r1
 8001440:	00d2      	lsls	r2, r2, #3
 8001442:	21ff      	movs	r1, #255	@ 0xff
 8001444:	4091      	lsls	r1, r2
 8001446:	000a      	movs	r2, r1
 8001448:	43d2      	mvns	r2, r2
 800144a:	401a      	ands	r2, r3
 800144c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	019b      	lsls	r3, r3, #6
 8001452:	22ff      	movs	r2, #255	@ 0xff
 8001454:	401a      	ands	r2, r3
 8001456:	1dfb      	adds	r3, r7, #7
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	0018      	movs	r0, r3
 800145c:	2303      	movs	r3, #3
 800145e:	4003      	ands	r3, r0
 8001460:	00db      	lsls	r3, r3, #3
 8001462:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001464:	481f      	ldr	r0, [pc, #124]	@ (80014e4 <__NVIC_SetPriority+0xd4>)
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b25b      	sxtb	r3, r3
 800146c:	089b      	lsrs	r3, r3, #2
 800146e:	430a      	orrs	r2, r1
 8001470:	33c0      	adds	r3, #192	@ 0xc0
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001476:	e031      	b.n	80014dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001478:	4a1b      	ldr	r2, [pc, #108]	@ (80014e8 <__NVIC_SetPriority+0xd8>)
 800147a:	1dfb      	adds	r3, r7, #7
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	0019      	movs	r1, r3
 8001480:	230f      	movs	r3, #15
 8001482:	400b      	ands	r3, r1
 8001484:	3b08      	subs	r3, #8
 8001486:	089b      	lsrs	r3, r3, #2
 8001488:	3306      	adds	r3, #6
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	18d3      	adds	r3, r2, r3
 800148e:	3304      	adds	r3, #4
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	1dfa      	adds	r2, r7, #7
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	0011      	movs	r1, r2
 8001498:	2203      	movs	r2, #3
 800149a:	400a      	ands	r2, r1
 800149c:	00d2      	lsls	r2, r2, #3
 800149e:	21ff      	movs	r1, #255	@ 0xff
 80014a0:	4091      	lsls	r1, r2
 80014a2:	000a      	movs	r2, r1
 80014a4:	43d2      	mvns	r2, r2
 80014a6:	401a      	ands	r2, r3
 80014a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	019b      	lsls	r3, r3, #6
 80014ae:	22ff      	movs	r2, #255	@ 0xff
 80014b0:	401a      	ands	r2, r3
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	0018      	movs	r0, r3
 80014b8:	2303      	movs	r3, #3
 80014ba:	4003      	ands	r3, r0
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014c0:	4809      	ldr	r0, [pc, #36]	@ (80014e8 <__NVIC_SetPriority+0xd8>)
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	001c      	movs	r4, r3
 80014c8:	230f      	movs	r3, #15
 80014ca:	4023      	ands	r3, r4
 80014cc:	3b08      	subs	r3, #8
 80014ce:	089b      	lsrs	r3, r3, #2
 80014d0:	430a      	orrs	r2, r1
 80014d2:	3306      	adds	r3, #6
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	18c3      	adds	r3, r0, r3
 80014d8:	3304      	adds	r3, #4
 80014da:	601a      	str	r2, [r3, #0]
}
 80014dc:	46c0      	nop			@ (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	b003      	add	sp, #12
 80014e2:	bd90      	pop	{r4, r7, pc}
 80014e4:	e000e100 	.word	0xe000e100
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
 80014f6:	210f      	movs	r1, #15
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	1c02      	adds	r2, r0, #0
 80014fc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	187b      	adds	r3, r7, r1
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b25b      	sxtb	r3, r3
 8001506:	0011      	movs	r1, r2
 8001508:	0018      	movs	r0, r3
 800150a:	f7ff ff81 	bl	8001410 <__NVIC_SetPriority>
}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	46bd      	mov	sp, r7
 8001512:	b004      	add	sp, #16
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	0002      	movs	r2, r0
 800151e:	1dfb      	adds	r3, r7, #7
 8001520:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b25b      	sxtb	r3, r3
 8001528:	0018      	movs	r0, r3
 800152a:	f7ff ff57 	bl	80013dc <__NVIC_EnableIRQ>
}
 800152e:	46c0      	nop			@ (mov r8, r8)
 8001530:	46bd      	mov	sp, r7
 8001532:	b002      	add	sp, #8
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e077      	b.n	800163a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a3d      	ldr	r2, [pc, #244]	@ (8001644 <HAL_DMA_Init+0x10c>)
 8001550:	4694      	mov	ip, r2
 8001552:	4463      	add	r3, ip
 8001554:	2114      	movs	r1, #20
 8001556:	0018      	movs	r0, r3
 8001558:	f7fe fde8 	bl	800012c <__udivsi3>
 800155c:	0003      	movs	r3, r0
 800155e:	009a      	lsls	r2, r3, #2
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2225      	movs	r2, #37	@ 0x25
 8001568:	2102      	movs	r1, #2
 800156a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4934      	ldr	r1, [pc, #208]	@ (8001648 <HAL_DMA_Init+0x110>)
 8001578:	400a      	ands	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6819      	ldr	r1, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	0018      	movs	r0, r3
 80015b6:	f000 f9c7 	bl	8001948 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	2380      	movs	r3, #128	@ 0x80
 80015c0:	01db      	lsls	r3, r3, #7
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d102      	bne.n	80015cc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d4:	213f      	movs	r1, #63	@ 0x3f
 80015d6:	400a      	ands	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80015e2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d011      	beq.n	8001610 <HAL_DMA_Init+0xd8>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d80d      	bhi.n	8001610 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	0018      	movs	r0, r3
 80015f8:	f000 f9d2 	bl	80019a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	e008      	b.n	8001622 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2225      	movs	r2, #37	@ 0x25
 800162c:	2101      	movs	r1, #1
 800162e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2224      	movs	r2, #36	@ 0x24
 8001634:	2100      	movs	r1, #0
 8001636:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			@ (mov r8, r8)
 8001644:	bffdfff8 	.word	0xbffdfff8
 8001648:	ffff800f 	.word	0xffff800f

0800164c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e050      	b.n	8001700 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2225      	movs	r2, #37	@ 0x25
 8001662:	5c9b      	ldrb	r3, [r3, r2]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d008      	beq.n	800167c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2204      	movs	r2, #4
 800166e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2224      	movs	r2, #36	@ 0x24
 8001674:	2100      	movs	r1, #0
 8001676:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e041      	b.n	8001700 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	210e      	movs	r1, #14
 8001688:	438a      	bics	r2, r1
 800168a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	491c      	ldr	r1, [pc, #112]	@ (8001708 <HAL_DMA_Abort+0xbc>)
 8001698:	400a      	ands	r2, r1
 800169a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2101      	movs	r1, #1
 80016a8:	438a      	bics	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <HAL_DMA_Abort+0xc0>)
 80016ae:	6859      	ldr	r1, [r3, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b4:	221c      	movs	r2, #28
 80016b6:	4013      	ands	r3, r2
 80016b8:	2201      	movs	r2, #1
 80016ba:	409a      	lsls	r2, r3
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <HAL_DMA_Abort+0xc0>)
 80016be:	430a      	orrs	r2, r1
 80016c0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80016ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d00c      	beq.n	80016ee <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016de:	490a      	ldr	r1, [pc, #40]	@ (8001708 <HAL_DMA_Abort+0xbc>)
 80016e0:	400a      	ands	r2, r1
 80016e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80016ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2225      	movs	r2, #37	@ 0x25
 80016f2:	2101      	movs	r1, #1
 80016f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2224      	movs	r2, #36	@ 0x24
 80016fa:	2100      	movs	r1, #0
 80016fc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	b002      	add	sp, #8
 8001706:	bd80      	pop	{r7, pc}
 8001708:	fffffeff 	.word	0xfffffeff
 800170c:	40020000 	.word	0x40020000

08001710 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001718:	210f      	movs	r1, #15
 800171a:	187b      	adds	r3, r7, r1
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2225      	movs	r2, #37	@ 0x25
 8001724:	5c9b      	ldrb	r3, [r3, r2]
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d006      	beq.n	800173a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2204      	movs	r2, #4
 8001730:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001732:	187b      	adds	r3, r7, r1
 8001734:	2201      	movs	r2, #1
 8001736:	701a      	strb	r2, [r3, #0]
 8001738:	e049      	b.n	80017ce <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	210e      	movs	r1, #14
 8001746:	438a      	bics	r2, r1
 8001748:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2101      	movs	r1, #1
 8001756:	438a      	bics	r2, r1
 8001758:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001764:	491d      	ldr	r1, [pc, #116]	@ (80017dc <HAL_DMA_Abort_IT+0xcc>)
 8001766:	400a      	ands	r2, r1
 8001768:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800176a:	4b1d      	ldr	r3, [pc, #116]	@ (80017e0 <HAL_DMA_Abort_IT+0xd0>)
 800176c:	6859      	ldr	r1, [r3, #4]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	221c      	movs	r2, #28
 8001774:	4013      	ands	r3, r2
 8001776:	2201      	movs	r2, #1
 8001778:	409a      	lsls	r2, r3
 800177a:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <HAL_DMA_Abort_IT+0xd0>)
 800177c:	430a      	orrs	r2, r1
 800177e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001788:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00c      	beq.n	80017ac <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800179c:	490f      	ldr	r1, [pc, #60]	@ (80017dc <HAL_DMA_Abort_IT+0xcc>)
 800179e:	400a      	ands	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80017aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2225      	movs	r2, #37	@ 0x25
 80017b0:	2101      	movs	r1, #1
 80017b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2224      	movs	r2, #36	@ 0x24
 80017b8:	2100      	movs	r1, #0
 80017ba:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d004      	beq.n	80017ce <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	0010      	movs	r0, r2
 80017cc:	4798      	blx	r3
    }
  }
  return status;
 80017ce:	230f      	movs	r3, #15
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	781b      	ldrb	r3, [r3, #0]
}
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b004      	add	sp, #16
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	fffffeff 	.word	0xfffffeff
 80017e0:	40020000 	.word	0x40020000

080017e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80017ec:	4b55      	ldr	r3, [pc, #340]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	221c      	movs	r2, #28
 8001800:	4013      	ands	r3, r2
 8001802:	2204      	movs	r2, #4
 8001804:	409a      	lsls	r2, r3
 8001806:	0013      	movs	r3, r2
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	4013      	ands	r3, r2
 800180c:	d027      	beq.n	800185e <HAL_DMA_IRQHandler+0x7a>
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2204      	movs	r2, #4
 8001812:	4013      	ands	r3, r2
 8001814:	d023      	beq.n	800185e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2220      	movs	r2, #32
 800181e:	4013      	ands	r3, r2
 8001820:	d107      	bne.n	8001832 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2104      	movs	r1, #4
 800182e:	438a      	bics	r2, r1
 8001830:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001832:	4b44      	ldr	r3, [pc, #272]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 8001834:	6859      	ldr	r1, [r3, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	221c      	movs	r2, #28
 800183c:	4013      	ands	r3, r2
 800183e:	2204      	movs	r2, #4
 8001840:	409a      	lsls	r2, r3
 8001842:	4b40      	ldr	r3, [pc, #256]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 8001844:	430a      	orrs	r2, r1
 8001846:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184c:	2b00      	cmp	r3, #0
 800184e:	d100      	bne.n	8001852 <HAL_DMA_IRQHandler+0x6e>
 8001850:	e073      	b.n	800193a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	0010      	movs	r0, r2
 800185a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800185c:	e06d      	b.n	800193a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	221c      	movs	r2, #28
 8001864:	4013      	ands	r3, r2
 8001866:	2202      	movs	r2, #2
 8001868:	409a      	lsls	r2, r3
 800186a:	0013      	movs	r3, r2
 800186c:	68fa      	ldr	r2, [r7, #12]
 800186e:	4013      	ands	r3, r2
 8001870:	d02e      	beq.n	80018d0 <HAL_DMA_IRQHandler+0xec>
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2202      	movs	r2, #2
 8001876:	4013      	ands	r3, r2
 8001878:	d02a      	beq.n	80018d0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2220      	movs	r2, #32
 8001882:	4013      	ands	r3, r2
 8001884:	d10b      	bne.n	800189e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	210a      	movs	r1, #10
 8001892:	438a      	bics	r2, r1
 8001894:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2225      	movs	r2, #37	@ 0x25
 800189a:	2101      	movs	r1, #1
 800189c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800189e:	4b29      	ldr	r3, [pc, #164]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 80018a0:	6859      	ldr	r1, [r3, #4]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	221c      	movs	r2, #28
 80018a8:	4013      	ands	r3, r2
 80018aa:	2202      	movs	r2, #2
 80018ac:	409a      	lsls	r2, r3
 80018ae:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 80018b0:	430a      	orrs	r2, r1
 80018b2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2224      	movs	r2, #36	@ 0x24
 80018b8:	2100      	movs	r1, #0
 80018ba:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d03a      	beq.n	800193a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	0010      	movs	r0, r2
 80018cc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80018ce:	e034      	b.n	800193a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d4:	221c      	movs	r2, #28
 80018d6:	4013      	ands	r3, r2
 80018d8:	2208      	movs	r2, #8
 80018da:	409a      	lsls	r2, r3
 80018dc:	0013      	movs	r3, r2
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	4013      	ands	r3, r2
 80018e2:	d02b      	beq.n	800193c <HAL_DMA_IRQHandler+0x158>
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	2208      	movs	r2, #8
 80018e8:	4013      	ands	r3, r2
 80018ea:	d027      	beq.n	800193c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	210e      	movs	r1, #14
 80018f8:	438a      	bics	r2, r1
 80018fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 80018fe:	6859      	ldr	r1, [r3, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	221c      	movs	r2, #28
 8001906:	4013      	ands	r3, r2
 8001908:	2201      	movs	r2, #1
 800190a:	409a      	lsls	r2, r3
 800190c:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <HAL_DMA_IRQHandler+0x160>)
 800190e:	430a      	orrs	r2, r1
 8001910:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2225      	movs	r2, #37	@ 0x25
 800191c:	2101      	movs	r1, #1
 800191e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2224      	movs	r2, #36	@ 0x24
 8001924:	2100      	movs	r1, #0
 8001926:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	0010      	movs	r0, r2
 8001938:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800193a:	46c0      	nop			@ (mov r8, r8)
 800193c:	46c0      	nop			@ (mov r8, r8)
}
 800193e:	46bd      	mov	sp, r7
 8001940:	b004      	add	sp, #16
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40020000 	.word	0x40020000

08001948 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001958:	4694      	mov	ip, r2
 800195a:	4463      	add	r3, ip
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	001a      	movs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	001a      	movs	r2, r3
 800196a:	23ff      	movs	r3, #255	@ 0xff
 800196c:	4013      	ands	r3, r2
 800196e:	3b08      	subs	r3, #8
 8001970:	2114      	movs	r1, #20
 8001972:	0018      	movs	r0, r3
 8001974:	f7fe fbda 	bl	800012c <__udivsi3>
 8001978:	0003      	movs	r3, r0
 800197a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a07      	ldr	r2, [pc, #28]	@ (800199c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001980:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	221f      	movs	r2, #31
 8001986:	4013      	ands	r3, r2
 8001988:	2201      	movs	r2, #1
 800198a:	409a      	lsls	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001990:	46c0      	nop			@ (mov r8, r8)
 8001992:	46bd      	mov	sp, r7
 8001994:	b004      	add	sp, #16
 8001996:	bd80      	pop	{r7, pc}
 8001998:	10008200 	.word	0x10008200
 800199c:	40020880 	.word	0x40020880

080019a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	223f      	movs	r2, #63	@ 0x3f
 80019ae:	4013      	ands	r3, r2
 80019b0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80019b6:	4694      	mov	ip, r2
 80019b8:	4463      	add	r3, ip
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	001a      	movs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a07      	ldr	r2, [pc, #28]	@ (80019e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80019c6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	2203      	movs	r2, #3
 80019ce:	4013      	ands	r3, r2
 80019d0:	2201      	movs	r2, #1
 80019d2:	409a      	lsls	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80019d8:	46c0      	nop			@ (mov r8, r8)
 80019da:	46bd      	mov	sp, r7
 80019dc:	b004      	add	sp, #16
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	1000823f 	.word	0x1000823f
 80019e4:	40020940 	.word	0x40020940

080019e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f6:	e147      	b.n	8001c88 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2101      	movs	r1, #1
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	4091      	lsls	r1, r2
 8001a02:	000a      	movs	r2, r1
 8001a04:	4013      	ands	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d100      	bne.n	8001a10 <HAL_GPIO_Init+0x28>
 8001a0e:	e138      	b.n	8001c82 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2203      	movs	r2, #3
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d005      	beq.n	8001a28 <HAL_GPIO_Init+0x40>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2203      	movs	r2, #3
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d130      	bne.n	8001a8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	2203      	movs	r2, #3
 8001a34:	409a      	lsls	r2, r3
 8001a36:	0013      	movs	r3, r2
 8001a38:	43da      	mvns	r2, r3
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	409a      	lsls	r2, r3
 8001a4a:	0013      	movs	r3, r2
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a5e:	2201      	movs	r2, #1
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	409a      	lsls	r2, r3
 8001a64:	0013      	movs	r3, r2
 8001a66:	43da      	mvns	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	091b      	lsrs	r3, r3, #4
 8001a74:	2201      	movs	r2, #1
 8001a76:	401a      	ands	r2, r3
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	409a      	lsls	r2, r3
 8001a7c:	0013      	movs	r3, r2
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2203      	movs	r2, #3
 8001a90:	4013      	ands	r3, r2
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d017      	beq.n	8001ac6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	0013      	movs	r3, r2
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	409a      	lsls	r2, r3
 8001ab8:	0013      	movs	r3, r2
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	2203      	movs	r2, #3
 8001acc:	4013      	ands	r3, r2
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d123      	bne.n	8001b1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	08da      	lsrs	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3208      	adds	r2, #8
 8001ada:	0092      	lsls	r2, r2, #2
 8001adc:	58d3      	ldr	r3, [r2, r3]
 8001ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2207      	movs	r2, #7
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	220f      	movs	r2, #15
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	43da      	mvns	r2, r3
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	691a      	ldr	r2, [r3, #16]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2107      	movs	r1, #7
 8001afe:	400b      	ands	r3, r1
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	409a      	lsls	r2, r3
 8001b04:	0013      	movs	r3, r2
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	08da      	lsrs	r2, r3, #3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3208      	adds	r2, #8
 8001b14:	0092      	lsls	r2, r2, #2
 8001b16:	6939      	ldr	r1, [r7, #16]
 8001b18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	409a      	lsls	r2, r3
 8001b28:	0013      	movs	r3, r2
 8001b2a:	43da      	mvns	r2, r3
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2203      	movs	r2, #3
 8001b38:	401a      	ands	r2, r3
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	0013      	movs	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	23c0      	movs	r3, #192	@ 0xc0
 8001b54:	029b      	lsls	r3, r3, #10
 8001b56:	4013      	ands	r3, r2
 8001b58:	d100      	bne.n	8001b5c <HAL_GPIO_Init+0x174>
 8001b5a:	e092      	b.n	8001c82 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001b5c:	4a50      	ldr	r2, [pc, #320]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	3318      	adds	r3, #24
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	589b      	ldr	r3, [r3, r2]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	4013      	ands	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	220f      	movs	r2, #15
 8001b74:	409a      	lsls	r2, r3
 8001b76:	0013      	movs	r3, r2
 8001b78:	43da      	mvns	r2, r3
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	23a0      	movs	r3, #160	@ 0xa0
 8001b84:	05db      	lsls	r3, r3, #23
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d013      	beq.n	8001bb2 <HAL_GPIO_Init+0x1ca>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a45      	ldr	r2, [pc, #276]	@ (8001ca4 <HAL_GPIO_Init+0x2bc>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d00d      	beq.n	8001bae <HAL_GPIO_Init+0x1c6>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a44      	ldr	r2, [pc, #272]	@ (8001ca8 <HAL_GPIO_Init+0x2c0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d007      	beq.n	8001baa <HAL_GPIO_Init+0x1c2>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a43      	ldr	r2, [pc, #268]	@ (8001cac <HAL_GPIO_Init+0x2c4>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d101      	bne.n	8001ba6 <HAL_GPIO_Init+0x1be>
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e006      	b.n	8001bb4 <HAL_GPIO_Init+0x1cc>
 8001ba6:	2305      	movs	r3, #5
 8001ba8:	e004      	b.n	8001bb4 <HAL_GPIO_Init+0x1cc>
 8001baa:	2302      	movs	r3, #2
 8001bac:	e002      	b.n	8001bb4 <HAL_GPIO_Init+0x1cc>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_GPIO_Init+0x1cc>
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	2103      	movs	r1, #3
 8001bb8:	400a      	ands	r2, r1
 8001bba:	00d2      	lsls	r2, r2, #3
 8001bbc:	4093      	lsls	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001bc4:	4936      	ldr	r1, [pc, #216]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	3318      	adds	r3, #24
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bd2:	4b33      	ldr	r3, [pc, #204]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	2380      	movs	r3, #128	@ 0x80
 8001be8:	035b      	lsls	r3, r3, #13
 8001bea:	4013      	ands	r3, r2
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001bfc:	4b28      	ldr	r3, [pc, #160]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	43da      	mvns	r2, r3
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	2380      	movs	r3, #128	@ 0x80
 8001c12:	039b      	lsls	r3, r3, #14
 8001c14:	4013      	ands	r3, r2
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c26:	4a1e      	ldr	r2, [pc, #120]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001c28:	2384      	movs	r3, #132	@ 0x84
 8001c2a:	58d3      	ldr	r3, [r2, r3]
 8001c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	43da      	mvns	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	2380      	movs	r3, #128	@ 0x80
 8001c3e:	029b      	lsls	r3, r3, #10
 8001c40:	4013      	ands	r3, r2
 8001c42:	d003      	beq.n	8001c4c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c4c:	4914      	ldr	r1, [pc, #80]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001c4e:	2284      	movs	r2, #132	@ 0x84
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001c54:	4a12      	ldr	r2, [pc, #72]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001c56:	2380      	movs	r3, #128	@ 0x80
 8001c58:	58d3      	ldr	r3, [r2, r3]
 8001c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4013      	ands	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	025b      	lsls	r3, r3, #9
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c7a:	4909      	ldr	r1, [pc, #36]	@ (8001ca0 <HAL_GPIO_Init+0x2b8>)
 8001c7c:	2280      	movs	r2, #128	@ 0x80
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	3301      	adds	r3, #1
 8001c86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	1e13      	subs	r3, r2, #0
 8001c92:	d000      	beq.n	8001c96 <HAL_GPIO_Init+0x2ae>
 8001c94:	e6b0      	b.n	80019f8 <HAL_GPIO_Init+0x10>
  }
}
 8001c96:	46c0      	nop			@ (mov r8, r8)
 8001c98:	46c0      	nop			@ (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b006      	add	sp, #24
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021800 	.word	0x40021800
 8001ca4:	50000400 	.word	0x50000400
 8001ca8:	50000800 	.word	0x50000800
 8001cac:	50000c00 	.word	0x50000c00

08001cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	0008      	movs	r0, r1
 8001cba:	0011      	movs	r1, r2
 8001cbc:	1cbb      	adds	r3, r7, #2
 8001cbe:	1c02      	adds	r2, r0, #0
 8001cc0:	801a      	strh	r2, [r3, #0]
 8001cc2:	1c7b      	adds	r3, r7, #1
 8001cc4:	1c0a      	adds	r2, r1, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cc8:	1c7b      	adds	r3, r7, #1
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d004      	beq.n	8001cda <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cd0:	1cbb      	adds	r3, r7, #2
 8001cd2:	881a      	ldrh	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cd8:	e003      	b.n	8001ce2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cda:	1cbb      	adds	r3, r7, #2
 8001cdc:	881a      	ldrh	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	b002      	add	sp, #8
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b084      	sub	sp, #16
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	000a      	movs	r2, r1
 8001cf4:	1cbb      	adds	r3, r7, #2
 8001cf6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cfe:	1cbb      	adds	r3, r7, #2
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	4013      	ands	r3, r2
 8001d06:	041a      	lsls	r2, r3, #16
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	1cb9      	adds	r1, r7, #2
 8001d0e:	8809      	ldrh	r1, [r1, #0]
 8001d10:	400b      	ands	r3, r1
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
}
 8001d18:	46c0      	nop			@ (mov r8, r8)
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b004      	add	sp, #16
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001d28:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a19      	ldr	r2, [pc, #100]	@ (8001d94 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001d2e:	4013      	ands	r3, r2
 8001d30:	0019      	movs	r1, r3
 8001d32:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d11f      	bne.n	8001d84 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001d44:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	0013      	movs	r3, r2
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	189b      	adds	r3, r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4912      	ldr	r1, [pc, #72]	@ (8001d9c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001d52:	0018      	movs	r0, r3
 8001d54:	f7fe f9ea 	bl	800012c <__udivsi3>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d5e:	e008      	b.n	8001d72 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	e001      	b.n	8001d72 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e009      	b.n	8001d86 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d72:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001d74:	695a      	ldr	r2, [r3, #20]
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d0ed      	beq.n	8001d60 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	0018      	movs	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	b004      	add	sp, #16
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	40007000 	.word	0x40007000
 8001d94:	fffff9ff 	.word	0xfffff9ff
 8001d98:	200001a8 	.word	0x200001a8
 8001d9c:	000f4240 	.word	0x000f4240

08001da0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001da4:	4b03      	ldr	r3, [pc, #12]	@ (8001db4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	23e0      	movs	r3, #224	@ 0xe0
 8001daa:	01db      	lsls	r3, r3, #7
 8001dac:	4013      	ands	r3, r2
}
 8001dae:	0018      	movs	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000

08001db8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e2fe      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d100      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x1e>
 8001dd4:	e07c      	b.n	8001ed0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dd6:	4bc3      	ldr	r3, [pc, #780]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2238      	movs	r2, #56	@ 0x38
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001de0:	4bc0      	ldr	r3, [pc, #768]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2203      	movs	r2, #3
 8001de6:	4013      	ands	r3, r2
 8001de8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	d102      	bne.n	8001df6 <HAL_RCC_OscConfig+0x3e>
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	d002      	beq.n	8001dfc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d10b      	bne.n	8001e14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	4bb9      	ldr	r3, [pc, #740]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	4013      	ands	r3, r2
 8001e06:	d062      	beq.n	8001ece <HAL_RCC_OscConfig+0x116>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d15e      	bne.n	8001ece <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e2d9      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	2380      	movs	r3, #128	@ 0x80
 8001e1a:	025b      	lsls	r3, r3, #9
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d107      	bne.n	8001e30 <HAL_RCC_OscConfig+0x78>
 8001e20:	4bb0      	ldr	r3, [pc, #704]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4baf      	ldr	r3, [pc, #700]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e26:	2180      	movs	r1, #128	@ 0x80
 8001e28:	0249      	lsls	r1, r1, #9
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	e020      	b.n	8001e72 <HAL_RCC_OscConfig+0xba>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	23a0      	movs	r3, #160	@ 0xa0
 8001e36:	02db      	lsls	r3, r3, #11
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d10e      	bne.n	8001e5a <HAL_RCC_OscConfig+0xa2>
 8001e3c:	4ba9      	ldr	r3, [pc, #676]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4ba8      	ldr	r3, [pc, #672]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e42:	2180      	movs	r1, #128	@ 0x80
 8001e44:	02c9      	lsls	r1, r1, #11
 8001e46:	430a      	orrs	r2, r1
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	4ba6      	ldr	r3, [pc, #664]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	4ba5      	ldr	r3, [pc, #660]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e50:	2180      	movs	r1, #128	@ 0x80
 8001e52:	0249      	lsls	r1, r1, #9
 8001e54:	430a      	orrs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	e00b      	b.n	8001e72 <HAL_RCC_OscConfig+0xba>
 8001e5a:	4ba2      	ldr	r3, [pc, #648]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	4ba1      	ldr	r3, [pc, #644]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e60:	49a1      	ldr	r1, [pc, #644]	@ (80020e8 <HAL_RCC_OscConfig+0x330>)
 8001e62:	400a      	ands	r2, r1
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	4b9f      	ldr	r3, [pc, #636]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	4b9e      	ldr	r3, [pc, #632]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e6c:	499f      	ldr	r1, [pc, #636]	@ (80020ec <HAL_RCC_OscConfig+0x334>)
 8001e6e:	400a      	ands	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d014      	beq.n	8001ea4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7a:	f7ff faa5 	bl	80013c8 <HAL_GetTick>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e84:	f7ff faa0 	bl	80013c8 <HAL_GetTick>
 8001e88:	0002      	movs	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	@ 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e298      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e96:	4b93      	ldr	r3, [pc, #588]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	029b      	lsls	r3, r3, #10
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0xcc>
 8001ea2:	e015      	b.n	8001ed0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fa90 	bl	80013c8 <HAL_GetTick>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eae:	f7ff fa8b 	bl	80013c8 <HAL_GetTick>
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b64      	cmp	r3, #100	@ 0x64
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e283      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ec0:	4b88      	ldr	r3, [pc, #544]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2380      	movs	r3, #128	@ 0x80
 8001ec6:	029b      	lsls	r3, r3, #10
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d1f0      	bne.n	8001eae <HAL_RCC_OscConfig+0xf6>
 8001ecc:	e000      	b.n	8001ed0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ece:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2202      	movs	r2, #2
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d100      	bne.n	8001edc <HAL_RCC_OscConfig+0x124>
 8001eda:	e099      	b.n	8002010 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001edc:	4b81      	ldr	r3, [pc, #516]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2238      	movs	r2, #56	@ 0x38
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ee6:	4b7f      	ldr	r3, [pc, #508]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	2203      	movs	r2, #3
 8001eec:	4013      	ands	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	2b10      	cmp	r3, #16
 8001ef4:	d102      	bne.n	8001efc <HAL_RCC_OscConfig+0x144>
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d002      	beq.n	8001f02 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d135      	bne.n	8001f6e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f02:	4b78      	ldr	r3, [pc, #480]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	2380      	movs	r3, #128	@ 0x80
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x162>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e256      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f1a:	4b72      	ldr	r3, [pc, #456]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	4a74      	ldr	r2, [pc, #464]	@ (80020f0 <HAL_RCC_OscConfig+0x338>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	021a      	lsls	r2, r3, #8
 8001f2a:	4b6e      	ldr	r3, [pc, #440]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d112      	bne.n	8001f5c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001f36:	4b6b      	ldr	r3, [pc, #428]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80020f4 <HAL_RCC_OscConfig+0x33c>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	0019      	movs	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691a      	ldr	r2, [r3, #16]
 8001f44:	4b67      	ldr	r3, [pc, #412]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f46:	430a      	orrs	r2, r1
 8001f48:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001f4a:	4b66      	ldr	r3, [pc, #408]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	0adb      	lsrs	r3, r3, #11
 8001f50:	2207      	movs	r2, #7
 8001f52:	4013      	ands	r3, r2
 8001f54:	4a68      	ldr	r2, [pc, #416]	@ (80020f8 <HAL_RCC_OscConfig+0x340>)
 8001f56:	40da      	lsrs	r2, r3
 8001f58:	4b68      	ldr	r3, [pc, #416]	@ (80020fc <HAL_RCC_OscConfig+0x344>)
 8001f5a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f5c:	4b68      	ldr	r3, [pc, #416]	@ (8002100 <HAL_RCC_OscConfig+0x348>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	0018      	movs	r0, r3
 8001f62:	f7ff f8e7 	bl	8001134 <HAL_InitTick>
 8001f66:	1e03      	subs	r3, r0, #0
 8001f68:	d051      	beq.n	800200e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e22c      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d030      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001f76:	4b5b      	ldr	r3, [pc, #364]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5e      	ldr	r2, [pc, #376]	@ (80020f4 <HAL_RCC_OscConfig+0x33c>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	0019      	movs	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	4b57      	ldr	r3, [pc, #348]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001f8a:	4b56      	ldr	r3, [pc, #344]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4b55      	ldr	r3, [pc, #340]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001f90:	2180      	movs	r1, #128	@ 0x80
 8001f92:	0049      	lsls	r1, r1, #1
 8001f94:	430a      	orrs	r2, r1
 8001f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f98:	f7ff fa16 	bl	80013c8 <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa2:	f7ff fa11 	bl	80013c8 <HAL_GetTick>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e209      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2380      	movs	r3, #128	@ 0x80
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc0:	4b48      	ldr	r3, [pc, #288]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4a4a      	ldr	r2, [pc, #296]	@ (80020f0 <HAL_RCC_OscConfig+0x338>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	0019      	movs	r1, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	021a      	lsls	r2, r3, #8
 8001fd0:	4b44      	ldr	r3, [pc, #272]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	e01b      	b.n	8002010 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001fd8:	4b42      	ldr	r3, [pc, #264]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b41      	ldr	r3, [pc, #260]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8001fde:	4949      	ldr	r1, [pc, #292]	@ (8002104 <HAL_RCC_OscConfig+0x34c>)
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7ff f9f0 	bl	80013c8 <HAL_GetTick>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fee:	f7ff f9eb 	bl	80013c8 <HAL_GetTick>
 8001ff2:	0002      	movs	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e1e3      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002000:	4b38      	ldr	r3, [pc, #224]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4013      	ands	r3, r2
 800200a:	d1f0      	bne.n	8001fee <HAL_RCC_OscConfig+0x236>
 800200c:	e000      	b.n	8002010 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800200e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2208      	movs	r2, #8
 8002016:	4013      	ands	r3, r2
 8002018:	d047      	beq.n	80020aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800201a:	4b32      	ldr	r3, [pc, #200]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2238      	movs	r2, #56	@ 0x38
 8002020:	4013      	ands	r3, r2
 8002022:	2b18      	cmp	r3, #24
 8002024:	d10a      	bne.n	800203c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002026:	4b2f      	ldr	r3, [pc, #188]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8002028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202a:	2202      	movs	r2, #2
 800202c:	4013      	ands	r3, r2
 800202e:	d03c      	beq.n	80020aa <HAL_RCC_OscConfig+0x2f2>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d138      	bne.n	80020aa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e1c5      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d019      	beq.n	8002078 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002044:	4b27      	ldr	r3, [pc, #156]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 8002046:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002048:	4b26      	ldr	r3, [pc, #152]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 800204a:	2101      	movs	r1, #1
 800204c:	430a      	orrs	r2, r1
 800204e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002050:	f7ff f9ba 	bl	80013c8 <HAL_GetTick>
 8002054:	0003      	movs	r3, r0
 8002056:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205a:	f7ff f9b5 	bl	80013c8 <HAL_GetTick>
 800205e:	0002      	movs	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e1ad      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800206c:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 800206e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002070:	2202      	movs	r2, #2
 8002072:	4013      	ands	r3, r2
 8002074:	d0f1      	beq.n	800205a <HAL_RCC_OscConfig+0x2a2>
 8002076:	e018      	b.n	80020aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 800207a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800207c:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 800207e:	2101      	movs	r1, #1
 8002080:	438a      	bics	r2, r1
 8002082:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002084:	f7ff f9a0 	bl	80013c8 <HAL_GetTick>
 8002088:	0003      	movs	r3, r0
 800208a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208e:	f7ff f99b 	bl	80013c8 <HAL_GetTick>
 8002092:	0002      	movs	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e193      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020a0:	4b10      	ldr	r3, [pc, #64]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 80020a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a4:	2202      	movs	r2, #2
 80020a6:	4013      	ands	r3, r2
 80020a8:	d1f1      	bne.n	800208e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2204      	movs	r2, #4
 80020b0:	4013      	ands	r3, r2
 80020b2:	d100      	bne.n	80020b6 <HAL_RCC_OscConfig+0x2fe>
 80020b4:	e0c6      	b.n	8002244 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020b6:	231f      	movs	r3, #31
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80020be:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2238      	movs	r2, #56	@ 0x38
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b20      	cmp	r3, #32
 80020c8:	d11e      	bne.n	8002108 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <HAL_RCC_OscConfig+0x32c>)
 80020cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ce:	2202      	movs	r2, #2
 80020d0:	4013      	ands	r3, r2
 80020d2:	d100      	bne.n	80020d6 <HAL_RCC_OscConfig+0x31e>
 80020d4:	e0b6      	b.n	8002244 <HAL_RCC_OscConfig+0x48c>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d000      	beq.n	80020e0 <HAL_RCC_OscConfig+0x328>
 80020de:	e0b1      	b.n	8002244 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e171      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
 80020e4:	40021000 	.word	0x40021000
 80020e8:	fffeffff 	.word	0xfffeffff
 80020ec:	fffbffff 	.word	0xfffbffff
 80020f0:	ffff80ff 	.word	0xffff80ff
 80020f4:	ffffc7ff 	.word	0xffffc7ff
 80020f8:	00f42400 	.word	0x00f42400
 80020fc:	200001a8 	.word	0x200001a8
 8002100:	200001ac 	.word	0x200001ac
 8002104:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002108:	4bb1      	ldr	r3, [pc, #708]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800210a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800210c:	2380      	movs	r3, #128	@ 0x80
 800210e:	055b      	lsls	r3, r3, #21
 8002110:	4013      	ands	r3, r2
 8002112:	d101      	bne.n	8002118 <HAL_RCC_OscConfig+0x360>
 8002114:	2301      	movs	r3, #1
 8002116:	e000      	b.n	800211a <HAL_RCC_OscConfig+0x362>
 8002118:	2300      	movs	r3, #0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d011      	beq.n	8002142 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800211e:	4bac      	ldr	r3, [pc, #688]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002120:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002122:	4bab      	ldr	r3, [pc, #684]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002124:	2180      	movs	r1, #128	@ 0x80
 8002126:	0549      	lsls	r1, r1, #21
 8002128:	430a      	orrs	r2, r1
 800212a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800212c:	4ba8      	ldr	r3, [pc, #672]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800212e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	055b      	lsls	r3, r3, #21
 8002134:	4013      	ands	r3, r2
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800213a:	231f      	movs	r3, #31
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002142:	4ba4      	ldr	r3, [pc, #656]	@ (80023d4 <HAL_RCC_OscConfig+0x61c>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	2380      	movs	r3, #128	@ 0x80
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4013      	ands	r3, r2
 800214c:	d11a      	bne.n	8002184 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800214e:	4ba1      	ldr	r3, [pc, #644]	@ (80023d4 <HAL_RCC_OscConfig+0x61c>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4ba0      	ldr	r3, [pc, #640]	@ (80023d4 <HAL_RCC_OscConfig+0x61c>)
 8002154:	2180      	movs	r1, #128	@ 0x80
 8002156:	0049      	lsls	r1, r1, #1
 8002158:	430a      	orrs	r2, r1
 800215a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800215c:	f7ff f934 	bl	80013c8 <HAL_GetTick>
 8002160:	0003      	movs	r3, r0
 8002162:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002166:	f7ff f92f 	bl	80013c8 <HAL_GetTick>
 800216a:	0002      	movs	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e127      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002178:	4b96      	ldr	r3, [pc, #600]	@ (80023d4 <HAL_RCC_OscConfig+0x61c>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2380      	movs	r3, #128	@ 0x80
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4013      	ands	r3, r2
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d106      	bne.n	800219a <HAL_RCC_OscConfig+0x3e2>
 800218c:	4b90      	ldr	r3, [pc, #576]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800218e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002190:	4b8f      	ldr	r3, [pc, #572]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002192:	2101      	movs	r1, #1
 8002194:	430a      	orrs	r2, r1
 8002196:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002198:	e01c      	b.n	80021d4 <HAL_RCC_OscConfig+0x41c>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0x404>
 80021a2:	4b8b      	ldr	r3, [pc, #556]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021a6:	4b8a      	ldr	r3, [pc, #552]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021a8:	2104      	movs	r1, #4
 80021aa:	430a      	orrs	r2, r1
 80021ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021ae:	4b88      	ldr	r3, [pc, #544]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021b2:	4b87      	ldr	r3, [pc, #540]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021b4:	2101      	movs	r1, #1
 80021b6:	430a      	orrs	r2, r1
 80021b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021ba:	e00b      	b.n	80021d4 <HAL_RCC_OscConfig+0x41c>
 80021bc:	4b84      	ldr	r3, [pc, #528]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021c0:	4b83      	ldr	r3, [pc, #524]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021c2:	2101      	movs	r1, #1
 80021c4:	438a      	bics	r2, r1
 80021c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021c8:	4b81      	ldr	r3, [pc, #516]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021cc:	4b80      	ldr	r3, [pc, #512]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021ce:	2104      	movs	r1, #4
 80021d0:	438a      	bics	r2, r1
 80021d2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d014      	beq.n	8002206 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff f8f4 	bl	80013c8 <HAL_GetTick>
 80021e0:	0003      	movs	r3, r0
 80021e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021e4:	e009      	b.n	80021fa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e6:	f7ff f8ef 	bl	80013c8 <HAL_GetTick>
 80021ea:	0002      	movs	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	4a79      	ldr	r2, [pc, #484]	@ (80023d8 <HAL_RCC_OscConfig+0x620>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e0e6      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021fa:	4b75      	ldr	r3, [pc, #468]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	2202      	movs	r2, #2
 8002200:	4013      	ands	r3, r2
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x42e>
 8002204:	e013      	b.n	800222e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7ff f8df 	bl	80013c8 <HAL_GetTick>
 800220a:	0003      	movs	r3, r0
 800220c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800220e:	e009      	b.n	8002224 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002210:	f7ff f8da 	bl	80013c8 <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	4a6f      	ldr	r2, [pc, #444]	@ (80023d8 <HAL_RCC_OscConfig+0x620>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e0d1      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002224:	4b6a      	ldr	r3, [pc, #424]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002228:	2202      	movs	r2, #2
 800222a:	4013      	ands	r3, r2
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800222e:	231f      	movs	r3, #31
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d105      	bne.n	8002244 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002238:	4b65      	ldr	r3, [pc, #404]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800223a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800223c:	4b64      	ldr	r3, [pc, #400]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800223e:	4967      	ldr	r1, [pc, #412]	@ (80023dc <HAL_RCC_OscConfig+0x624>)
 8002240:	400a      	ands	r2, r1
 8002242:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d100      	bne.n	800224e <HAL_RCC_OscConfig+0x496>
 800224c:	e0bb      	b.n	80023c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800224e:	4b60      	ldr	r3, [pc, #384]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2238      	movs	r2, #56	@ 0x38
 8002254:	4013      	ands	r3, r2
 8002256:	2b10      	cmp	r3, #16
 8002258:	d100      	bne.n	800225c <HAL_RCC_OscConfig+0x4a4>
 800225a:	e07b      	b.n	8002354 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d156      	bne.n	8002312 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002264:	4b5a      	ldr	r3, [pc, #360]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b59      	ldr	r3, [pc, #356]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800226a:	495d      	ldr	r1, [pc, #372]	@ (80023e0 <HAL_RCC_OscConfig+0x628>)
 800226c:	400a      	ands	r2, r1
 800226e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002270:	f7ff f8aa 	bl	80013c8 <HAL_GetTick>
 8002274:	0003      	movs	r3, r0
 8002276:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227a:	f7ff f8a5 	bl	80013c8 <HAL_GetTick>
 800227e:	0002      	movs	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e09d      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800228c:	4b50      	ldr	r3, [pc, #320]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	2380      	movs	r3, #128	@ 0x80
 8002292:	049b      	lsls	r3, r3, #18
 8002294:	4013      	ands	r3, r2
 8002296:	d1f0      	bne.n	800227a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002298:	4b4d      	ldr	r3, [pc, #308]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4a51      	ldr	r2, [pc, #324]	@ (80023e4 <HAL_RCC_OscConfig+0x62c>)
 800229e:	4013      	ands	r3, r2
 80022a0:	0019      	movs	r1, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a1a      	ldr	r2, [r3, #32]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b8:	431a      	orrs	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c4:	431a      	orrs	r2, r3
 80022c6:	4b42      	ldr	r3, [pc, #264]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80022c8:	430a      	orrs	r2, r1
 80022ca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022cc:	4b40      	ldr	r3, [pc, #256]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b3f      	ldr	r3, [pc, #252]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80022d2:	2180      	movs	r1, #128	@ 0x80
 80022d4:	0449      	lsls	r1, r1, #17
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80022da:	4b3d      	ldr	r3, [pc, #244]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	4b3c      	ldr	r3, [pc, #240]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 80022e0:	2180      	movs	r1, #128	@ 0x80
 80022e2:	0549      	lsls	r1, r1, #21
 80022e4:	430a      	orrs	r2, r1
 80022e6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e8:	f7ff f86e 	bl	80013c8 <HAL_GetTick>
 80022ec:	0003      	movs	r3, r0
 80022ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f2:	f7ff f869 	bl	80013c8 <HAL_GetTick>
 80022f6:	0002      	movs	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e061      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002304:	4b32      	ldr	r3, [pc, #200]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	2380      	movs	r3, #128	@ 0x80
 800230a:	049b      	lsls	r3, r3, #18
 800230c:	4013      	ands	r3, r2
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x53a>
 8002310:	e059      	b.n	80023c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002312:	4b2f      	ldr	r3, [pc, #188]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	4b2e      	ldr	r3, [pc, #184]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002318:	4931      	ldr	r1, [pc, #196]	@ (80023e0 <HAL_RCC_OscConfig+0x628>)
 800231a:	400a      	ands	r2, r1
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231e:	f7ff f853 	bl	80013c8 <HAL_GetTick>
 8002322:	0003      	movs	r3, r0
 8002324:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002328:	f7ff f84e 	bl	80013c8 <HAL_GetTick>
 800232c:	0002      	movs	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e046      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800233a:	4b25      	ldr	r3, [pc, #148]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	2380      	movs	r3, #128	@ 0x80
 8002340:	049b      	lsls	r3, r3, #18
 8002342:	4013      	ands	r3, r2
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002346:	4b22      	ldr	r3, [pc, #136]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	4b21      	ldr	r3, [pc, #132]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 800234c:	4926      	ldr	r1, [pc, #152]	@ (80023e8 <HAL_RCC_OscConfig+0x630>)
 800234e:	400a      	ands	r2, r1
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	e038      	b.n	80023c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e033      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002360:	4b1b      	ldr	r3, [pc, #108]	@ (80023d0 <HAL_RCC_OscConfig+0x618>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2203      	movs	r2, #3
 800236a:	401a      	ands	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	429a      	cmp	r2, r3
 8002372:	d126      	bne.n	80023c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	2270      	movs	r2, #112	@ 0x70
 8002378:	401a      	ands	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237e:	429a      	cmp	r2, r3
 8002380:	d11f      	bne.n	80023c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	23fe      	movs	r3, #254	@ 0xfe
 8002386:	01db      	lsls	r3, r3, #7
 8002388:	401a      	ands	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002390:	429a      	cmp	r2, r3
 8002392:	d116      	bne.n	80023c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	23f8      	movs	r3, #248	@ 0xf8
 8002398:	039b      	lsls	r3, r3, #14
 800239a:	401a      	ands	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d10e      	bne.n	80023c2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	23e0      	movs	r3, #224	@ 0xe0
 80023a8:	051b      	lsls	r3, r3, #20
 80023aa:	401a      	ands	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d106      	bne.n	80023c2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	0f5b      	lsrs	r3, r3, #29
 80023b8:	075a      	lsls	r2, r3, #29
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80023be:	429a      	cmp	r2, r3
 80023c0:	d001      	beq.n	80023c6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	0018      	movs	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b008      	add	sp, #32
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40007000 	.word	0x40007000
 80023d8:	00001388 	.word	0x00001388
 80023dc:	efffffff 	.word	0xefffffff
 80023e0:	feffffff 	.word	0xfeffffff
 80023e4:	11c1808c 	.word	0x11c1808c
 80023e8:	eefefffc 	.word	0xeefefffc

080023ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0e9      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002400:	4b76      	ldr	r3, [pc, #472]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2207      	movs	r2, #7
 8002406:	4013      	ands	r3, r2
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d91e      	bls.n	800244c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b73      	ldr	r3, [pc, #460]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2207      	movs	r2, #7
 8002414:	4393      	bics	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	4b70      	ldr	r3, [pc, #448]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	430a      	orrs	r2, r1
 800241e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002420:	f7fe ffd2 	bl	80013c8 <HAL_GetTick>
 8002424:	0003      	movs	r3, r0
 8002426:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002428:	e009      	b.n	800243e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242a:	f7fe ffcd 	bl	80013c8 <HAL_GetTick>
 800242e:	0002      	movs	r2, r0
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	4a6a      	ldr	r2, [pc, #424]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d901      	bls.n	800243e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e0ca      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800243e:	4b67      	ldr	r3, [pc, #412]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2207      	movs	r2, #7
 8002444:	4013      	ands	r3, r2
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d1ee      	bne.n	800242a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2202      	movs	r2, #2
 8002452:	4013      	ands	r3, r2
 8002454:	d015      	beq.n	8002482 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2204      	movs	r2, #4
 800245c:	4013      	ands	r3, r2
 800245e:	d006      	beq.n	800246e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002460:	4b60      	ldr	r3, [pc, #384]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	4b5f      	ldr	r3, [pc, #380]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002466:	21e0      	movs	r1, #224	@ 0xe0
 8002468:	01c9      	lsls	r1, r1, #7
 800246a:	430a      	orrs	r2, r1
 800246c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800246e:	4b5d      	ldr	r3, [pc, #372]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	4a5d      	ldr	r2, [pc, #372]	@ (80025e8 <HAL_RCC_ClockConfig+0x1fc>)
 8002474:	4013      	ands	r3, r2
 8002476:	0019      	movs	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	4b59      	ldr	r3, [pc, #356]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 800247e:	430a      	orrs	r2, r1
 8002480:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2201      	movs	r2, #1
 8002488:	4013      	ands	r3, r2
 800248a:	d057      	beq.n	800253c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d107      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002494:	4b53      	ldr	r3, [pc, #332]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	2380      	movs	r3, #128	@ 0x80
 800249a:	029b      	lsls	r3, r3, #10
 800249c:	4013      	ands	r3, r2
 800249e:	d12b      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e097      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ac:	4b4d      	ldr	r3, [pc, #308]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	2380      	movs	r3, #128	@ 0x80
 80024b2:	049b      	lsls	r3, r3, #18
 80024b4:	4013      	ands	r3, r2
 80024b6:	d11f      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e08b      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024c4:	4b47      	ldr	r3, [pc, #284]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	2380      	movs	r3, #128	@ 0x80
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	4013      	ands	r3, r2
 80024ce:	d113      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e07f      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d106      	bne.n	80024ea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024dc:	4b41      	ldr	r3, [pc, #260]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80024de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e0:	2202      	movs	r2, #2
 80024e2:	4013      	ands	r3, r2
 80024e4:	d108      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e074      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ea:	4b3e      	ldr	r3, [pc, #248]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80024ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ee:	2202      	movs	r2, #2
 80024f0:	4013      	ands	r3, r2
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e06d      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024f8:	4b3a      	ldr	r3, [pc, #232]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2207      	movs	r2, #7
 80024fe:	4393      	bics	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	4b37      	ldr	r3, [pc, #220]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002508:	430a      	orrs	r2, r1
 800250a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800250c:	f7fe ff5c 	bl	80013c8 <HAL_GetTick>
 8002510:	0003      	movs	r3, r0
 8002512:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002514:	e009      	b.n	800252a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002516:	f7fe ff57 	bl	80013c8 <HAL_GetTick>
 800251a:	0002      	movs	r2, r0
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	4a2f      	ldr	r2, [pc, #188]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d901      	bls.n	800252a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e054      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800252a:	4b2e      	ldr	r3, [pc, #184]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	2238      	movs	r2, #56	@ 0x38
 8002530:	401a      	ands	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	429a      	cmp	r2, r3
 800253a:	d1ec      	bne.n	8002516 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800253c:	4b27      	ldr	r3, [pc, #156]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2207      	movs	r2, #7
 8002542:	4013      	ands	r3, r2
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d21e      	bcs.n	8002588 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254a:	4b24      	ldr	r3, [pc, #144]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2207      	movs	r2, #7
 8002550:	4393      	bics	r3, r2
 8002552:	0019      	movs	r1, r3
 8002554:	4b21      	ldr	r3, [pc, #132]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800255c:	f7fe ff34 	bl	80013c8 <HAL_GetTick>
 8002560:	0003      	movs	r3, r0
 8002562:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002564:	e009      	b.n	800257a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002566:	f7fe ff2f 	bl	80013c8 <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	4a1b      	ldr	r2, [pc, #108]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d901      	bls.n	800257a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e02c      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800257a:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <HAL_RCC_ClockConfig+0x1f0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2207      	movs	r2, #7
 8002580:	4013      	ands	r3, r2
 8002582:	683a      	ldr	r2, [r7, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d1ee      	bne.n	8002566 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2204      	movs	r2, #4
 800258e:	4013      	ands	r3, r2
 8002590:	d009      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002592:	4b14      	ldr	r3, [pc, #80]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	4a15      	ldr	r2, [pc, #84]	@ (80025ec <HAL_RCC_ClockConfig+0x200>)
 8002598:	4013      	ands	r3, r2
 800259a:	0019      	movs	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80025a2:	430a      	orrs	r2, r1
 80025a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025a6:	f000 f829 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 80025aa:	0001      	movs	r1, r0
 80025ac:	4b0d      	ldr	r3, [pc, #52]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f8>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	220f      	movs	r2, #15
 80025b4:	401a      	ands	r2, r3
 80025b6:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <HAL_RCC_ClockConfig+0x204>)
 80025b8:	0092      	lsls	r2, r2, #2
 80025ba:	58d3      	ldr	r3, [r2, r3]
 80025bc:	221f      	movs	r2, #31
 80025be:	4013      	ands	r3, r2
 80025c0:	000a      	movs	r2, r1
 80025c2:	40da      	lsrs	r2, r3
 80025c4:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_RCC_ClockConfig+0x208>)
 80025c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025c8:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <HAL_RCC_ClockConfig+0x20c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	0018      	movs	r0, r3
 80025ce:	f7fe fdb1 	bl	8001134 <HAL_InitTick>
 80025d2:	0003      	movs	r3, r0
}
 80025d4:	0018      	movs	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	b004      	add	sp, #16
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40022000 	.word	0x40022000
 80025e0:	00001388 	.word	0x00001388
 80025e4:	40021000 	.word	0x40021000
 80025e8:	fffff0ff 	.word	0xfffff0ff
 80025ec:	ffff8fff 	.word	0xffff8fff
 80025f0:	08007170 	.word	0x08007170
 80025f4:	200001a8 	.word	0x200001a8
 80025f8:	200001ac 	.word	0x200001ac

080025fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002602:	4b3c      	ldr	r3, [pc, #240]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2238      	movs	r2, #56	@ 0x38
 8002608:	4013      	ands	r3, r2
 800260a:	d10f      	bne.n	800262c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800260c:	4b39      	ldr	r3, [pc, #228]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	0adb      	lsrs	r3, r3, #11
 8002612:	2207      	movs	r2, #7
 8002614:	4013      	ands	r3, r2
 8002616:	2201      	movs	r2, #1
 8002618:	409a      	lsls	r2, r3
 800261a:	0013      	movs	r3, r2
 800261c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800261e:	6839      	ldr	r1, [r7, #0]
 8002620:	4835      	ldr	r0, [pc, #212]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002622:	f7fd fd83 	bl	800012c <__udivsi3>
 8002626:	0003      	movs	r3, r0
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	e05d      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800262c:	4b31      	ldr	r3, [pc, #196]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2238      	movs	r2, #56	@ 0x38
 8002632:	4013      	ands	r3, r2
 8002634:	2b08      	cmp	r3, #8
 8002636:	d102      	bne.n	800263e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002638:	4b30      	ldr	r3, [pc, #192]	@ (80026fc <HAL_RCC_GetSysClockFreq+0x100>)
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	e054      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800263e:	4b2d      	ldr	r3, [pc, #180]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2238      	movs	r2, #56	@ 0x38
 8002644:	4013      	ands	r3, r2
 8002646:	2b10      	cmp	r3, #16
 8002648:	d138      	bne.n	80026bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800264a:	4b2a      	ldr	r3, [pc, #168]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	2203      	movs	r2, #3
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002654:	4b27      	ldr	r3, [pc, #156]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	091b      	lsrs	r3, r3, #4
 800265a:	2207      	movs	r2, #7
 800265c:	4013      	ands	r3, r2
 800265e:	3301      	adds	r3, #1
 8002660:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2b03      	cmp	r3, #3
 8002666:	d10d      	bne.n	8002684 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	4824      	ldr	r0, [pc, #144]	@ (80026fc <HAL_RCC_GetSysClockFreq+0x100>)
 800266c:	f7fd fd5e 	bl	800012c <__udivsi3>
 8002670:	0003      	movs	r3, r0
 8002672:	0019      	movs	r1, r3
 8002674:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	227f      	movs	r2, #127	@ 0x7f
 800267c:	4013      	ands	r3, r2
 800267e:	434b      	muls	r3, r1
 8002680:	617b      	str	r3, [r7, #20]
        break;
 8002682:	e00d      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	481c      	ldr	r0, [pc, #112]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002688:	f7fd fd50 	bl	800012c <__udivsi3>
 800268c:	0003      	movs	r3, r0
 800268e:	0019      	movs	r1, r3
 8002690:	4b18      	ldr	r3, [pc, #96]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	0a1b      	lsrs	r3, r3, #8
 8002696:	227f      	movs	r2, #127	@ 0x7f
 8002698:	4013      	ands	r3, r2
 800269a:	434b      	muls	r3, r1
 800269c:	617b      	str	r3, [r7, #20]
        break;
 800269e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80026a0:	4b14      	ldr	r3, [pc, #80]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	0f5b      	lsrs	r3, r3, #29
 80026a6:	2207      	movs	r2, #7
 80026a8:	4013      	ands	r3, r2
 80026aa:	3301      	adds	r3, #1
 80026ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	6978      	ldr	r0, [r7, #20]
 80026b2:	f7fd fd3b 	bl	800012c <__udivsi3>
 80026b6:	0003      	movs	r3, r0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	e015      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80026bc:	4b0d      	ldr	r3, [pc, #52]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	2238      	movs	r2, #56	@ 0x38
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b20      	cmp	r3, #32
 80026c6:	d103      	bne.n	80026d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	613b      	str	r3, [r7, #16]
 80026ce:	e00b      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80026d0:	4b08      	ldr	r3, [pc, #32]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2238      	movs	r2, #56	@ 0x38
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b18      	cmp	r3, #24
 80026da:	d103      	bne.n	80026e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80026dc:	23fa      	movs	r3, #250	@ 0xfa
 80026de:	01db      	lsls	r3, r3, #7
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	e001      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80026e8:	693b      	ldr	r3, [r7, #16]
}
 80026ea:	0018      	movs	r0, r3
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b006      	add	sp, #24
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	40021000 	.word	0x40021000
 80026f8:	00f42400 	.word	0x00f42400
 80026fc:	007a1200 	.word	0x007a1200

08002700 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002704:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <HAL_RCC_GetHCLKFreq+0x10>)
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	46c0      	nop			@ (mov r8, r8)
 8002710:	200001a8 	.word	0x200001a8

08002714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002714:	b5b0      	push	{r4, r5, r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002718:	f7ff fff2 	bl	8002700 <HAL_RCC_GetHCLKFreq>
 800271c:	0004      	movs	r4, r0
 800271e:	f7ff fb3f 	bl	8001da0 <LL_RCC_GetAPB1Prescaler>
 8002722:	0003      	movs	r3, r0
 8002724:	0b1a      	lsrs	r2, r3, #12
 8002726:	4b05      	ldr	r3, [pc, #20]	@ (800273c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002728:	0092      	lsls	r2, r2, #2
 800272a:	58d3      	ldr	r3, [r2, r3]
 800272c:	221f      	movs	r2, #31
 800272e:	4013      	ands	r3, r2
 8002730:	40dc      	lsrs	r4, r3
 8002732:	0023      	movs	r3, r4
}
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	bdb0      	pop	{r4, r5, r7, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	080071b0 	.word	0x080071b0

08002740 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2207      	movs	r2, #7
 800274e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002750:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <HAL_RCC_GetClockConfig+0x4c>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2207      	movs	r2, #7
 8002756:	401a      	ands	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800275c:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <HAL_RCC_GetClockConfig+0x4c>)
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	23f0      	movs	r3, #240	@ 0xf0
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	401a      	ands	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800276a:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_RCC_GetClockConfig+0x4c>)
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	23e0      	movs	r3, #224	@ 0xe0
 8002770:	01db      	lsls	r3, r3, #7
 8002772:	401a      	ands	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <HAL_RCC_GetClockConfig+0x50>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2207      	movs	r2, #7
 800277e:	401a      	ands	r2, r3
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	601a      	str	r2, [r3, #0]
}
 8002784:	46c0      	nop			@ (mov r8, r8)
 8002786:	46bd      	mov	sp, r7
 8002788:	b002      	add	sp, #8
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40021000 	.word	0x40021000
 8002790:	40022000 	.word	0x40022000

08002794 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800279c:	2313      	movs	r3, #19
 800279e:	18fb      	adds	r3, r7, r3
 80027a0:	2200      	movs	r2, #0
 80027a2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027a4:	2312      	movs	r3, #18
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	2380      	movs	r3, #128	@ 0x80
 80027b2:	029b      	lsls	r3, r3, #10
 80027b4:	4013      	ands	r3, r2
 80027b6:	d100      	bne.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x26>
 80027b8:	e0a3      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ba:	2011      	movs	r0, #17
 80027bc:	183b      	adds	r3, r7, r0
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027c2:	4bc3      	ldr	r3, [pc, #780]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c6:	2380      	movs	r3, #128	@ 0x80
 80027c8:	055b      	lsls	r3, r3, #21
 80027ca:	4013      	ands	r3, r2
 80027cc:	d110      	bne.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ce:	4bc0      	ldr	r3, [pc, #768]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027d2:	4bbf      	ldr	r3, [pc, #764]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027d4:	2180      	movs	r1, #128	@ 0x80
 80027d6:	0549      	lsls	r1, r1, #21
 80027d8:	430a      	orrs	r2, r1
 80027da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027dc:	4bbc      	ldr	r3, [pc, #752]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027e0:	2380      	movs	r3, #128	@ 0x80
 80027e2:	055b      	lsls	r3, r3, #21
 80027e4:	4013      	ands	r3, r2
 80027e6:	60bb      	str	r3, [r7, #8]
 80027e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ea:	183b      	adds	r3, r7, r0
 80027ec:	2201      	movs	r2, #1
 80027ee:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027f0:	4bb8      	ldr	r3, [pc, #736]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4bb7      	ldr	r3, [pc, #732]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80027f6:	2180      	movs	r1, #128	@ 0x80
 80027f8:	0049      	lsls	r1, r1, #1
 80027fa:	430a      	orrs	r2, r1
 80027fc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027fe:	f7fe fde3 	bl	80013c8 <HAL_GetTick>
 8002802:	0003      	movs	r3, r0
 8002804:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002806:	e00b      	b.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002808:	f7fe fdde 	bl	80013c8 <HAL_GetTick>
 800280c:	0002      	movs	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d904      	bls.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002816:	2313      	movs	r3, #19
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	2203      	movs	r2, #3
 800281c:	701a      	strb	r2, [r3, #0]
        break;
 800281e:	e005      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002820:	4bac      	ldr	r3, [pc, #688]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4013      	ands	r3, r2
 800282a:	d0ed      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800282c:	2313      	movs	r3, #19
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d154      	bne.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002836:	4ba6      	ldr	r3, [pc, #664]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002838:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800283a:	23c0      	movs	r3, #192	@ 0xc0
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4013      	ands	r3, r2
 8002840:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d019      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	429a      	cmp	r2, r3
 8002850:	d014      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002852:	4b9f      	ldr	r3, [pc, #636]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002856:	4aa0      	ldr	r2, [pc, #640]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002858:	4013      	ands	r3, r2
 800285a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800285c:	4b9c      	ldr	r3, [pc, #624]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800285e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002860:	4b9b      	ldr	r3, [pc, #620]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002862:	2180      	movs	r1, #128	@ 0x80
 8002864:	0249      	lsls	r1, r1, #9
 8002866:	430a      	orrs	r2, r1
 8002868:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800286a:	4b99      	ldr	r3, [pc, #612]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800286c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800286e:	4b98      	ldr	r3, [pc, #608]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002870:	499a      	ldr	r1, [pc, #616]	@ (8002adc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002872:	400a      	ands	r2, r1
 8002874:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002876:	4b96      	ldr	r3, [pc, #600]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2201      	movs	r2, #1
 8002880:	4013      	ands	r3, r2
 8002882:	d016      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7fe fda0 	bl	80013c8 <HAL_GetTick>
 8002888:	0003      	movs	r3, r0
 800288a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800288c:	e00c      	b.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288e:	f7fe fd9b 	bl	80013c8 <HAL_GetTick>
 8002892:	0002      	movs	r2, r0
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	4a91      	ldr	r2, [pc, #580]	@ (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d904      	bls.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800289e:	2313      	movs	r3, #19
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	2203      	movs	r2, #3
 80028a4:	701a      	strb	r2, [r3, #0]
            break;
 80028a6:	e004      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028a8:	4b89      	ldr	r3, [pc, #548]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ac:	2202      	movs	r2, #2
 80028ae:	4013      	ands	r3, r2
 80028b0:	d0ed      	beq.n	800288e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80028b2:	2313      	movs	r3, #19
 80028b4:	18fb      	adds	r3, r7, r3
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10a      	bne.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028bc:	4b84      	ldr	r3, [pc, #528]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c0:	4a85      	ldr	r2, [pc, #532]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	0019      	movs	r1, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028ca:	4b81      	ldr	r3, [pc, #516]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028cc:	430a      	orrs	r2, r1
 80028ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028d0:	e00c      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028d2:	2312      	movs	r3, #18
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	2213      	movs	r2, #19
 80028d8:	18ba      	adds	r2, r7, r2
 80028da:	7812      	ldrb	r2, [r2, #0]
 80028dc:	701a      	strb	r2, [r3, #0]
 80028de:	e005      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028e0:	2312      	movs	r3, #18
 80028e2:	18fb      	adds	r3, r7, r3
 80028e4:	2213      	movs	r2, #19
 80028e6:	18ba      	adds	r2, r7, r2
 80028e8:	7812      	ldrb	r2, [r2, #0]
 80028ea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028ec:	2311      	movs	r3, #17
 80028ee:	18fb      	adds	r3, r7, r3
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f6:	4b76      	ldr	r3, [pc, #472]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028fa:	4b75      	ldr	r3, [pc, #468]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028fc:	4979      	ldr	r1, [pc, #484]	@ (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80028fe:	400a      	ands	r2, r1
 8002900:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2201      	movs	r2, #1
 8002908:	4013      	ands	r3, r2
 800290a:	d009      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800290c:	4b70      	ldr	r3, [pc, #448]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800290e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002910:	2203      	movs	r2, #3
 8002912:	4393      	bics	r3, r2
 8002914:	0019      	movs	r1, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800291c:	430a      	orrs	r2, r1
 800291e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2202      	movs	r2, #2
 8002926:	4013      	ands	r3, r2
 8002928:	d009      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800292a:	4b69      	ldr	r3, [pc, #420]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800292c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800292e:	220c      	movs	r2, #12
 8002930:	4393      	bics	r3, r2
 8002932:	0019      	movs	r1, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	4b65      	ldr	r3, [pc, #404]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800293a:	430a      	orrs	r2, r1
 800293c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2210      	movs	r2, #16
 8002944:	4013      	ands	r3, r2
 8002946:	d009      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002948:	4b61      	ldr	r3, [pc, #388]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800294a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294c:	4a66      	ldr	r2, [pc, #408]	@ (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800294e:	4013      	ands	r3, r2
 8002950:	0019      	movs	r1, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	4b5e      	ldr	r3, [pc, #376]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002958:	430a      	orrs	r2, r1
 800295a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	2380      	movs	r3, #128	@ 0x80
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4013      	ands	r3, r2
 8002966:	d009      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002968:	4b59      	ldr	r3, [pc, #356]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800296a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800296c:	4a5f      	ldr	r2, [pc, #380]	@ (8002aec <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800296e:	4013      	ands	r3, r2
 8002970:	0019      	movs	r1, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	699a      	ldr	r2, [r3, #24]
 8002976:	4b56      	ldr	r3, [pc, #344]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002978:	430a      	orrs	r2, r1
 800297a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2380      	movs	r3, #128	@ 0x80
 8002982:	00db      	lsls	r3, r3, #3
 8002984:	4013      	ands	r3, r2
 8002986:	d009      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002988:	4b51      	ldr	r3, [pc, #324]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800298a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298c:	4a58      	ldr	r2, [pc, #352]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800298e:	4013      	ands	r3, r2
 8002990:	0019      	movs	r1, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69da      	ldr	r2, [r3, #28]
 8002996:	4b4e      	ldr	r3, [pc, #312]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002998:	430a      	orrs	r2, r1
 800299a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2220      	movs	r2, #32
 80029a2:	4013      	ands	r3, r2
 80029a4:	d009      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029a6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029aa:	4a52      	ldr	r2, [pc, #328]	@ (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	0019      	movs	r1, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691a      	ldr	r2, [r3, #16]
 80029b4:	4b46      	ldr	r3, [pc, #280]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029b6:	430a      	orrs	r2, r1
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	2380      	movs	r3, #128	@ 0x80
 80029c0:	01db      	lsls	r3, r3, #7
 80029c2:	4013      	ands	r3, r2
 80029c4:	d015      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029c6:	4b42      	ldr	r3, [pc, #264]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	0899      	lsrs	r1, r3, #2
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1a      	ldr	r2, [r3, #32]
 80029d2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029d4:	430a      	orrs	r2, r1
 80029d6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1a      	ldr	r2, [r3, #32]
 80029dc:	2380      	movs	r3, #128	@ 0x80
 80029de:	05db      	lsls	r3, r3, #23
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d106      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80029e4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	4b39      	ldr	r3, [pc, #228]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029ea:	2180      	movs	r1, #128	@ 0x80
 80029ec:	0249      	lsls	r1, r1, #9
 80029ee:	430a      	orrs	r2, r1
 80029f0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	@ 0x80
 80029f8:	031b      	lsls	r3, r3, #12
 80029fa:	4013      	ands	r3, r2
 80029fc:	d009      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80029fe:	4b34      	ldr	r3, [pc, #208]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a02:	2240      	movs	r2, #64	@ 0x40
 8002a04:	4393      	bics	r3, r2
 8002a06:	0019      	movs	r1, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a0c:	4b30      	ldr	r3, [pc, #192]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	039b      	lsls	r3, r3, #14
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d016      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a22:	4a35      	ldr	r2, [pc, #212]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	0019      	movs	r1, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a2c:	4b28      	ldr	r3, [pc, #160]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a36:	2380      	movs	r3, #128	@ 0x80
 8002a38:	03db      	lsls	r3, r3, #15
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d106      	bne.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002a3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	4b23      	ldr	r3, [pc, #140]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a44:	2180      	movs	r1, #128	@ 0x80
 8002a46:	0449      	lsls	r1, r1, #17
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	03db      	lsls	r3, r3, #15
 8002a54:	4013      	ands	r3, r2
 8002a56:	d016      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002a58:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5c:	4a27      	ldr	r2, [pc, #156]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a66:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a70:	2380      	movs	r3, #128	@ 0x80
 8002a72:	045b      	lsls	r3, r3, #17
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d106      	bne.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002a78:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a7e:	2180      	movs	r1, #128	@ 0x80
 8002a80:	0449      	lsls	r1, r1, #17
 8002a82:	430a      	orrs	r2, r1
 8002a84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	2380      	movs	r3, #128	@ 0x80
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d016      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002a92:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a96:	4a1a      	ldr	r2, [pc, #104]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	695a      	ldr	r2, [r3, #20]
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695a      	ldr	r2, [r3, #20]
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	01db      	lsls	r3, r3, #7
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d106      	bne.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ab2:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ab8:	2180      	movs	r1, #128	@ 0x80
 8002aba:	0249      	lsls	r1, r1, #9
 8002abc:	430a      	orrs	r2, r1
 8002abe:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002ac0:	2312      	movs	r3, #18
 8002ac2:	18fb      	adds	r3, r7, r3
 8002ac4:	781b      	ldrb	r3, [r3, #0]
}
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b006      	add	sp, #24
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40007000 	.word	0x40007000
 8002ad8:	fffffcff 	.word	0xfffffcff
 8002adc:	fffeffff 	.word	0xfffeffff
 8002ae0:	00001388 	.word	0x00001388
 8002ae4:	efffffff 	.word	0xefffffff
 8002ae8:	fffff3ff 	.word	0xfffff3ff
 8002aec:	fff3ffff 	.word	0xfff3ffff
 8002af0:	ffcfffff 	.word	0xffcfffff
 8002af4:	ffffcfff 	.word	0xffffcfff
 8002af8:	ffbfffff 	.word	0xffbfffff
 8002afc:	feffffff 	.word	0xfeffffff
 8002b00:	ffff3fff 	.word	0xffff3fff

08002b04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e04a      	b.n	8002bac <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	223d      	movs	r2, #61	@ 0x3d
 8002b1a:	5c9b      	ldrb	r3, [r3, r2]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d107      	bne.n	8002b32 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	223c      	movs	r2, #60	@ 0x3c
 8002b26:	2100      	movs	r1, #0
 8002b28:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f7fe fa4d 	bl	8000fcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	223d      	movs	r2, #61	@ 0x3d
 8002b36:	2102      	movs	r1, #2
 8002b38:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3304      	adds	r3, #4
 8002b42:	0019      	movs	r1, r3
 8002b44:	0010      	movs	r0, r2
 8002b46:	f000 fa8f 	bl	8003068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2248      	movs	r2, #72	@ 0x48
 8002b4e:	2101      	movs	r1, #1
 8002b50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	223e      	movs	r2, #62	@ 0x3e
 8002b56:	2101      	movs	r1, #1
 8002b58:	5499      	strb	r1, [r3, r2]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	223f      	movs	r2, #63	@ 0x3f
 8002b5e:	2101      	movs	r1, #1
 8002b60:	5499      	strb	r1, [r3, r2]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2240      	movs	r2, #64	@ 0x40
 8002b66:	2101      	movs	r1, #1
 8002b68:	5499      	strb	r1, [r3, r2]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2241      	movs	r2, #65	@ 0x41
 8002b6e:	2101      	movs	r1, #1
 8002b70:	5499      	strb	r1, [r3, r2]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2242      	movs	r2, #66	@ 0x42
 8002b76:	2101      	movs	r1, #1
 8002b78:	5499      	strb	r1, [r3, r2]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2243      	movs	r2, #67	@ 0x43
 8002b7e:	2101      	movs	r1, #1
 8002b80:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2244      	movs	r2, #68	@ 0x44
 8002b86:	2101      	movs	r1, #1
 8002b88:	5499      	strb	r1, [r3, r2]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2245      	movs	r2, #69	@ 0x45
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2246      	movs	r2, #70	@ 0x46
 8002b96:	2101      	movs	r1, #1
 8002b98:	5499      	strb	r1, [r3, r2]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2247      	movs	r2, #71	@ 0x47
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	223d      	movs	r2, #61	@ 0x3d
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	0018      	movs	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	b002      	add	sp, #8
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	223d      	movs	r2, #61	@ 0x3d
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d001      	beq.n	8002bcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e042      	b.n	8002c52 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	223d      	movs	r2, #61	@ 0x3d
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2101      	movs	r1, #1
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c5c <HAL_TIM_Base_Start_IT+0xa8>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00f      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x5a>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	05db      	lsls	r3, r3, #23
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d009      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x5a>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a18      	ldr	r2, [pc, #96]	@ (8002c60 <HAL_TIM_Base_Start_IT+0xac>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d004      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x5a>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a16      	ldr	r2, [pc, #88]	@ (8002c64 <HAL_TIM_Base_Start_IT+0xb0>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d116      	bne.n	8002c3c <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4a14      	ldr	r2, [pc, #80]	@ (8002c68 <HAL_TIM_Base_Start_IT+0xb4>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2b06      	cmp	r3, #6
 8002c1e:	d016      	beq.n	8002c4e <HAL_TIM_Base_Start_IT+0x9a>
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	2380      	movs	r3, #128	@ 0x80
 8002c24:	025b      	lsls	r3, r3, #9
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d011      	beq.n	8002c4e <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	430a      	orrs	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3a:	e008      	b.n	8002c4e <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2101      	movs	r1, #1
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	e000      	b.n	8002c50 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c4e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	0018      	movs	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b004      	add	sp, #16
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	40012c00 	.word	0x40012c00
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40014000 	.word	0x40014000
 8002c68:	00010007 	.word	0x00010007

08002c6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2202      	movs	r2, #2
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d021      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	4013      	ands	r3, r2
 8002c92:	d01d      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2203      	movs	r2, #3
 8002c9a:	4252      	negs	r2, r2
 8002c9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	2203      	movs	r2, #3
 8002cac:	4013      	ands	r3, r2
 8002cae:	d004      	beq.n	8002cba <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f000 f9c0 	bl	8003038 <HAL_TIM_IC_CaptureCallback>
 8002cb8:	e007      	b.n	8002cca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 f9b3 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f000 f9bf 	bl	8003048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d022      	beq.n	8002d1e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2204      	movs	r2, #4
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d01e      	beq.n	8002d1e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2205      	movs	r2, #5
 8002ce6:	4252      	negs	r2, r2
 8002ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2202      	movs	r2, #2
 8002cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699a      	ldr	r2, [r3, #24]
 8002cf6:	23c0      	movs	r3, #192	@ 0xc0
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d004      	beq.n	8002d08 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	0018      	movs	r0, r3
 8002d02:	f000 f999 	bl	8003038 <HAL_TIM_IC_CaptureCallback>
 8002d06:	e007      	b.n	8002d18 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f000 f98c 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	0018      	movs	r0, r3
 8002d14:	f000 f998 	bl	8003048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2208      	movs	r2, #8
 8002d22:	4013      	ands	r3, r2
 8002d24:	d021      	beq.n	8002d6a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2208      	movs	r2, #8
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d01d      	beq.n	8002d6a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2209      	movs	r2, #9
 8002d34:	4252      	negs	r2, r2
 8002d36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2204      	movs	r2, #4
 8002d3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	2203      	movs	r2, #3
 8002d46:	4013      	ands	r3, r2
 8002d48:	d004      	beq.n	8002d54 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 f973 	bl	8003038 <HAL_TIM_IC_CaptureCallback>
 8002d52:	e007      	b.n	8002d64 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	0018      	movs	r0, r3
 8002d58:	f000 f966 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 f972 	bl	8003048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	4013      	ands	r3, r2
 8002d70:	d022      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2210      	movs	r2, #16
 8002d76:	4013      	ands	r3, r2
 8002d78:	d01e      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2211      	movs	r2, #17
 8002d80:	4252      	negs	r2, r2
 8002d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2208      	movs	r2, #8
 8002d88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	69da      	ldr	r2, [r3, #28]
 8002d90:	23c0      	movs	r3, #192	@ 0xc0
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4013      	ands	r3, r2
 8002d96:	d004      	beq.n	8002da2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f94c 	bl	8003038 <HAL_TIM_IC_CaptureCallback>
 8002da0:	e007      	b.n	8002db2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	0018      	movs	r0, r3
 8002da6:	f000 f93f 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	0018      	movs	r0, r3
 8002dae:	f000 f94b 	bl	8003048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d00c      	beq.n	8002dda <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d008      	beq.n	8002dda <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2202      	movs	r2, #2
 8002dce:	4252      	negs	r2, r2
 8002dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7fe f8b7 	bl	8000f48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2280      	movs	r2, #128	@ 0x80
 8002dde:	4013      	ands	r3, r2
 8002de0:	d104      	bne.n	8002dec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	2380      	movs	r3, #128	@ 0x80
 8002de6:	019b      	lsls	r3, r3, #6
 8002de8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002dea:	d00b      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2280      	movs	r2, #128	@ 0x80
 8002df0:	4013      	ands	r3, r2
 8002df2:	d007      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a1e      	ldr	r2, [pc, #120]	@ (8002e74 <HAL_TIM_IRQHandler+0x208>)
 8002dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	0018      	movs	r0, r3
 8002e00:	f000 fad2 	bl	80033a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	2380      	movs	r3, #128	@ 0x80
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d00b      	beq.n	8002e26 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2280      	movs	r2, #128	@ 0x80
 8002e12:	4013      	ands	r3, r2
 8002e14:	d007      	beq.n	8002e26 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a17      	ldr	r2, [pc, #92]	@ (8002e78 <HAL_TIM_IRQHandler+0x20c>)
 8002e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f000 fac9 	bl	80033b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	2240      	movs	r2, #64	@ 0x40
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d00c      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2240      	movs	r2, #64	@ 0x40
 8002e32:	4013      	ands	r3, r2
 8002e34:	d008      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2241      	movs	r2, #65	@ 0x41
 8002e3c:	4252      	negs	r2, r2
 8002e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 f908 	bl	8003058 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d00c      	beq.n	8002e6a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	4013      	ands	r3, r2
 8002e56:	d008      	beq.n	8002e6a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2221      	movs	r2, #33	@ 0x21
 8002e5e:	4252      	negs	r2, r2
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 fa97 	bl	8003398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b004      	add	sp, #16
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	46c0      	nop			@ (mov r8, r8)
 8002e74:	ffffdf7f 	.word	0xffffdf7f
 8002e78:	fffffeff 	.word	0xfffffeff

08002e7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e86:	230f      	movs	r3, #15
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	223c      	movs	r2, #60	@ 0x3c
 8002e92:	5c9b      	ldrb	r3, [r3, r2]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <HAL_TIM_ConfigClockSource+0x20>
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e0bc      	b.n	8003016 <HAL_TIM_ConfigClockSource+0x19a>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	223c      	movs	r2, #60	@ 0x3c
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	223d      	movs	r2, #61	@ 0x3d
 8002ea8:	2102      	movs	r1, #2
 8002eaa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	4a5a      	ldr	r2, [pc, #360]	@ (8003020 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	4a59      	ldr	r2, [pc, #356]	@ (8003024 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68ba      	ldr	r2, [r7, #8]
 8002eca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2280      	movs	r2, #128	@ 0x80
 8002ed2:	0192      	lsls	r2, r2, #6
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d040      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0xde>
 8002ed8:	2280      	movs	r2, #128	@ 0x80
 8002eda:	0192      	lsls	r2, r2, #6
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d900      	bls.n	8002ee2 <HAL_TIM_ConfigClockSource+0x66>
 8002ee0:	e088      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002ee2:	2280      	movs	r2, #128	@ 0x80
 8002ee4:	0152      	lsls	r2, r2, #5
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d100      	bne.n	8002eec <HAL_TIM_ConfigClockSource+0x70>
 8002eea:	e088      	b.n	8002ffe <HAL_TIM_ConfigClockSource+0x182>
 8002eec:	2280      	movs	r2, #128	@ 0x80
 8002eee:	0152      	lsls	r2, r2, #5
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d900      	bls.n	8002ef6 <HAL_TIM_ConfigClockSource+0x7a>
 8002ef4:	e07e      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002ef6:	2b70      	cmp	r3, #112	@ 0x70
 8002ef8:	d018      	beq.n	8002f2c <HAL_TIM_ConfigClockSource+0xb0>
 8002efa:	d900      	bls.n	8002efe <HAL_TIM_ConfigClockSource+0x82>
 8002efc:	e07a      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002efe:	2b60      	cmp	r3, #96	@ 0x60
 8002f00:	d04f      	beq.n	8002fa2 <HAL_TIM_ConfigClockSource+0x126>
 8002f02:	d900      	bls.n	8002f06 <HAL_TIM_ConfigClockSource+0x8a>
 8002f04:	e076      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002f06:	2b50      	cmp	r3, #80	@ 0x50
 8002f08:	d03b      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x106>
 8002f0a:	d900      	bls.n	8002f0e <HAL_TIM_ConfigClockSource+0x92>
 8002f0c:	e072      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002f0e:	2b40      	cmp	r3, #64	@ 0x40
 8002f10:	d057      	beq.n	8002fc2 <HAL_TIM_ConfigClockSource+0x146>
 8002f12:	d900      	bls.n	8002f16 <HAL_TIM_ConfigClockSource+0x9a>
 8002f14:	e06e      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002f16:	2b30      	cmp	r3, #48	@ 0x30
 8002f18:	d063      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x166>
 8002f1a:	d86b      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d060      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x166>
 8002f20:	d868      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d05d      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x166>
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d05b      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x166>
 8002f2a:	e063      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f3c:	f000 f99e 	bl	800327c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2277      	movs	r2, #119	@ 0x77
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	609a      	str	r2, [r3, #8]
      break;
 8002f58:	e052      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f6a:	f000 f987 	bl	800327c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2180      	movs	r1, #128	@ 0x80
 8002f7a:	01c9      	lsls	r1, r1, #7
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	609a      	str	r2, [r3, #8]
      break;
 8002f80:	e03e      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f8e:	001a      	movs	r2, r3
 8002f90:	f000 f8f8 	bl	8003184 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2150      	movs	r1, #80	@ 0x50
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 f952 	bl	8003244 <TIM_ITRx_SetConfig>
      break;
 8002fa0:	e02e      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fae:	001a      	movs	r2, r3
 8002fb0:	f000 f916 	bl	80031e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2160      	movs	r1, #96	@ 0x60
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f000 f942 	bl	8003244 <TIM_ITRx_SetConfig>
      break;
 8002fc0:	e01e      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fce:	001a      	movs	r2, r3
 8002fd0:	f000 f8d8 	bl	8003184 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2140      	movs	r1, #64	@ 0x40
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 f932 	bl	8003244 <TIM_ITRx_SetConfig>
      break;
 8002fe0:	e00e      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	0019      	movs	r1, r3
 8002fec:	0010      	movs	r0, r2
 8002fee:	f000 f929 	bl	8003244 <TIM_ITRx_SetConfig>
      break;
 8002ff2:	e005      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ff4:	230f      	movs	r3, #15
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	701a      	strb	r2, [r3, #0]
      break;
 8002ffc:	e000      	b.n	8003000 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002ffe:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	223d      	movs	r2, #61	@ 0x3d
 8003004:	2101      	movs	r1, #1
 8003006:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	223c      	movs	r2, #60	@ 0x3c
 800300c:	2100      	movs	r1, #0
 800300e:	5499      	strb	r1, [r3, r2]

  return status;
 8003010:	230f      	movs	r3, #15
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	781b      	ldrb	r3, [r3, #0]
}
 8003016:	0018      	movs	r0, r3
 8003018:	46bd      	mov	sp, r7
 800301a:	b004      	add	sp, #16
 800301c:	bd80      	pop	{r7, pc}
 800301e:	46c0      	nop			@ (mov r8, r8)
 8003020:	ffceff88 	.word	0xffceff88
 8003024:	ffff00ff 	.word	0xffff00ff

08003028 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003030:	46c0      	nop			@ (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b002      	add	sp, #8
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003040:	46c0      	nop			@ (mov r8, r8)
 8003042:	46bd      	mov	sp, r7
 8003044:	b002      	add	sp, #8
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003050:	46c0      	nop			@ (mov r8, r8)
 8003052:	46bd      	mov	sp, r7
 8003054:	b002      	add	sp, #8
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003060:	46c0      	nop			@ (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b002      	add	sp, #8
 8003066:	bd80      	pop	{r7, pc}

08003068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a3b      	ldr	r2, [pc, #236]	@ (8003168 <TIM_Base_SetConfig+0x100>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d008      	beq.n	8003092 <TIM_Base_SetConfig+0x2a>
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	2380      	movs	r3, #128	@ 0x80
 8003084:	05db      	lsls	r3, r3, #23
 8003086:	429a      	cmp	r2, r3
 8003088:	d003      	beq.n	8003092 <TIM_Base_SetConfig+0x2a>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a37      	ldr	r2, [pc, #220]	@ (800316c <TIM_Base_SetConfig+0x104>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d108      	bne.n	80030a4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2270      	movs	r2, #112	@ 0x70
 8003096:	4393      	bics	r3, r2
 8003098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a30      	ldr	r2, [pc, #192]	@ (8003168 <TIM_Base_SetConfig+0x100>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d018      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	2380      	movs	r3, #128	@ 0x80
 80030b0:	05db      	lsls	r3, r3, #23
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d013      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a2c      	ldr	r2, [pc, #176]	@ (800316c <TIM_Base_SetConfig+0x104>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00f      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003170 <TIM_Base_SetConfig+0x108>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00b      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a2a      	ldr	r2, [pc, #168]	@ (8003174 <TIM_Base_SetConfig+0x10c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a29      	ldr	r2, [pc, #164]	@ (8003178 <TIM_Base_SetConfig+0x110>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d003      	beq.n	80030de <TIM_Base_SetConfig+0x76>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a28      	ldr	r2, [pc, #160]	@ (800317c <TIM_Base_SetConfig+0x114>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d108      	bne.n	80030f0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4a27      	ldr	r2, [pc, #156]	@ (8003180 <TIM_Base_SetConfig+0x118>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2280      	movs	r2, #128	@ 0x80
 80030f4:	4393      	bics	r3, r2
 80030f6:	001a      	movs	r2, r3
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a13      	ldr	r2, [pc, #76]	@ (8003168 <TIM_Base_SetConfig+0x100>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d00b      	beq.n	8003136 <TIM_Base_SetConfig+0xce>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a14      	ldr	r2, [pc, #80]	@ (8003174 <TIM_Base_SetConfig+0x10c>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d007      	beq.n	8003136 <TIM_Base_SetConfig+0xce>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a13      	ldr	r2, [pc, #76]	@ (8003178 <TIM_Base_SetConfig+0x110>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d003      	beq.n	8003136 <TIM_Base_SetConfig+0xce>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a12      	ldr	r2, [pc, #72]	@ (800317c <TIM_Base_SetConfig+0x114>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d103      	bne.n	800313e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	691a      	ldr	r2, [r3, #16]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	2201      	movs	r2, #1
 800314a:	4013      	ands	r3, r2
 800314c:	2b01      	cmp	r3, #1
 800314e:	d106      	bne.n	800315e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	2201      	movs	r2, #1
 8003156:	4393      	bics	r3, r2
 8003158:	001a      	movs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	611a      	str	r2, [r3, #16]
  }
}
 800315e:	46c0      	nop			@ (mov r8, r8)
 8003160:	46bd      	mov	sp, r7
 8003162:	b004      	add	sp, #16
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	40012c00 	.word	0x40012c00
 800316c:	40000400 	.word	0x40000400
 8003170:	40002000 	.word	0x40002000
 8003174:	40014000 	.word	0x40014000
 8003178:	40014400 	.word	0x40014400
 800317c:	40014800 	.word	0x40014800
 8003180:	fffffcff 	.word	0xfffffcff

08003184 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	2201      	movs	r2, #1
 800319c:	4393      	bics	r3, r2
 800319e:	001a      	movs	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	22f0      	movs	r2, #240	@ 0xf0
 80031ae:	4393      	bics	r3, r2
 80031b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	220a      	movs	r2, #10
 80031c0:	4393      	bics	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	621a      	str	r2, [r3, #32]
}
 80031d8:	46c0      	nop			@ (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b006      	add	sp, #24
 80031de:	bd80      	pop	{r7, pc}

080031e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	2210      	movs	r2, #16
 80031f8:	4393      	bics	r3, r2
 80031fa:	001a      	movs	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4a0d      	ldr	r2, [pc, #52]	@ (8003240 <TIM_TI2_ConfigInputStage+0x60>)
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	031b      	lsls	r3, r3, #12
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4313      	orrs	r3, r2
 8003216:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	22a0      	movs	r2, #160	@ 0xa0
 800321c:	4393      	bics	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	011b      	lsls	r3, r3, #4
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	4313      	orrs	r3, r2
 8003228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	621a      	str	r2, [r3, #32]
}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	46bd      	mov	sp, r7
 800323a:	b006      	add	sp, #24
 800323c:	bd80      	pop	{r7, pc}
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	ffff0fff 	.word	0xffff0fff

08003244 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4a08      	ldr	r2, [pc, #32]	@ (8003278 <TIM_ITRx_SetConfig+0x34>)
 8003258:	4013      	ands	r3, r2
 800325a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4313      	orrs	r3, r2
 8003262:	2207      	movs	r2, #7
 8003264:	4313      	orrs	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	609a      	str	r2, [r3, #8]
}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	46bd      	mov	sp, r7
 8003272:	b004      	add	sp, #16
 8003274:	bd80      	pop	{r7, pc}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	ffcfff8f 	.word	0xffcfff8f

0800327c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
 8003288:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	4a09      	ldr	r2, [pc, #36]	@ (80032b8 <TIM_ETR_SetConfig+0x3c>)
 8003294:	4013      	ands	r3, r2
 8003296:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	021a      	lsls	r2, r3, #8
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	431a      	orrs	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	609a      	str	r2, [r3, #8]
}
 80032b0:	46c0      	nop			@ (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b006      	add	sp, #24
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	ffff00ff 	.word	0xffff00ff

080032bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	223c      	movs	r2, #60	@ 0x3c
 80032ca:	5c9b      	ldrb	r3, [r3, r2]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e055      	b.n	8003380 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	223c      	movs	r2, #60	@ 0x3c
 80032d8:	2101      	movs	r1, #1
 80032da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	223d      	movs	r2, #61	@ 0x3d
 80032e0:	2102      	movs	r1, #2
 80032e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a23      	ldr	r2, [pc, #140]	@ (8003388 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d108      	bne.n	8003310 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4a22      	ldr	r2, [pc, #136]	@ (800338c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003302:	4013      	ands	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2270      	movs	r2, #112	@ 0x70
 8003314:	4393      	bics	r3, r2
 8003316:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	4313      	orrs	r3, r2
 8003320:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a16      	ldr	r2, [pc, #88]	@ (8003388 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00f      	beq.n	8003354 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	05db      	lsls	r3, r3, #23
 800333c:	429a      	cmp	r2, r3
 800333e:	d009      	beq.n	8003354 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a12      	ldr	r2, [pc, #72]	@ (8003390 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d004      	beq.n	8003354 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a11      	ldr	r2, [pc, #68]	@ (8003394 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d10c      	bne.n	800336e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2280      	movs	r2, #128	@ 0x80
 8003358:	4393      	bics	r3, r2
 800335a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	4313      	orrs	r3, r2
 8003364:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	223d      	movs	r2, #61	@ 0x3d
 8003372:	2101      	movs	r1, #1
 8003374:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	223c      	movs	r2, #60	@ 0x3c
 800337a:	2100      	movs	r1, #0
 800337c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	0018      	movs	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	b004      	add	sp, #16
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40012c00 	.word	0x40012c00
 800338c:	ff0fffff 	.word	0xff0fffff
 8003390:	40000400 	.word	0x40000400
 8003394:	40014000 	.word	0x40014000

08003398 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033b0:	46c0      	nop			@ (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b002      	add	sp, #8
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80033c0:	46c0      	nop			@ (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b002      	add	sp, #8
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e046      	b.n	8003468 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2288      	movs	r2, #136	@ 0x88
 80033de:	589b      	ldr	r3, [r3, r2]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d107      	bne.n	80033f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2284      	movs	r2, #132	@ 0x84
 80033e8:	2100      	movs	r1, #0
 80033ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7fd fe38 	bl	8001064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2288      	movs	r2, #136	@ 0x88
 80033f8:	2124      	movs	r1, #36	@ 0x24
 80033fa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2101      	movs	r1, #1
 8003408:	438a      	bics	r2, r1
 800340a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	0018      	movs	r0, r3
 8003418:	f000 ff2e 	bl	8004278 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	0018      	movs	r0, r3
 8003420:	f000 fc6c 	bl	8003cfc <UART_SetConfig>
 8003424:	0003      	movs	r3, r0
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e01c      	b.n	8003468 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	490d      	ldr	r1, [pc, #52]	@ (8003470 <HAL_UART_Init+0xa8>)
 800343a:	400a      	ands	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	212a      	movs	r1, #42	@ 0x2a
 800344a:	438a      	bics	r2, r1
 800344c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2101      	movs	r1, #1
 800345a:	430a      	orrs	r2, r1
 800345c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	0018      	movs	r0, r3
 8003462:	f000 ffbd 	bl	80043e0 <UART_CheckIdleState>
 8003466:	0003      	movs	r3, r0
}
 8003468:	0018      	movs	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	b002      	add	sp, #8
 800346e:	bd80      	pop	{r7, pc}
 8003470:	ffffb7ff 	.word	0xffffb7ff

08003474 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08a      	sub	sp, #40	@ 0x28
 8003478:	af02      	add	r7, sp, #8
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	1dbb      	adds	r3, r7, #6
 8003482:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2288      	movs	r2, #136	@ 0x88
 8003488:	589b      	ldr	r3, [r3, r2]
 800348a:	2b20      	cmp	r3, #32
 800348c:	d000      	beq.n	8003490 <HAL_UART_Transmit+0x1c>
 800348e:	e090      	b.n	80035b2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_UART_Transmit+0x2a>
 8003496:	1dbb      	adds	r3, r7, #6
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e088      	b.n	80035b4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	2380      	movs	r3, #128	@ 0x80
 80034a8:	015b      	lsls	r3, r3, #5
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d109      	bne.n	80034c2 <HAL_UART_Transmit+0x4e>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d105      	bne.n	80034c2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2201      	movs	r2, #1
 80034ba:	4013      	ands	r3, r2
 80034bc:	d001      	beq.n	80034c2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e078      	b.n	80035b4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2290      	movs	r2, #144	@ 0x90
 80034c6:	2100      	movs	r1, #0
 80034c8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2288      	movs	r2, #136	@ 0x88
 80034ce:	2121      	movs	r1, #33	@ 0x21
 80034d0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034d2:	f7fd ff79 	bl	80013c8 <HAL_GetTick>
 80034d6:	0003      	movs	r3, r0
 80034d8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	1dba      	adds	r2, r7, #6
 80034de:	2154      	movs	r1, #84	@ 0x54
 80034e0:	8812      	ldrh	r2, [r2, #0]
 80034e2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	1dba      	adds	r2, r7, #6
 80034e8:	2156      	movs	r1, #86	@ 0x56
 80034ea:	8812      	ldrh	r2, [r2, #0]
 80034ec:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	2380      	movs	r3, #128	@ 0x80
 80034f4:	015b      	lsls	r3, r3, #5
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d108      	bne.n	800350c <HAL_UART_Transmit+0x98>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d104      	bne.n	800350c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	61bb      	str	r3, [r7, #24]
 800350a:	e003      	b.n	8003514 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003510:	2300      	movs	r3, #0
 8003512:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003514:	e030      	b.n	8003578 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	0013      	movs	r3, r2
 8003520:	2200      	movs	r2, #0
 8003522:	2180      	movs	r1, #128	@ 0x80
 8003524:	f001 f806 	bl	8004534 <UART_WaitOnFlagUntilTimeout>
 8003528:	1e03      	subs	r3, r0, #0
 800352a:	d005      	beq.n	8003538 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2288      	movs	r2, #136	@ 0x88
 8003530:	2120      	movs	r1, #32
 8003532:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e03d      	b.n	80035b4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10b      	bne.n	8003556 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	001a      	movs	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	05d2      	lsls	r2, r2, #23
 800354a:	0dd2      	lsrs	r2, r2, #23
 800354c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	3302      	adds	r3, #2
 8003552:	61bb      	str	r3, [r7, #24]
 8003554:	e007      	b.n	8003566 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	781a      	ldrb	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	3301      	adds	r3, #1
 8003564:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2256      	movs	r2, #86	@ 0x56
 800356a:	5a9b      	ldrh	r3, [r3, r2]
 800356c:	b29b      	uxth	r3, r3
 800356e:	3b01      	subs	r3, #1
 8003570:	b299      	uxth	r1, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2256      	movs	r2, #86	@ 0x56
 8003576:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2256      	movs	r2, #86	@ 0x56
 800357c:	5a9b      	ldrh	r3, [r3, r2]
 800357e:	b29b      	uxth	r3, r3
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1c8      	bne.n	8003516 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	0013      	movs	r3, r2
 800358e:	2200      	movs	r2, #0
 8003590:	2140      	movs	r1, #64	@ 0x40
 8003592:	f000 ffcf 	bl	8004534 <UART_WaitOnFlagUntilTimeout>
 8003596:	1e03      	subs	r3, r0, #0
 8003598:	d005      	beq.n	80035a6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2288      	movs	r2, #136	@ 0x88
 800359e:	2120      	movs	r1, #32
 80035a0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e006      	b.n	80035b4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2288      	movs	r2, #136	@ 0x88
 80035aa:	2120      	movs	r1, #32
 80035ac:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80035b2:	2302      	movs	r3, #2
  }
}
 80035b4:	0018      	movs	r0, r3
 80035b6:	46bd      	mov	sp, r7
 80035b8:	b008      	add	sp, #32
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	1dbb      	adds	r3, r7, #6
 80035c8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	228c      	movs	r2, #140	@ 0x8c
 80035ce:	589b      	ldr	r3, [r3, r2]
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d14a      	bne.n	800366a <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_UART_Receive_IT+0x26>
 80035da:	1dbb      	adds	r3, r7, #6
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e042      	b.n	800366c <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	2380      	movs	r3, #128	@ 0x80
 80035ec:	015b      	lsls	r3, r3, #5
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d109      	bne.n	8003606 <HAL_UART_Receive_IT+0x4a>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d105      	bne.n	8003606 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2201      	movs	r2, #1
 80035fe:	4013      	ands	r3, r2
 8003600:	d001      	beq.n	8003606 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e032      	b.n	800366c <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a18      	ldr	r2, [pc, #96]	@ (8003674 <HAL_UART_Receive_IT+0xb8>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d020      	beq.n	8003658 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	2380      	movs	r3, #128	@ 0x80
 800361e:	041b      	lsls	r3, r3, #16
 8003620:	4013      	ands	r3, r2
 8003622:	d019      	beq.n	8003658 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003624:	f3ef 8310 	mrs	r3, PRIMASK
 8003628:	613b      	str	r3, [r7, #16]
  return(result);
 800362a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	2301      	movs	r3, #1
 8003630:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f383 8810 	msr	PRIMASK, r3
}
 8003638:	46c0      	nop			@ (mov r8, r8)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2180      	movs	r1, #128	@ 0x80
 8003646:	04c9      	lsls	r1, r1, #19
 8003648:	430a      	orrs	r2, r1
 800364a:	601a      	str	r2, [r3, #0]
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f383 8810 	msr	PRIMASK, r3
}
 8003656:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003658:	1dbb      	adds	r3, r7, #6
 800365a:	881a      	ldrh	r2, [r3, #0]
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	0018      	movs	r0, r3
 8003662:	f000 ffd7 	bl	8004614 <UART_Start_Receive_IT>
 8003666:	0003      	movs	r3, r0
 8003668:	e000      	b.n	800366c <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800366a:	2302      	movs	r3, #2
  }
}
 800366c:	0018      	movs	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	b008      	add	sp, #32
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40008000 	.word	0x40008000

08003678 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003678:	b5b0      	push	{r4, r5, r7, lr}
 800367a:	b0aa      	sub	sp, #168	@ 0xa8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	22a4      	movs	r2, #164	@ 0xa4
 8003688:	18b9      	adds	r1, r7, r2
 800368a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	20a0      	movs	r0, #160	@ 0xa0
 8003694:	1839      	adds	r1, r7, r0
 8003696:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	249c      	movs	r4, #156	@ 0x9c
 80036a0:	1939      	adds	r1, r7, r4
 80036a2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80036a4:	0011      	movs	r1, r2
 80036a6:	18bb      	adds	r3, r7, r2
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4aa2      	ldr	r2, [pc, #648]	@ (8003934 <HAL_UART_IRQHandler+0x2bc>)
 80036ac:	4013      	ands	r3, r2
 80036ae:	2298      	movs	r2, #152	@ 0x98
 80036b0:	18bd      	adds	r5, r7, r2
 80036b2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80036b4:	18bb      	adds	r3, r7, r2
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d11a      	bne.n	80036f2 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80036bc:	187b      	adds	r3, r7, r1
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2220      	movs	r2, #32
 80036c2:	4013      	ands	r3, r2
 80036c4:	d015      	beq.n	80036f2 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80036c6:	183b      	adds	r3, r7, r0
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2220      	movs	r2, #32
 80036cc:	4013      	ands	r3, r2
 80036ce:	d105      	bne.n	80036dc <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80036d0:	193b      	adds	r3, r7, r4
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	2380      	movs	r3, #128	@ 0x80
 80036d6:	055b      	lsls	r3, r3, #21
 80036d8:	4013      	ands	r3, r2
 80036da:	d00a      	beq.n	80036f2 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d100      	bne.n	80036e6 <HAL_UART_IRQHandler+0x6e>
 80036e4:	e2dc      	b.n	8003ca0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	0010      	movs	r0, r2
 80036ee:	4798      	blx	r3
      }
      return;
 80036f0:	e2d6      	b.n	8003ca0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80036f2:	2398      	movs	r3, #152	@ 0x98
 80036f4:	18fb      	adds	r3, r7, r3
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d100      	bne.n	80036fe <HAL_UART_IRQHandler+0x86>
 80036fc:	e122      	b.n	8003944 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80036fe:	239c      	movs	r3, #156	@ 0x9c
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a8c      	ldr	r2, [pc, #560]	@ (8003938 <HAL_UART_IRQHandler+0x2c0>)
 8003706:	4013      	ands	r3, r2
 8003708:	d106      	bne.n	8003718 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800370a:	23a0      	movs	r3, #160	@ 0xa0
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a8a      	ldr	r2, [pc, #552]	@ (800393c <HAL_UART_IRQHandler+0x2c4>)
 8003712:	4013      	ands	r3, r2
 8003714:	d100      	bne.n	8003718 <HAL_UART_IRQHandler+0xa0>
 8003716:	e115      	b.n	8003944 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003718:	23a4      	movs	r3, #164	@ 0xa4
 800371a:	18fb      	adds	r3, r7, r3
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2201      	movs	r2, #1
 8003720:	4013      	ands	r3, r2
 8003722:	d012      	beq.n	800374a <HAL_UART_IRQHandler+0xd2>
 8003724:	23a0      	movs	r3, #160	@ 0xa0
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	2380      	movs	r3, #128	@ 0x80
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	4013      	ands	r3, r2
 8003730:	d00b      	beq.n	800374a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2201      	movs	r2, #1
 8003738:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2290      	movs	r2, #144	@ 0x90
 800373e:	589b      	ldr	r3, [r3, r2]
 8003740:	2201      	movs	r2, #1
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2190      	movs	r1, #144	@ 0x90
 8003748:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800374a:	23a4      	movs	r3, #164	@ 0xa4
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2202      	movs	r2, #2
 8003752:	4013      	ands	r3, r2
 8003754:	d011      	beq.n	800377a <HAL_UART_IRQHandler+0x102>
 8003756:	239c      	movs	r3, #156	@ 0x9c
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2201      	movs	r2, #1
 800375e:	4013      	ands	r3, r2
 8003760:	d00b      	beq.n	800377a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2202      	movs	r2, #2
 8003768:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2290      	movs	r2, #144	@ 0x90
 800376e:	589b      	ldr	r3, [r3, r2]
 8003770:	2204      	movs	r2, #4
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2190      	movs	r1, #144	@ 0x90
 8003778:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800377a:	23a4      	movs	r3, #164	@ 0xa4
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2204      	movs	r2, #4
 8003782:	4013      	ands	r3, r2
 8003784:	d011      	beq.n	80037aa <HAL_UART_IRQHandler+0x132>
 8003786:	239c      	movs	r3, #156	@ 0x9c
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2201      	movs	r2, #1
 800378e:	4013      	ands	r3, r2
 8003790:	d00b      	beq.n	80037aa <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2204      	movs	r2, #4
 8003798:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2290      	movs	r2, #144	@ 0x90
 800379e:	589b      	ldr	r3, [r3, r2]
 80037a0:	2202      	movs	r2, #2
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2190      	movs	r1, #144	@ 0x90
 80037a8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80037aa:	23a4      	movs	r3, #164	@ 0xa4
 80037ac:	18fb      	adds	r3, r7, r3
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2208      	movs	r2, #8
 80037b2:	4013      	ands	r3, r2
 80037b4:	d017      	beq.n	80037e6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80037b6:	23a0      	movs	r3, #160	@ 0xa0
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2220      	movs	r2, #32
 80037be:	4013      	ands	r3, r2
 80037c0:	d105      	bne.n	80037ce <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80037c2:	239c      	movs	r3, #156	@ 0x9c
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a5b      	ldr	r2, [pc, #364]	@ (8003938 <HAL_UART_IRQHandler+0x2c0>)
 80037ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80037cc:	d00b      	beq.n	80037e6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2208      	movs	r2, #8
 80037d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2290      	movs	r2, #144	@ 0x90
 80037da:	589b      	ldr	r3, [r3, r2]
 80037dc:	2208      	movs	r2, #8
 80037de:	431a      	orrs	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2190      	movs	r1, #144	@ 0x90
 80037e4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037e6:	23a4      	movs	r3, #164	@ 0xa4
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	2380      	movs	r3, #128	@ 0x80
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	4013      	ands	r3, r2
 80037f2:	d013      	beq.n	800381c <HAL_UART_IRQHandler+0x1a4>
 80037f4:	23a0      	movs	r3, #160	@ 0xa0
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	2380      	movs	r3, #128	@ 0x80
 80037fc:	04db      	lsls	r3, r3, #19
 80037fe:	4013      	ands	r3, r2
 8003800:	d00c      	beq.n	800381c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2280      	movs	r2, #128	@ 0x80
 8003808:	0112      	lsls	r2, r2, #4
 800380a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2290      	movs	r2, #144	@ 0x90
 8003810:	589b      	ldr	r3, [r3, r2]
 8003812:	2220      	movs	r2, #32
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2190      	movs	r1, #144	@ 0x90
 800381a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2290      	movs	r2, #144	@ 0x90
 8003820:	589b      	ldr	r3, [r3, r2]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d100      	bne.n	8003828 <HAL_UART_IRQHandler+0x1b0>
 8003826:	e23d      	b.n	8003ca4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003828:	23a4      	movs	r3, #164	@ 0xa4
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2220      	movs	r2, #32
 8003830:	4013      	ands	r3, r2
 8003832:	d015      	beq.n	8003860 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003834:	23a0      	movs	r3, #160	@ 0xa0
 8003836:	18fb      	adds	r3, r7, r3
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2220      	movs	r2, #32
 800383c:	4013      	ands	r3, r2
 800383e:	d106      	bne.n	800384e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003840:	239c      	movs	r3, #156	@ 0x9c
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	2380      	movs	r3, #128	@ 0x80
 8003848:	055b      	lsls	r3, r3, #21
 800384a:	4013      	ands	r3, r2
 800384c:	d008      	beq.n	8003860 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003852:	2b00      	cmp	r3, #0
 8003854:	d004      	beq.n	8003860 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	0010      	movs	r0, r2
 800385e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2290      	movs	r2, #144	@ 0x90
 8003864:	589b      	ldr	r3, [r3, r2]
 8003866:	2194      	movs	r1, #148	@ 0x94
 8003868:	187a      	adds	r2, r7, r1
 800386a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2240      	movs	r2, #64	@ 0x40
 8003874:	4013      	ands	r3, r2
 8003876:	2b40      	cmp	r3, #64	@ 0x40
 8003878:	d004      	beq.n	8003884 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800387a:	187b      	adds	r3, r7, r1
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2228      	movs	r2, #40	@ 0x28
 8003880:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003882:	d04c      	beq.n	800391e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	0018      	movs	r0, r3
 8003888:	f000 ffe8 	bl	800485c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2240      	movs	r2, #64	@ 0x40
 8003894:	4013      	ands	r3, r2
 8003896:	2b40      	cmp	r3, #64	@ 0x40
 8003898:	d13c      	bne.n	8003914 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800389a:	f3ef 8310 	mrs	r3, PRIMASK
 800389e:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80038a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038a2:	2090      	movs	r0, #144	@ 0x90
 80038a4:	183a      	adds	r2, r7, r0
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	2301      	movs	r3, #1
 80038aa:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038ae:	f383 8810 	msr	PRIMASK, r3
}
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2140      	movs	r1, #64	@ 0x40
 80038c0:	438a      	bics	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
 80038c4:	183b      	adds	r3, r7, r0
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038cc:	f383 8810 	msr	PRIMASK, r3
}
 80038d0:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2280      	movs	r2, #128	@ 0x80
 80038d6:	589b      	ldr	r3, [r3, r2]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d016      	beq.n	800390a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2280      	movs	r2, #128	@ 0x80
 80038e0:	589b      	ldr	r3, [r3, r2]
 80038e2:	4a17      	ldr	r2, [pc, #92]	@ (8003940 <HAL_UART_IRQHandler+0x2c8>)
 80038e4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2280      	movs	r2, #128	@ 0x80
 80038ea:	589b      	ldr	r3, [r3, r2]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f7fd ff0f 	bl	8001710 <HAL_DMA_Abort_IT>
 80038f2:	1e03      	subs	r3, r0, #0
 80038f4:	d01c      	beq.n	8003930 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2280      	movs	r2, #128	@ 0x80
 80038fa:	589b      	ldr	r3, [r3, r2]
 80038fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	2180      	movs	r1, #128	@ 0x80
 8003902:	5852      	ldr	r2, [r2, r1]
 8003904:	0010      	movs	r0, r2
 8003906:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003908:	e012      	b.n	8003930 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	0018      	movs	r0, r3
 800390e:	f000 f9e1 	bl	8003cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003912:	e00d      	b.n	8003930 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	0018      	movs	r0, r3
 8003918:	f000 f9dc 	bl	8003cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800391c:	e008      	b.n	8003930 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0018      	movs	r0, r3
 8003922:	f000 f9d7 	bl	8003cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2290      	movs	r2, #144	@ 0x90
 800392a:	2100      	movs	r1, #0
 800392c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800392e:	e1b9      	b.n	8003ca4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003930:	46c0      	nop			@ (mov r8, r8)
    return;
 8003932:	e1b7      	b.n	8003ca4 <HAL_UART_IRQHandler+0x62c>
 8003934:	0000080f 	.word	0x0000080f
 8003938:	10000001 	.word	0x10000001
 800393c:	04000120 	.word	0x04000120
 8003940:	08004929 	.word	0x08004929

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003948:	2b01      	cmp	r3, #1
 800394a:	d000      	beq.n	800394e <HAL_UART_IRQHandler+0x2d6>
 800394c:	e13e      	b.n	8003bcc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800394e:	23a4      	movs	r3, #164	@ 0xa4
 8003950:	18fb      	adds	r3, r7, r3
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2210      	movs	r2, #16
 8003956:	4013      	ands	r3, r2
 8003958:	d100      	bne.n	800395c <HAL_UART_IRQHandler+0x2e4>
 800395a:	e137      	b.n	8003bcc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800395c:	23a0      	movs	r3, #160	@ 0xa0
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2210      	movs	r2, #16
 8003964:	4013      	ands	r3, r2
 8003966:	d100      	bne.n	800396a <HAL_UART_IRQHandler+0x2f2>
 8003968:	e130      	b.n	8003bcc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2210      	movs	r2, #16
 8003970:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2240      	movs	r2, #64	@ 0x40
 800397a:	4013      	ands	r3, r2
 800397c:	2b40      	cmp	r3, #64	@ 0x40
 800397e:	d000      	beq.n	8003982 <HAL_UART_IRQHandler+0x30a>
 8003980:	e0a4      	b.n	8003acc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2280      	movs	r2, #128	@ 0x80
 8003986:	589b      	ldr	r3, [r3, r2]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	217e      	movs	r1, #126	@ 0x7e
 800398e:	187b      	adds	r3, r7, r1
 8003990:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003992:	187b      	adds	r3, r7, r1
 8003994:	881b      	ldrh	r3, [r3, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d100      	bne.n	800399c <HAL_UART_IRQHandler+0x324>
 800399a:	e185      	b.n	8003ca8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	225c      	movs	r2, #92	@ 0x5c
 80039a0:	5a9b      	ldrh	r3, [r3, r2]
 80039a2:	187a      	adds	r2, r7, r1
 80039a4:	8812      	ldrh	r2, [r2, #0]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d300      	bcc.n	80039ac <HAL_UART_IRQHandler+0x334>
 80039aa:	e17d      	b.n	8003ca8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	187a      	adds	r2, r7, r1
 80039b0:	215e      	movs	r1, #94	@ 0x5e
 80039b2:	8812      	ldrh	r2, [r2, #0]
 80039b4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2280      	movs	r2, #128	@ 0x80
 80039ba:	589b      	ldr	r3, [r3, r2]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2220      	movs	r2, #32
 80039c2:	4013      	ands	r3, r2
 80039c4:	d170      	bne.n	8003aa8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039c6:	f3ef 8310 	mrs	r3, PRIMASK
 80039ca:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80039cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039d0:	2301      	movs	r3, #1
 80039d2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d6:	f383 8810 	msr	PRIMASK, r3
}
 80039da:	46c0      	nop			@ (mov r8, r8)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	49b4      	ldr	r1, [pc, #720]	@ (8003cb8 <HAL_UART_IRQHandler+0x640>)
 80039e8:	400a      	ands	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039f2:	f383 8810 	msr	PRIMASK, r3
}
 80039f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039f8:	f3ef 8310 	mrs	r3, PRIMASK
 80039fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80039fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a00:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a02:	2301      	movs	r3, #1
 8003a04:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a08:	f383 8810 	msr	PRIMASK, r3
}
 8003a0c:	46c0      	nop			@ (mov r8, r8)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2101      	movs	r1, #1
 8003a1a:	438a      	bics	r2, r1
 8003a1c:	609a      	str	r2, [r3, #8]
 8003a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a20:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a24:	f383 8810 	msr	PRIMASK, r3
}
 8003a28:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003a30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a32:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a34:	2301      	movs	r3, #1
 8003a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a3a:	f383 8810 	msr	PRIMASK, r3
}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2140      	movs	r1, #64	@ 0x40
 8003a4c:	438a      	bics	r2, r1
 8003a4e:	609a      	str	r2, [r3, #8]
 8003a50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a52:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a56:	f383 8810 	msr	PRIMASK, r3
}
 8003a5a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	228c      	movs	r2, #140	@ 0x8c
 8003a60:	2120      	movs	r1, #32
 8003a62:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a74:	2301      	movs	r3, #1
 8003a76:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a7a:	f383 8810 	msr	PRIMASK, r3
}
 8003a7e:	46c0      	nop			@ (mov r8, r8)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2110      	movs	r1, #16
 8003a8c:	438a      	bics	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a96:	f383 8810 	msr	PRIMASK, r3
}
 8003a9a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2280      	movs	r2, #128	@ 0x80
 8003aa0:	589b      	ldr	r3, [r3, r2]
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f7fd fdd2 	bl	800164c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	225c      	movs	r2, #92	@ 0x5c
 8003ab2:	5a9a      	ldrh	r2, [r3, r2]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	215e      	movs	r1, #94	@ 0x5e
 8003ab8:	5a5b      	ldrh	r3, [r3, r1]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	0011      	movs	r1, r2
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f000 f90d 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003aca:	e0ed      	b.n	8003ca8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	225c      	movs	r2, #92	@ 0x5c
 8003ad0:	5a99      	ldrh	r1, [r3, r2]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	225e      	movs	r2, #94	@ 0x5e
 8003ad6:	5a9b      	ldrh	r3, [r3, r2]
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	208e      	movs	r0, #142	@ 0x8e
 8003adc:	183b      	adds	r3, r7, r0
 8003ade:	1a8a      	subs	r2, r1, r2
 8003ae0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	225e      	movs	r2, #94	@ 0x5e
 8003ae6:	5a9b      	ldrh	r3, [r3, r2]
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d100      	bne.n	8003af0 <HAL_UART_IRQHandler+0x478>
 8003aee:	e0dd      	b.n	8003cac <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003af0:	183b      	adds	r3, r7, r0
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d100      	bne.n	8003afa <HAL_UART_IRQHandler+0x482>
 8003af8:	e0d8      	b.n	8003cac <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003afa:	f3ef 8310 	mrs	r3, PRIMASK
 8003afe:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b00:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b02:	2488      	movs	r4, #136	@ 0x88
 8003b04:	193a      	adds	r2, r7, r4
 8003b06:	6013      	str	r3, [r2, #0]
 8003b08:	2301      	movs	r3, #1
 8003b0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f383 8810 	msr	PRIMASK, r3
}
 8003b12:	46c0      	nop			@ (mov r8, r8)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4967      	ldr	r1, [pc, #412]	@ (8003cbc <HAL_UART_IRQHandler+0x644>)
 8003b20:	400a      	ands	r2, r1
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	193b      	adds	r3, r7, r4
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f383 8810 	msr	PRIMASK, r3
}
 8003b30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b32:	f3ef 8310 	mrs	r3, PRIMASK
 8003b36:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b38:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b3a:	2484      	movs	r4, #132	@ 0x84
 8003b3c:	193a      	adds	r2, r7, r4
 8003b3e:	6013      	str	r3, [r2, #0]
 8003b40:	2301      	movs	r3, #1
 8003b42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f383 8810 	msr	PRIMASK, r3
}
 8003b4a:	46c0      	nop			@ (mov r8, r8)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	495a      	ldr	r1, [pc, #360]	@ (8003cc0 <HAL_UART_IRQHandler+0x648>)
 8003b58:	400a      	ands	r2, r1
 8003b5a:	609a      	str	r2, [r3, #8]
 8003b5c:	193b      	adds	r3, r7, r4
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	f383 8810 	msr	PRIMASK, r3
}
 8003b68:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	228c      	movs	r2, #140	@ 0x8c
 8003b6e:	2120      	movs	r1, #32
 8003b70:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b82:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b86:	2480      	movs	r4, #128	@ 0x80
 8003b88:	193a      	adds	r2, r7, r4
 8003b8a:	6013      	str	r3, [r2, #0]
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b92:	f383 8810 	msr	PRIMASK, r3
}
 8003b96:	46c0      	nop			@ (mov r8, r8)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2110      	movs	r1, #16
 8003ba4:	438a      	bics	r2, r1
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb0:	f383 8810 	msr	PRIMASK, r3
}
 8003bb4:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bbc:	183b      	adds	r3, r7, r0
 8003bbe:	881a      	ldrh	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	0011      	movs	r1, r2
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 f88d 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003bca:	e06f      	b.n	8003cac <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003bcc:	23a4      	movs	r3, #164	@ 0xa4
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	2380      	movs	r3, #128	@ 0x80
 8003bd4:	035b      	lsls	r3, r3, #13
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d010      	beq.n	8003bfc <HAL_UART_IRQHandler+0x584>
 8003bda:	239c      	movs	r3, #156	@ 0x9c
 8003bdc:	18fb      	adds	r3, r7, r3
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	2380      	movs	r3, #128	@ 0x80
 8003be2:	03db      	lsls	r3, r3, #15
 8003be4:	4013      	ands	r3, r2
 8003be6:	d009      	beq.n	8003bfc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2280      	movs	r2, #128	@ 0x80
 8003bee:	0352      	lsls	r2, r2, #13
 8003bf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f001 fbeb 	bl	80053d0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bfa:	e05a      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003bfc:	23a4      	movs	r3, #164	@ 0xa4
 8003bfe:	18fb      	adds	r3, r7, r3
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2280      	movs	r2, #128	@ 0x80
 8003c04:	4013      	ands	r3, r2
 8003c06:	d016      	beq.n	8003c36 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003c08:	23a0      	movs	r3, #160	@ 0xa0
 8003c0a:	18fb      	adds	r3, r7, r3
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2280      	movs	r2, #128	@ 0x80
 8003c10:	4013      	ands	r3, r2
 8003c12:	d106      	bne.n	8003c22 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003c14:	239c      	movs	r3, #156	@ 0x9c
 8003c16:	18fb      	adds	r3, r7, r3
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	2380      	movs	r3, #128	@ 0x80
 8003c1c:	041b      	lsls	r3, r3, #16
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d009      	beq.n	8003c36 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d042      	beq.n	8003cb0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	0010      	movs	r0, r2
 8003c32:	4798      	blx	r3
    }
    return;
 8003c34:	e03c      	b.n	8003cb0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c36:	23a4      	movs	r3, #164	@ 0xa4
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2240      	movs	r2, #64	@ 0x40
 8003c3e:	4013      	ands	r3, r2
 8003c40:	d00a      	beq.n	8003c58 <HAL_UART_IRQHandler+0x5e0>
 8003c42:	23a0      	movs	r3, #160	@ 0xa0
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2240      	movs	r2, #64	@ 0x40
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d004      	beq.n	8003c58 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f000 fe80 	bl	8004956 <UART_EndTransmit_IT>
    return;
 8003c56:	e02c      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003c58:	23a4      	movs	r3, #164	@ 0xa4
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	2380      	movs	r3, #128	@ 0x80
 8003c60:	041b      	lsls	r3, r3, #16
 8003c62:	4013      	ands	r3, r2
 8003c64:	d00b      	beq.n	8003c7e <HAL_UART_IRQHandler+0x606>
 8003c66:	23a0      	movs	r3, #160	@ 0xa0
 8003c68:	18fb      	adds	r3, r7, r3
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	2380      	movs	r3, #128	@ 0x80
 8003c6e:	05db      	lsls	r3, r3, #23
 8003c70:	4013      	ands	r3, r2
 8003c72:	d004      	beq.n	8003c7e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	0018      	movs	r0, r3
 8003c78:	f001 fbba 	bl	80053f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c7c:	e019      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003c7e:	23a4      	movs	r3, #164	@ 0xa4
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	2380      	movs	r3, #128	@ 0x80
 8003c86:	045b      	lsls	r3, r3, #17
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d012      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
 8003c8c:	23a0      	movs	r3, #160	@ 0xa0
 8003c8e:	18fb      	adds	r3, r7, r3
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	da0d      	bge.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f001 fba1 	bl	80053e0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c9e:	e008      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
      return;
 8003ca0:	46c0      	nop			@ (mov r8, r8)
 8003ca2:	e006      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
    return;
 8003ca4:	46c0      	nop			@ (mov r8, r8)
 8003ca6:	e004      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
      return;
 8003ca8:	46c0      	nop			@ (mov r8, r8)
 8003caa:	e002      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
      return;
 8003cac:	46c0      	nop			@ (mov r8, r8)
 8003cae:	e000      	b.n	8003cb2 <HAL_UART_IRQHandler+0x63a>
    return;
 8003cb0:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	b02a      	add	sp, #168	@ 0xa8
 8003cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8003cb8:	fffffeff 	.word	0xfffffeff
 8003cbc:	fffffedf 	.word	0xfffffedf
 8003cc0:	effffffe 	.word	0xeffffffe

08003cc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ccc:	46c0      	nop			@ (mov r8, r8)
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b002      	add	sp, #8
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003cdc:	46c0      	nop			@ (mov r8, r8)
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b002      	add	sp, #8
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	000a      	movs	r2, r1
 8003cee:	1cbb      	adds	r3, r7, #2
 8003cf0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cf2:	46c0      	nop			@ (mov r8, r8)
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	b002      	add	sp, #8
 8003cf8:	bd80      	pop	{r7, pc}
	...

08003cfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cfc:	b5b0      	push	{r4, r5, r7, lr}
 8003cfe:	b090      	sub	sp, #64	@ 0x40
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d04:	231a      	movs	r3, #26
 8003d06:	2220      	movs	r2, #32
 8003d08:	189b      	adds	r3, r3, r2
 8003d0a:	19db      	adds	r3, r3, r7
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4aaf      	ldr	r2, [pc, #700]	@ (8003fec <UART_SetConfig+0x2f0>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	0019      	movs	r1, r3
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d3a:	430b      	orrs	r3, r1
 8003d3c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	4aaa      	ldr	r2, [pc, #680]	@ (8003ff0 <UART_SetConfig+0x2f4>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	0018      	movs	r0, r3
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	68d9      	ldr	r1, [r3, #12]
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	0003      	movs	r3, r0
 8003d54:	430b      	orrs	r3, r1
 8003d56:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4aa4      	ldr	r2, [pc, #656]	@ (8003ff4 <UART_SetConfig+0x2f8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d004      	beq.n	8003d72 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a9f      	ldr	r2, [pc, #636]	@ (8003ff8 <UART_SetConfig+0x2fc>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	0019      	movs	r1, r3
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8e:	220f      	movs	r2, #15
 8003d90:	4393      	bics	r3, r2
 8003d92:	0018      	movs	r0, r3
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	430b      	orrs	r3, r1
 8003da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a95      	ldr	r2, [pc, #596]	@ (8003ffc <UART_SetConfig+0x300>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d131      	bne.n	8003e10 <UART_SetConfig+0x114>
 8003dac:	4b94      	ldr	r3, [pc, #592]	@ (8004000 <UART_SetConfig+0x304>)
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	2203      	movs	r2, #3
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d01d      	beq.n	8003df4 <UART_SetConfig+0xf8>
 8003db8:	d823      	bhi.n	8003e02 <UART_SetConfig+0x106>
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d00c      	beq.n	8003dd8 <UART_SetConfig+0xdc>
 8003dbe:	d820      	bhi.n	8003e02 <UART_SetConfig+0x106>
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <UART_SetConfig+0xce>
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d00e      	beq.n	8003de6 <UART_SetConfig+0xea>
 8003dc8:	e01b      	b.n	8003e02 <UART_SetConfig+0x106>
 8003dca:	231b      	movs	r3, #27
 8003dcc:	2220      	movs	r2, #32
 8003dce:	189b      	adds	r3, r3, r2
 8003dd0:	19db      	adds	r3, r3, r7
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	701a      	strb	r2, [r3, #0]
 8003dd6:	e0b4      	b.n	8003f42 <UART_SetConfig+0x246>
 8003dd8:	231b      	movs	r3, #27
 8003dda:	2220      	movs	r2, #32
 8003ddc:	189b      	adds	r3, r3, r2
 8003dde:	19db      	adds	r3, r3, r7
 8003de0:	2202      	movs	r2, #2
 8003de2:	701a      	strb	r2, [r3, #0]
 8003de4:	e0ad      	b.n	8003f42 <UART_SetConfig+0x246>
 8003de6:	231b      	movs	r3, #27
 8003de8:	2220      	movs	r2, #32
 8003dea:	189b      	adds	r3, r3, r2
 8003dec:	19db      	adds	r3, r3, r7
 8003dee:	2204      	movs	r2, #4
 8003df0:	701a      	strb	r2, [r3, #0]
 8003df2:	e0a6      	b.n	8003f42 <UART_SetConfig+0x246>
 8003df4:	231b      	movs	r3, #27
 8003df6:	2220      	movs	r2, #32
 8003df8:	189b      	adds	r3, r3, r2
 8003dfa:	19db      	adds	r3, r3, r7
 8003dfc:	2208      	movs	r2, #8
 8003dfe:	701a      	strb	r2, [r3, #0]
 8003e00:	e09f      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e02:	231b      	movs	r3, #27
 8003e04:	2220      	movs	r2, #32
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	19db      	adds	r3, r3, r7
 8003e0a:	2210      	movs	r2, #16
 8003e0c:	701a      	strb	r2, [r3, #0]
 8003e0e:	e098      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a7b      	ldr	r2, [pc, #492]	@ (8004004 <UART_SetConfig+0x308>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d131      	bne.n	8003e7e <UART_SetConfig+0x182>
 8003e1a:	4b79      	ldr	r3, [pc, #484]	@ (8004000 <UART_SetConfig+0x304>)
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1e:	220c      	movs	r2, #12
 8003e20:	4013      	ands	r3, r2
 8003e22:	2b0c      	cmp	r3, #12
 8003e24:	d01d      	beq.n	8003e62 <UART_SetConfig+0x166>
 8003e26:	d823      	bhi.n	8003e70 <UART_SetConfig+0x174>
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d00c      	beq.n	8003e46 <UART_SetConfig+0x14a>
 8003e2c:	d820      	bhi.n	8003e70 <UART_SetConfig+0x174>
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <UART_SetConfig+0x13c>
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d00e      	beq.n	8003e54 <UART_SetConfig+0x158>
 8003e36:	e01b      	b.n	8003e70 <UART_SetConfig+0x174>
 8003e38:	231b      	movs	r3, #27
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	189b      	adds	r3, r3, r2
 8003e3e:	19db      	adds	r3, r3, r7
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
 8003e44:	e07d      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e46:	231b      	movs	r3, #27
 8003e48:	2220      	movs	r2, #32
 8003e4a:	189b      	adds	r3, r3, r2
 8003e4c:	19db      	adds	r3, r3, r7
 8003e4e:	2202      	movs	r2, #2
 8003e50:	701a      	strb	r2, [r3, #0]
 8003e52:	e076      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e54:	231b      	movs	r3, #27
 8003e56:	2220      	movs	r2, #32
 8003e58:	189b      	adds	r3, r3, r2
 8003e5a:	19db      	adds	r3, r3, r7
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	701a      	strb	r2, [r3, #0]
 8003e60:	e06f      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e62:	231b      	movs	r3, #27
 8003e64:	2220      	movs	r2, #32
 8003e66:	189b      	adds	r3, r3, r2
 8003e68:	19db      	adds	r3, r3, r7
 8003e6a:	2208      	movs	r2, #8
 8003e6c:	701a      	strb	r2, [r3, #0]
 8003e6e:	e068      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e70:	231b      	movs	r3, #27
 8003e72:	2220      	movs	r2, #32
 8003e74:	189b      	adds	r3, r3, r2
 8003e76:	19db      	adds	r3, r3, r7
 8003e78:	2210      	movs	r2, #16
 8003e7a:	701a      	strb	r2, [r3, #0]
 8003e7c:	e061      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a61      	ldr	r2, [pc, #388]	@ (8004008 <UART_SetConfig+0x30c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d106      	bne.n	8003e96 <UART_SetConfig+0x19a>
 8003e88:	231b      	movs	r3, #27
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	189b      	adds	r3, r3, r2
 8003e8e:	19db      	adds	r3, r3, r7
 8003e90:	2200      	movs	r2, #0
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e055      	b.n	8003f42 <UART_SetConfig+0x246>
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a5c      	ldr	r2, [pc, #368]	@ (800400c <UART_SetConfig+0x310>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d106      	bne.n	8003eae <UART_SetConfig+0x1b2>
 8003ea0:	231b      	movs	r3, #27
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	189b      	adds	r3, r3, r2
 8003ea6:	19db      	adds	r3, r3, r7
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	e049      	b.n	8003f42 <UART_SetConfig+0x246>
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a50      	ldr	r2, [pc, #320]	@ (8003ff4 <UART_SetConfig+0x2f8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d13e      	bne.n	8003f36 <UART_SetConfig+0x23a>
 8003eb8:	4b51      	ldr	r3, [pc, #324]	@ (8004000 <UART_SetConfig+0x304>)
 8003eba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ebc:	23c0      	movs	r3, #192	@ 0xc0
 8003ebe:	011b      	lsls	r3, r3, #4
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	22c0      	movs	r2, #192	@ 0xc0
 8003ec4:	0112      	lsls	r2, r2, #4
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d027      	beq.n	8003f1a <UART_SetConfig+0x21e>
 8003eca:	22c0      	movs	r2, #192	@ 0xc0
 8003ecc:	0112      	lsls	r2, r2, #4
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d82a      	bhi.n	8003f28 <UART_SetConfig+0x22c>
 8003ed2:	2280      	movs	r2, #128	@ 0x80
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d011      	beq.n	8003efe <UART_SetConfig+0x202>
 8003eda:	2280      	movs	r2, #128	@ 0x80
 8003edc:	0112      	lsls	r2, r2, #4
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d822      	bhi.n	8003f28 <UART_SetConfig+0x22c>
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d004      	beq.n	8003ef0 <UART_SetConfig+0x1f4>
 8003ee6:	2280      	movs	r2, #128	@ 0x80
 8003ee8:	00d2      	lsls	r2, r2, #3
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00e      	beq.n	8003f0c <UART_SetConfig+0x210>
 8003eee:	e01b      	b.n	8003f28 <UART_SetConfig+0x22c>
 8003ef0:	231b      	movs	r3, #27
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	189b      	adds	r3, r3, r2
 8003ef6:	19db      	adds	r3, r3, r7
 8003ef8:	2200      	movs	r2, #0
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e021      	b.n	8003f42 <UART_SetConfig+0x246>
 8003efe:	231b      	movs	r3, #27
 8003f00:	2220      	movs	r2, #32
 8003f02:	189b      	adds	r3, r3, r2
 8003f04:	19db      	adds	r3, r3, r7
 8003f06:	2202      	movs	r2, #2
 8003f08:	701a      	strb	r2, [r3, #0]
 8003f0a:	e01a      	b.n	8003f42 <UART_SetConfig+0x246>
 8003f0c:	231b      	movs	r3, #27
 8003f0e:	2220      	movs	r2, #32
 8003f10:	189b      	adds	r3, r3, r2
 8003f12:	19db      	adds	r3, r3, r7
 8003f14:	2204      	movs	r2, #4
 8003f16:	701a      	strb	r2, [r3, #0]
 8003f18:	e013      	b.n	8003f42 <UART_SetConfig+0x246>
 8003f1a:	231b      	movs	r3, #27
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	189b      	adds	r3, r3, r2
 8003f20:	19db      	adds	r3, r3, r7
 8003f22:	2208      	movs	r2, #8
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e00c      	b.n	8003f42 <UART_SetConfig+0x246>
 8003f28:	231b      	movs	r3, #27
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	189b      	adds	r3, r3, r2
 8003f2e:	19db      	adds	r3, r3, r7
 8003f30:	2210      	movs	r2, #16
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	e005      	b.n	8003f42 <UART_SetConfig+0x246>
 8003f36:	231b      	movs	r3, #27
 8003f38:	2220      	movs	r2, #32
 8003f3a:	189b      	adds	r3, r3, r2
 8003f3c:	19db      	adds	r3, r3, r7
 8003f3e:	2210      	movs	r2, #16
 8003f40:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a2b      	ldr	r2, [pc, #172]	@ (8003ff4 <UART_SetConfig+0x2f8>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d000      	beq.n	8003f4e <UART_SetConfig+0x252>
 8003f4c:	e0a9      	b.n	80040a2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f4e:	231b      	movs	r3, #27
 8003f50:	2220      	movs	r2, #32
 8003f52:	189b      	adds	r3, r3, r2
 8003f54:	19db      	adds	r3, r3, r7
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	d015      	beq.n	8003f88 <UART_SetConfig+0x28c>
 8003f5c:	dc18      	bgt.n	8003f90 <UART_SetConfig+0x294>
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d00d      	beq.n	8003f7e <UART_SetConfig+0x282>
 8003f62:	dc15      	bgt.n	8003f90 <UART_SetConfig+0x294>
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <UART_SetConfig+0x272>
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d005      	beq.n	8003f78 <UART_SetConfig+0x27c>
 8003f6c:	e010      	b.n	8003f90 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f6e:	f7fe fbd1 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 8003f72:	0003      	movs	r3, r0
 8003f74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f76:	e014      	b.n	8003fa2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f78:	4b25      	ldr	r3, [pc, #148]	@ (8004010 <UART_SetConfig+0x314>)
 8003f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f7c:	e011      	b.n	8003fa2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f7e:	f7fe fb3d 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 8003f82:	0003      	movs	r3, r0
 8003f84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f86:	e00c      	b.n	8003fa2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f88:	2380      	movs	r3, #128	@ 0x80
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f8e:	e008      	b.n	8003fa2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003f94:	231a      	movs	r3, #26
 8003f96:	2220      	movs	r2, #32
 8003f98:	189b      	adds	r3, r3, r2
 8003f9a:	19db      	adds	r3, r3, r7
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
        break;
 8003fa0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d100      	bne.n	8003faa <UART_SetConfig+0x2ae>
 8003fa8:	e14b      	b.n	8004242 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fae:	4b19      	ldr	r3, [pc, #100]	@ (8004014 <UART_SetConfig+0x318>)
 8003fb0:	0052      	lsls	r2, r2, #1
 8003fb2:	5ad3      	ldrh	r3, [r2, r3]
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003fb8:	f7fc f8b8 	bl	800012c <__udivsi3>
 8003fbc:	0003      	movs	r3, r0
 8003fbe:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	0013      	movs	r3, r2
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	189b      	adds	r3, r3, r2
 8003fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d305      	bcc.n	8003fdc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d91d      	bls.n	8004018 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003fdc:	231a      	movs	r3, #26
 8003fde:	2220      	movs	r2, #32
 8003fe0:	189b      	adds	r3, r3, r2
 8003fe2:	19db      	adds	r3, r3, r7
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	701a      	strb	r2, [r3, #0]
 8003fe8:	e12b      	b.n	8004242 <UART_SetConfig+0x546>
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	cfff69f3 	.word	0xcfff69f3
 8003ff0:	ffffcfff 	.word	0xffffcfff
 8003ff4:	40008000 	.word	0x40008000
 8003ff8:	11fff4ff 	.word	0x11fff4ff
 8003ffc:	40013800 	.word	0x40013800
 8004000:	40021000 	.word	0x40021000
 8004004:	40004400 	.word	0x40004400
 8004008:	40004800 	.word	0x40004800
 800400c:	40004c00 	.word	0x40004c00
 8004010:	00f42400 	.word	0x00f42400
 8004014:	080071d0 	.word	0x080071d0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	2300      	movs	r3, #0
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004024:	4b92      	ldr	r3, [pc, #584]	@ (8004270 <UART_SetConfig+0x574>)
 8004026:	0052      	lsls	r2, r2, #1
 8004028:	5ad3      	ldrh	r3, [r2, r3]
 800402a:	613b      	str	r3, [r7, #16]
 800402c:	2300      	movs	r3, #0
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	69b8      	ldr	r0, [r7, #24]
 8004036:	69f9      	ldr	r1, [r7, #28]
 8004038:	f7fc f9ee 	bl	8000418 <__aeabi_uldivmod>
 800403c:	0002      	movs	r2, r0
 800403e:	000b      	movs	r3, r1
 8004040:	0e11      	lsrs	r1, r2, #24
 8004042:	021d      	lsls	r5, r3, #8
 8004044:	430d      	orrs	r5, r1
 8004046:	0214      	lsls	r4, r2, #8
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	085b      	lsrs	r3, r3, #1
 800404e:	60bb      	str	r3, [r7, #8]
 8004050:	2300      	movs	r3, #0
 8004052:	60fb      	str	r3, [r7, #12]
 8004054:	68b8      	ldr	r0, [r7, #8]
 8004056:	68f9      	ldr	r1, [r7, #12]
 8004058:	1900      	adds	r0, r0, r4
 800405a:	4169      	adcs	r1, r5
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	2300      	movs	r3, #0
 8004064:	607b      	str	r3, [r7, #4]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f7fc f9d5 	bl	8000418 <__aeabi_uldivmod>
 800406e:	0002      	movs	r2, r0
 8004070:	000b      	movs	r3, r1
 8004072:	0013      	movs	r3, r2
 8004074:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004078:	23c0      	movs	r3, #192	@ 0xc0
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	429a      	cmp	r2, r3
 800407e:	d309      	bcc.n	8004094 <UART_SetConfig+0x398>
 8004080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004082:	2380      	movs	r3, #128	@ 0x80
 8004084:	035b      	lsls	r3, r3, #13
 8004086:	429a      	cmp	r2, r3
 8004088:	d204      	bcs.n	8004094 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004090:	60da      	str	r2, [r3, #12]
 8004092:	e0d6      	b.n	8004242 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004094:	231a      	movs	r3, #26
 8004096:	2220      	movs	r2, #32
 8004098:	189b      	adds	r3, r3, r2
 800409a:	19db      	adds	r3, r3, r7
 800409c:	2201      	movs	r2, #1
 800409e:	701a      	strb	r2, [r3, #0]
 80040a0:	e0cf      	b.n	8004242 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	69da      	ldr	r2, [r3, #28]
 80040a6:	2380      	movs	r3, #128	@ 0x80
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d000      	beq.n	80040b0 <UART_SetConfig+0x3b4>
 80040ae:	e070      	b.n	8004192 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80040b0:	231b      	movs	r3, #27
 80040b2:	2220      	movs	r2, #32
 80040b4:	189b      	adds	r3, r3, r2
 80040b6:	19db      	adds	r3, r3, r7
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d015      	beq.n	80040ea <UART_SetConfig+0x3ee>
 80040be:	dc18      	bgt.n	80040f2 <UART_SetConfig+0x3f6>
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d00d      	beq.n	80040e0 <UART_SetConfig+0x3e4>
 80040c4:	dc15      	bgt.n	80040f2 <UART_SetConfig+0x3f6>
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d002      	beq.n	80040d0 <UART_SetConfig+0x3d4>
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d005      	beq.n	80040da <UART_SetConfig+0x3de>
 80040ce:	e010      	b.n	80040f2 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d0:	f7fe fb20 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 80040d4:	0003      	movs	r3, r0
 80040d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040d8:	e014      	b.n	8004104 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040da:	4b66      	ldr	r3, [pc, #408]	@ (8004274 <UART_SetConfig+0x578>)
 80040dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040de:	e011      	b.n	8004104 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e0:	f7fe fa8c 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 80040e4:	0003      	movs	r3, r0
 80040e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040e8:	e00c      	b.n	8004104 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ea:	2380      	movs	r3, #128	@ 0x80
 80040ec:	021b      	lsls	r3, r3, #8
 80040ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040f0:	e008      	b.n	8004104 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80040f6:	231a      	movs	r3, #26
 80040f8:	2220      	movs	r2, #32
 80040fa:	189b      	adds	r3, r3, r2
 80040fc:	19db      	adds	r3, r3, r7
 80040fe:	2201      	movs	r2, #1
 8004100:	701a      	strb	r2, [r3, #0]
        break;
 8004102:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004106:	2b00      	cmp	r3, #0
 8004108:	d100      	bne.n	800410c <UART_SetConfig+0x410>
 800410a:	e09a      	b.n	8004242 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800410c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004110:	4b57      	ldr	r3, [pc, #348]	@ (8004270 <UART_SetConfig+0x574>)
 8004112:	0052      	lsls	r2, r2, #1
 8004114:	5ad3      	ldrh	r3, [r2, r3]
 8004116:	0019      	movs	r1, r3
 8004118:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800411a:	f7fc f807 	bl	800012c <__udivsi3>
 800411e:	0003      	movs	r3, r0
 8004120:	005a      	lsls	r2, r3, #1
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	085b      	lsrs	r3, r3, #1
 8004128:	18d2      	adds	r2, r2, r3
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	0019      	movs	r1, r3
 8004130:	0010      	movs	r0, r2
 8004132:	f7fb fffb 	bl	800012c <__udivsi3>
 8004136:	0003      	movs	r3, r0
 8004138:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800413a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413c:	2b0f      	cmp	r3, #15
 800413e:	d921      	bls.n	8004184 <UART_SetConfig+0x488>
 8004140:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004142:	2380      	movs	r3, #128	@ 0x80
 8004144:	025b      	lsls	r3, r3, #9
 8004146:	429a      	cmp	r2, r3
 8004148:	d21c      	bcs.n	8004184 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800414a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414c:	b29a      	uxth	r2, r3
 800414e:	200e      	movs	r0, #14
 8004150:	2420      	movs	r4, #32
 8004152:	1903      	adds	r3, r0, r4
 8004154:	19db      	adds	r3, r3, r7
 8004156:	210f      	movs	r1, #15
 8004158:	438a      	bics	r2, r1
 800415a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800415c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415e:	085b      	lsrs	r3, r3, #1
 8004160:	b29b      	uxth	r3, r3
 8004162:	2207      	movs	r2, #7
 8004164:	4013      	ands	r3, r2
 8004166:	b299      	uxth	r1, r3
 8004168:	1903      	adds	r3, r0, r4
 800416a:	19db      	adds	r3, r3, r7
 800416c:	1902      	adds	r2, r0, r4
 800416e:	19d2      	adds	r2, r2, r7
 8004170:	8812      	ldrh	r2, [r2, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	1902      	adds	r2, r0, r4
 800417c:	19d2      	adds	r2, r2, r7
 800417e:	8812      	ldrh	r2, [r2, #0]
 8004180:	60da      	str	r2, [r3, #12]
 8004182:	e05e      	b.n	8004242 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004184:	231a      	movs	r3, #26
 8004186:	2220      	movs	r2, #32
 8004188:	189b      	adds	r3, r3, r2
 800418a:	19db      	adds	r3, r3, r7
 800418c:	2201      	movs	r2, #1
 800418e:	701a      	strb	r2, [r3, #0]
 8004190:	e057      	b.n	8004242 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004192:	231b      	movs	r3, #27
 8004194:	2220      	movs	r2, #32
 8004196:	189b      	adds	r3, r3, r2
 8004198:	19db      	adds	r3, r3, r7
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b08      	cmp	r3, #8
 800419e:	d015      	beq.n	80041cc <UART_SetConfig+0x4d0>
 80041a0:	dc18      	bgt.n	80041d4 <UART_SetConfig+0x4d8>
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d00d      	beq.n	80041c2 <UART_SetConfig+0x4c6>
 80041a6:	dc15      	bgt.n	80041d4 <UART_SetConfig+0x4d8>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <UART_SetConfig+0x4b6>
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d005      	beq.n	80041bc <UART_SetConfig+0x4c0>
 80041b0:	e010      	b.n	80041d4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b2:	f7fe faaf 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 80041b6:	0003      	movs	r3, r0
 80041b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041ba:	e014      	b.n	80041e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004274 <UART_SetConfig+0x578>)
 80041be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041c0:	e011      	b.n	80041e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041c2:	f7fe fa1b 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 80041c6:	0003      	movs	r3, r0
 80041c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041ca:	e00c      	b.n	80041e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041cc:	2380      	movs	r3, #128	@ 0x80
 80041ce:	021b      	lsls	r3, r3, #8
 80041d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041d2:	e008      	b.n	80041e6 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80041d8:	231a      	movs	r3, #26
 80041da:	2220      	movs	r2, #32
 80041dc:	189b      	adds	r3, r3, r2
 80041de:	19db      	adds	r3, r3, r7
 80041e0:	2201      	movs	r2, #1
 80041e2:	701a      	strb	r2, [r3, #0]
        break;
 80041e4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80041e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d02a      	beq.n	8004242 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004270 <UART_SetConfig+0x574>)
 80041f2:	0052      	lsls	r2, r2, #1
 80041f4:	5ad3      	ldrh	r3, [r2, r3]
 80041f6:	0019      	movs	r1, r3
 80041f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80041fa:	f7fb ff97 	bl	800012c <__udivsi3>
 80041fe:	0003      	movs	r3, r0
 8004200:	001a      	movs	r2, r3
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	085b      	lsrs	r3, r3, #1
 8004208:	18d2      	adds	r2, r2, r3
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	0019      	movs	r1, r3
 8004210:	0010      	movs	r0, r2
 8004212:	f7fb ff8b 	bl	800012c <__udivsi3>
 8004216:	0003      	movs	r3, r0
 8004218:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800421a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421c:	2b0f      	cmp	r3, #15
 800421e:	d90a      	bls.n	8004236 <UART_SetConfig+0x53a>
 8004220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004222:	2380      	movs	r3, #128	@ 0x80
 8004224:	025b      	lsls	r3, r3, #9
 8004226:	429a      	cmp	r2, r3
 8004228:	d205      	bcs.n	8004236 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800422a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422c:	b29a      	uxth	r2, r3
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60da      	str	r2, [r3, #12]
 8004234:	e005      	b.n	8004242 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004236:	231a      	movs	r3, #26
 8004238:	2220      	movs	r2, #32
 800423a:	189b      	adds	r3, r3, r2
 800423c:	19db      	adds	r3, r3, r7
 800423e:	2201      	movs	r2, #1
 8004240:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004244:	226a      	movs	r2, #106	@ 0x6a
 8004246:	2101      	movs	r1, #1
 8004248:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	2268      	movs	r2, #104	@ 0x68
 800424e:	2101      	movs	r1, #1
 8004250:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004254:	2200      	movs	r2, #0
 8004256:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425a:	2200      	movs	r2, #0
 800425c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800425e:	231a      	movs	r3, #26
 8004260:	2220      	movs	r2, #32
 8004262:	189b      	adds	r3, r3, r2
 8004264:	19db      	adds	r3, r3, r7
 8004266:	781b      	ldrb	r3, [r3, #0]
}
 8004268:	0018      	movs	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	b010      	add	sp, #64	@ 0x40
 800426e:	bdb0      	pop	{r4, r5, r7, pc}
 8004270:	080071d0 	.word	0x080071d0
 8004274:	00f42400 	.word	0x00f42400

08004278 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004284:	2208      	movs	r2, #8
 8004286:	4013      	ands	r3, r2
 8004288:	d00b      	beq.n	80042a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4a4a      	ldr	r2, [pc, #296]	@ (80043bc <UART_AdvFeatureConfig+0x144>)
 8004292:	4013      	ands	r3, r2
 8004294:	0019      	movs	r1, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a6:	2201      	movs	r2, #1
 80042a8:	4013      	ands	r3, r2
 80042aa:	d00b      	beq.n	80042c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4a43      	ldr	r2, [pc, #268]	@ (80043c0 <UART_AdvFeatureConfig+0x148>)
 80042b4:	4013      	ands	r3, r2
 80042b6:	0019      	movs	r1, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c8:	2202      	movs	r2, #2
 80042ca:	4013      	ands	r3, r2
 80042cc:	d00b      	beq.n	80042e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	4a3b      	ldr	r2, [pc, #236]	@ (80043c4 <UART_AdvFeatureConfig+0x14c>)
 80042d6:	4013      	ands	r3, r2
 80042d8:	0019      	movs	r1, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ea:	2204      	movs	r2, #4
 80042ec:	4013      	ands	r3, r2
 80042ee:	d00b      	beq.n	8004308 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	4a34      	ldr	r2, [pc, #208]	@ (80043c8 <UART_AdvFeatureConfig+0x150>)
 80042f8:	4013      	ands	r3, r2
 80042fa:	0019      	movs	r1, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430c:	2210      	movs	r2, #16
 800430e:	4013      	ands	r3, r2
 8004310:	d00b      	beq.n	800432a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a2c      	ldr	r2, [pc, #176]	@ (80043cc <UART_AdvFeatureConfig+0x154>)
 800431a:	4013      	ands	r3, r2
 800431c:	0019      	movs	r1, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432e:	2220      	movs	r2, #32
 8004330:	4013      	ands	r3, r2
 8004332:	d00b      	beq.n	800434c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	4a25      	ldr	r2, [pc, #148]	@ (80043d0 <UART_AdvFeatureConfig+0x158>)
 800433c:	4013      	ands	r3, r2
 800433e:	0019      	movs	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004350:	2240      	movs	r2, #64	@ 0x40
 8004352:	4013      	ands	r3, r2
 8004354:	d01d      	beq.n	8004392 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	4a1d      	ldr	r2, [pc, #116]	@ (80043d4 <UART_AdvFeatureConfig+0x15c>)
 800435e:	4013      	ands	r3, r2
 8004360:	0019      	movs	r1, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004372:	2380      	movs	r3, #128	@ 0x80
 8004374:	035b      	lsls	r3, r3, #13
 8004376:	429a      	cmp	r2, r3
 8004378:	d10b      	bne.n	8004392 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	4a15      	ldr	r2, [pc, #84]	@ (80043d8 <UART_AdvFeatureConfig+0x160>)
 8004382:	4013      	ands	r3, r2
 8004384:	0019      	movs	r1, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004396:	2280      	movs	r2, #128	@ 0x80
 8004398:	4013      	ands	r3, r2
 800439a:	d00b      	beq.n	80043b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	4a0e      	ldr	r2, [pc, #56]	@ (80043dc <UART_AdvFeatureConfig+0x164>)
 80043a4:	4013      	ands	r3, r2
 80043a6:	0019      	movs	r1, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	605a      	str	r2, [r3, #4]
  }
}
 80043b4:	46c0      	nop			@ (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b002      	add	sp, #8
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	ffff7fff 	.word	0xffff7fff
 80043c0:	fffdffff 	.word	0xfffdffff
 80043c4:	fffeffff 	.word	0xfffeffff
 80043c8:	fffbffff 	.word	0xfffbffff
 80043cc:	ffffefff 	.word	0xffffefff
 80043d0:	ffffdfff 	.word	0xffffdfff
 80043d4:	ffefffff 	.word	0xffefffff
 80043d8:	ff9fffff 	.word	0xff9fffff
 80043dc:	fff7ffff 	.word	0xfff7ffff

080043e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b092      	sub	sp, #72	@ 0x48
 80043e4:	af02      	add	r7, sp, #8
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2290      	movs	r2, #144	@ 0x90
 80043ec:	2100      	movs	r1, #0
 80043ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043f0:	f7fc ffea 	bl	80013c8 <HAL_GetTick>
 80043f4:	0003      	movs	r3, r0
 80043f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2208      	movs	r2, #8
 8004400:	4013      	ands	r3, r2
 8004402:	2b08      	cmp	r3, #8
 8004404:	d12d      	bne.n	8004462 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004408:	2280      	movs	r2, #128	@ 0x80
 800440a:	0391      	lsls	r1, r2, #14
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	4a47      	ldr	r2, [pc, #284]	@ (800452c <UART_CheckIdleState+0x14c>)
 8004410:	9200      	str	r2, [sp, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	f000 f88e 	bl	8004534 <UART_WaitOnFlagUntilTimeout>
 8004418:	1e03      	subs	r3, r0, #0
 800441a:	d022      	beq.n	8004462 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800441c:	f3ef 8310 	mrs	r3, PRIMASK
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004424:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004426:	2301      	movs	r3, #1
 8004428:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800442a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800442c:	f383 8810 	msr	PRIMASK, r3
}
 8004430:	46c0      	nop			@ (mov r8, r8)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2180      	movs	r1, #128	@ 0x80
 800443e:	438a      	bics	r2, r1
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004448:	f383 8810 	msr	PRIMASK, r3
}
 800444c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2288      	movs	r2, #136	@ 0x88
 8004452:	2120      	movs	r1, #32
 8004454:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2284      	movs	r2, #132	@ 0x84
 800445a:	2100      	movs	r1, #0
 800445c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e060      	b.n	8004524 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2204      	movs	r2, #4
 800446a:	4013      	ands	r3, r2
 800446c:	2b04      	cmp	r3, #4
 800446e:	d146      	bne.n	80044fe <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004472:	2280      	movs	r2, #128	@ 0x80
 8004474:	03d1      	lsls	r1, r2, #15
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	4a2c      	ldr	r2, [pc, #176]	@ (800452c <UART_CheckIdleState+0x14c>)
 800447a:	9200      	str	r2, [sp, #0]
 800447c:	2200      	movs	r2, #0
 800447e:	f000 f859 	bl	8004534 <UART_WaitOnFlagUntilTimeout>
 8004482:	1e03      	subs	r3, r0, #0
 8004484:	d03b      	beq.n	80044fe <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004486:	f3ef 8310 	mrs	r3, PRIMASK
 800448a:	60fb      	str	r3, [r7, #12]
  return(result);
 800448c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800448e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004490:	2301      	movs	r3, #1
 8004492:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f383 8810 	msr	PRIMASK, r3
}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4922      	ldr	r1, [pc, #136]	@ (8004530 <UART_CheckIdleState+0x150>)
 80044a8:	400a      	ands	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
 80044ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f383 8810 	msr	PRIMASK, r3
}
 80044b6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044b8:	f3ef 8310 	mrs	r3, PRIMASK
 80044bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80044be:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80044c2:	2301      	movs	r3, #1
 80044c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f383 8810 	msr	PRIMASK, r3
}
 80044cc:	46c0      	nop			@ (mov r8, r8)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2101      	movs	r1, #1
 80044da:	438a      	bics	r2, r1
 80044dc:	609a      	str	r2, [r3, #8]
 80044de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e2:	6a3b      	ldr	r3, [r7, #32]
 80044e4:	f383 8810 	msr	PRIMASK, r3
}
 80044e8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	228c      	movs	r2, #140	@ 0x8c
 80044ee:	2120      	movs	r1, #32
 80044f0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2284      	movs	r2, #132	@ 0x84
 80044f6:	2100      	movs	r1, #0
 80044f8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e012      	b.n	8004524 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2288      	movs	r2, #136	@ 0x88
 8004502:	2120      	movs	r1, #32
 8004504:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	228c      	movs	r2, #140	@ 0x8c
 800450a:	2120      	movs	r1, #32
 800450c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2284      	movs	r2, #132	@ 0x84
 800451e:	2100      	movs	r1, #0
 8004520:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	0018      	movs	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	b010      	add	sp, #64	@ 0x40
 800452a:	bd80      	pop	{r7, pc}
 800452c:	01ffffff 	.word	0x01ffffff
 8004530:	fffffedf 	.word	0xfffffedf

08004534 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	1dfb      	adds	r3, r7, #7
 8004542:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004544:	e051      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	3301      	adds	r3, #1
 800454a:	d04e      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454c:	f7fc ff3c 	bl	80013c8 <HAL_GetTick>
 8004550:	0002      	movs	r2, r0
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	429a      	cmp	r2, r3
 800455a:	d302      	bcc.n	8004562 <UART_WaitOnFlagUntilTimeout+0x2e>
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e051      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2204      	movs	r2, #4
 800456e:	4013      	ands	r3, r2
 8004570:	d03b      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b80      	cmp	r3, #128	@ 0x80
 8004576:	d038      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2b40      	cmp	r3, #64	@ 0x40
 800457c:	d035      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	2208      	movs	r2, #8
 8004586:	4013      	ands	r3, r2
 8004588:	2b08      	cmp	r3, #8
 800458a:	d111      	bne.n	80045b0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2208      	movs	r2, #8
 8004592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	0018      	movs	r0, r3
 8004598:	f000 f960 	bl	800485c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2290      	movs	r2, #144	@ 0x90
 80045a0:	2108      	movs	r1, #8
 80045a2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2284      	movs	r2, #132	@ 0x84
 80045a8:	2100      	movs	r1, #0
 80045aa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e02c      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69da      	ldr	r2, [r3, #28]
 80045b6:	2380      	movs	r3, #128	@ 0x80
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	401a      	ands	r2, r3
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d112      	bne.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2280      	movs	r2, #128	@ 0x80
 80045ca:	0112      	lsls	r2, r2, #4
 80045cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	0018      	movs	r0, r3
 80045d2:	f000 f943 	bl	800485c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2290      	movs	r2, #144	@ 0x90
 80045da:	2120      	movs	r1, #32
 80045dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2284      	movs	r2, #132	@ 0x84
 80045e2:	2100      	movs	r1, #0
 80045e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e00f      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	4013      	ands	r3, r2
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	425a      	negs	r2, r3
 80045fa:	4153      	adcs	r3, r2
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	001a      	movs	r2, r3
 8004600:	1dfb      	adds	r3, r7, #7
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	429a      	cmp	r2, r3
 8004606:	d09e      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	0018      	movs	r0, r3
 800460c:	46bd      	mov	sp, r7
 800460e:	b004      	add	sp, #16
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b098      	sub	sp, #96	@ 0x60
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	1dbb      	adds	r3, r7, #6
 8004620:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1dba      	adds	r2, r7, #6
 800462c:	215c      	movs	r1, #92	@ 0x5c
 800462e:	8812      	ldrh	r2, [r2, #0]
 8004630:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	1dba      	adds	r2, r7, #6
 8004636:	215e      	movs	r1, #94	@ 0x5e
 8004638:	8812      	ldrh	r2, [r2, #0]
 800463a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	2380      	movs	r3, #128	@ 0x80
 8004648:	015b      	lsls	r3, r3, #5
 800464a:	429a      	cmp	r2, r3
 800464c:	d10d      	bne.n	800466a <UART_Start_Receive_IT+0x56>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d104      	bne.n	8004660 <UART_Start_Receive_IT+0x4c>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2260      	movs	r2, #96	@ 0x60
 800465a:	497b      	ldr	r1, [pc, #492]	@ (8004848 <UART_Start_Receive_IT+0x234>)
 800465c:	5299      	strh	r1, [r3, r2]
 800465e:	e02e      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2260      	movs	r2, #96	@ 0x60
 8004664:	21ff      	movs	r1, #255	@ 0xff
 8004666:	5299      	strh	r1, [r3, r2]
 8004668:	e029      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10d      	bne.n	800468e <UART_Start_Receive_IT+0x7a>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d104      	bne.n	8004684 <UART_Start_Receive_IT+0x70>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2260      	movs	r2, #96	@ 0x60
 800467e:	21ff      	movs	r1, #255	@ 0xff
 8004680:	5299      	strh	r1, [r3, r2]
 8004682:	e01c      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2260      	movs	r2, #96	@ 0x60
 8004688:	217f      	movs	r1, #127	@ 0x7f
 800468a:	5299      	strh	r1, [r3, r2]
 800468c:	e017      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	2380      	movs	r3, #128	@ 0x80
 8004694:	055b      	lsls	r3, r3, #21
 8004696:	429a      	cmp	r2, r3
 8004698:	d10d      	bne.n	80046b6 <UART_Start_Receive_IT+0xa2>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d104      	bne.n	80046ac <UART_Start_Receive_IT+0x98>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2260      	movs	r2, #96	@ 0x60
 80046a6:	217f      	movs	r1, #127	@ 0x7f
 80046a8:	5299      	strh	r1, [r3, r2]
 80046aa:	e008      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2260      	movs	r2, #96	@ 0x60
 80046b0:	213f      	movs	r1, #63	@ 0x3f
 80046b2:	5299      	strh	r1, [r3, r2]
 80046b4:	e003      	b.n	80046be <UART_Start_Receive_IT+0xaa>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2260      	movs	r2, #96	@ 0x60
 80046ba:	2100      	movs	r1, #0
 80046bc:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2290      	movs	r2, #144	@ 0x90
 80046c2:	2100      	movs	r1, #0
 80046c4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	228c      	movs	r2, #140	@ 0x8c
 80046ca:	2122      	movs	r1, #34	@ 0x22
 80046cc:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ce:	f3ef 8310 	mrs	r3, PRIMASK
 80046d2:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 80046d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046d8:	2301      	movs	r3, #1
 80046da:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046de:	f383 8810 	msr	PRIMASK, r3
}
 80046e2:	46c0      	nop			@ (mov r8, r8)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2101      	movs	r1, #1
 80046f0:	430a      	orrs	r2, r1
 80046f2:	609a      	str	r2, [r3, #8]
 80046f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046fa:	f383 8810 	msr	PRIMASK, r3
}
 80046fe:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004704:	2380      	movs	r3, #128	@ 0x80
 8004706:	059b      	lsls	r3, r3, #22
 8004708:	429a      	cmp	r2, r3
 800470a:	d150      	bne.n	80047ae <UART_Start_Receive_IT+0x19a>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2268      	movs	r2, #104	@ 0x68
 8004710:	5a9b      	ldrh	r3, [r3, r2]
 8004712:	1dba      	adds	r2, r7, #6
 8004714:	8812      	ldrh	r2, [r2, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d349      	bcc.n	80047ae <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	2380      	movs	r3, #128	@ 0x80
 8004720:	015b      	lsls	r3, r3, #5
 8004722:	429a      	cmp	r2, r3
 8004724:	d107      	bne.n	8004736 <UART_Start_Receive_IT+0x122>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d103      	bne.n	8004736 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4a46      	ldr	r2, [pc, #280]	@ (800484c <UART_Start_Receive_IT+0x238>)
 8004732:	675a      	str	r2, [r3, #116]	@ 0x74
 8004734:	e002      	b.n	800473c <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4a45      	ldr	r2, [pc, #276]	@ (8004850 <UART_Start_Receive_IT+0x23c>)
 800473a:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d019      	beq.n	8004778 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004744:	f3ef 8310 	mrs	r3, PRIMASK
 8004748:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 800474a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800474c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800474e:	2301      	movs	r3, #1
 8004750:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004754:	f383 8810 	msr	PRIMASK, r3
}
 8004758:	46c0      	nop			@ (mov r8, r8)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	0049      	lsls	r1, r1, #1
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800476e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004772:	f383 8810 	msr	PRIMASK, r3
}
 8004776:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004778:	f3ef 8310 	mrs	r3, PRIMASK
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800477e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004780:	657b      	str	r3, [r7, #84]	@ 0x54
 8004782:	2301      	movs	r3, #1
 8004784:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004788:	f383 8810 	msr	PRIMASK, r3
}
 800478c:	46c0      	nop			@ (mov r8, r8)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	689a      	ldr	r2, [r3, #8]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2180      	movs	r1, #128	@ 0x80
 800479a:	0549      	lsls	r1, r1, #21
 800479c:	430a      	orrs	r2, r1
 800479e:	609a      	str	r2, [r3, #8]
 80047a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047a2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a6:	f383 8810 	msr	PRIMASK, r3
}
 80047aa:	46c0      	nop			@ (mov r8, r8)
 80047ac:	e047      	b.n	800483e <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	689a      	ldr	r2, [r3, #8]
 80047b2:	2380      	movs	r3, #128	@ 0x80
 80047b4:	015b      	lsls	r3, r3, #5
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d107      	bne.n	80047ca <UART_Start_Receive_IT+0x1b6>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d103      	bne.n	80047ca <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a23      	ldr	r2, [pc, #140]	@ (8004854 <UART_Start_Receive_IT+0x240>)
 80047c6:	675a      	str	r2, [r3, #116]	@ 0x74
 80047c8:	e002      	b.n	80047d0 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4a22      	ldr	r2, [pc, #136]	@ (8004858 <UART_Start_Receive_IT+0x244>)
 80047ce:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d019      	beq.n	800480c <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047d8:	f3ef 8310 	mrs	r3, PRIMASK
 80047dc:	61fb      	str	r3, [r7, #28]
  return(result);
 80047de:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80047e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047e2:	2301      	movs	r3, #1
 80047e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	f383 8810 	msr	PRIMASK, r3
}
 80047ec:	46c0      	nop			@ (mov r8, r8)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2190      	movs	r1, #144	@ 0x90
 80047fa:	0049      	lsls	r1, r1, #1
 80047fc:	430a      	orrs	r2, r1
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004802:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	f383 8810 	msr	PRIMASK, r3
}
 800480a:	e018      	b.n	800483e <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480c:	f3ef 8310 	mrs	r3, PRIMASK
 8004810:	613b      	str	r3, [r7, #16]
  return(result);
 8004812:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004814:	653b      	str	r3, [r7, #80]	@ 0x50
 8004816:	2301      	movs	r3, #1
 8004818:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f383 8810 	msr	PRIMASK, r3
}
 8004820:	46c0      	nop			@ (mov r8, r8)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2120      	movs	r1, #32
 800482e:	430a      	orrs	r2, r1
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004834:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	f383 8810 	msr	PRIMASK, r3
}
 800483c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	0018      	movs	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	b018      	add	sp, #96	@ 0x60
 8004846:	bd80      	pop	{r7, pc}
 8004848:	000001ff 	.word	0x000001ff
 800484c:	08005079 	.word	0x08005079
 8004850:	08004d39 	.word	0x08004d39
 8004854:	08004b75 	.word	0x08004b75
 8004858:	080049b1 	.word	0x080049b1

0800485c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08e      	sub	sp, #56	@ 0x38
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004864:	f3ef 8310 	mrs	r3, PRIMASK
 8004868:	617b      	str	r3, [r7, #20]
  return(result);
 800486a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800486c:	637b      	str	r3, [r7, #52]	@ 0x34
 800486e:	2301      	movs	r3, #1
 8004870:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	f383 8810 	msr	PRIMASK, r3
}
 8004878:	46c0      	nop			@ (mov r8, r8)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4926      	ldr	r1, [pc, #152]	@ (8004920 <UART_EndRxTransfer+0xc4>)
 8004886:	400a      	ands	r2, r1
 8004888:	601a      	str	r2, [r3, #0]
 800488a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f383 8810 	msr	PRIMASK, r3
}
 8004894:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004896:	f3ef 8310 	mrs	r3, PRIMASK
 800489a:	623b      	str	r3, [r7, #32]
  return(result);
 800489c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800489e:	633b      	str	r3, [r7, #48]	@ 0x30
 80048a0:	2301      	movs	r3, #1
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a6:	f383 8810 	msr	PRIMASK, r3
}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689a      	ldr	r2, [r3, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	491b      	ldr	r1, [pc, #108]	@ (8004924 <UART_EndRxTransfer+0xc8>)
 80048b8:	400a      	ands	r2, r1
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048be:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c2:	f383 8810 	msr	PRIMASK, r3
}
 80048c6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d118      	bne.n	8004902 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d0:	f3ef 8310 	mrs	r3, PRIMASK
 80048d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80048d6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048da:	2301      	movs	r3, #1
 80048dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	46c0      	nop			@ (mov r8, r8)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2110      	movs	r1, #16
 80048f2:	438a      	bics	r2, r1
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f383 8810 	msr	PRIMASK, r3
}
 8004900:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	228c      	movs	r2, #140	@ 0x8c
 8004906:	2120      	movs	r1, #32
 8004908:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004916:	46c0      	nop			@ (mov r8, r8)
 8004918:	46bd      	mov	sp, r7
 800491a:	b00e      	add	sp, #56	@ 0x38
 800491c:	bd80      	pop	{r7, pc}
 800491e:	46c0      	nop			@ (mov r8, r8)
 8004920:	fffffedf 	.word	0xfffffedf
 8004924:	effffffe 	.word	0xeffffffe

08004928 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004934:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	225e      	movs	r2, #94	@ 0x5e
 800493a:	2100      	movs	r1, #0
 800493c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2256      	movs	r2, #86	@ 0x56
 8004942:	2100      	movs	r1, #0
 8004944:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	0018      	movs	r0, r3
 800494a:	f7ff f9c3 	bl	8003cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	46bd      	mov	sp, r7
 8004952:	b004      	add	sp, #16
 8004954:	bd80      	pop	{r7, pc}

08004956 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b086      	sub	sp, #24
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800495e:	f3ef 8310 	mrs	r3, PRIMASK
 8004962:	60bb      	str	r3, [r7, #8]
  return(result);
 8004964:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004966:	617b      	str	r3, [r7, #20]
 8004968:	2301      	movs	r3, #1
 800496a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			@ (mov r8, r8)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2140      	movs	r1, #64	@ 0x40
 8004980:	438a      	bics	r2, r1
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f383 8810 	msr	PRIMASK, r3
}
 800498e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2288      	movs	r2, #136	@ 0x88
 8004994:	2120      	movs	r1, #32
 8004996:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	0018      	movs	r0, r3
 80049a2:	f7ff f98f 	bl	8003cc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049a6:	46c0      	nop			@ (mov r8, r8)
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b006      	add	sp, #24
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b094      	sub	sp, #80	@ 0x50
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80049b8:	204e      	movs	r0, #78	@ 0x4e
 80049ba:	183b      	adds	r3, r7, r0
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	2160      	movs	r1, #96	@ 0x60
 80049c0:	5a52      	ldrh	r2, [r2, r1]
 80049c2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	228c      	movs	r2, #140	@ 0x8c
 80049c8:	589b      	ldr	r3, [r3, r2]
 80049ca:	2b22      	cmp	r3, #34	@ 0x22
 80049cc:	d000      	beq.n	80049d0 <UART_RxISR_8BIT+0x20>
 80049ce:	e0bf      	b.n	8004b50 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049d6:	214c      	movs	r1, #76	@ 0x4c
 80049d8:	187b      	adds	r3, r7, r1
 80049da:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80049dc:	187b      	adds	r3, r7, r1
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	183b      	adds	r3, r7, r0
 80049e4:	881b      	ldrh	r3, [r3, #0]
 80049e6:	b2d9      	uxtb	r1, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ec:	400a      	ands	r2, r1
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	225e      	movs	r2, #94	@ 0x5e
 8004a00:	5a9b      	ldrh	r3, [r3, r2]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b299      	uxth	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	225e      	movs	r2, #94	@ 0x5e
 8004a0c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	225e      	movs	r2, #94	@ 0x5e
 8004a12:	5a9b      	ldrh	r3, [r3, r2]
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d000      	beq.n	8004a1c <UART_RxISR_8BIT+0x6c>
 8004a1a:	e0a1      	b.n	8004b60 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a26:	2301      	movs	r3, #1
 8004a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2c:	f383 8810 	msr	PRIMASK, r3
}
 8004a30:	46c0      	nop			@ (mov r8, r8)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	494a      	ldr	r1, [pc, #296]	@ (8004b68 <UART_RxISR_8BIT+0x1b8>)
 8004a3e:	400a      	ands	r2, r1
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a48:	f383 8810 	msr	PRIMASK, r3
}
 8004a4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a52:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a56:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a58:	2301      	movs	r3, #1
 8004a5a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a5e:	f383 8810 	msr	PRIMASK, r3
}
 8004a62:	46c0      	nop			@ (mov r8, r8)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2101      	movs	r1, #1
 8004a70:	438a      	bics	r2, r1
 8004a72:	609a      	str	r2, [r3, #8]
 8004a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a76:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a7a:	f383 8810 	msr	PRIMASK, r3
}
 8004a7e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	228c      	movs	r2, #140	@ 0x8c
 8004a84:	2120      	movs	r1, #32
 8004a86:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a34      	ldr	r2, [pc, #208]	@ (8004b6c <UART_RxISR_8BIT+0x1bc>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d01f      	beq.n	8004ade <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	2380      	movs	r3, #128	@ 0x80
 8004aa6:	041b      	lsls	r3, r3, #16
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	d018      	beq.n	8004ade <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aac:	f3ef 8310 	mrs	r3, PRIMASK
 8004ab0:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ab2:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004ab4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	f383 8810 	msr	PRIMASK, r3
}
 8004ac0:	46c0      	nop			@ (mov r8, r8)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4928      	ldr	r1, [pc, #160]	@ (8004b70 <UART_RxISR_8BIT+0x1c0>)
 8004ace:	400a      	ands	r2, r1
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ad4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	f383 8810 	msr	PRIMASK, r3
}
 8004adc:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d12f      	bne.n	8004b46 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aec:	f3ef 8310 	mrs	r3, PRIMASK
 8004af0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004af2:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004af6:	2301      	movs	r3, #1
 8004af8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f383 8810 	msr	PRIMASK, r3
}
 8004b00:	46c0      	nop			@ (mov r8, r8)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2110      	movs	r1, #16
 8004b0e:	438a      	bics	r2, r1
 8004b10:	601a      	str	r2, [r3, #0]
 8004b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f383 8810 	msr	PRIMASK, r3
}
 8004b1c:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	2210      	movs	r2, #16
 8004b26:	4013      	ands	r3, r2
 8004b28:	2b10      	cmp	r3, #16
 8004b2a:	d103      	bne.n	8004b34 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2210      	movs	r2, #16
 8004b32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	225c      	movs	r2, #92	@ 0x5c
 8004b38:	5a9a      	ldrh	r2, [r3, r2]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	0011      	movs	r1, r2
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f7ff f8d0 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004b44:	e00c      	b.n	8004b60 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	0018      	movs	r0, r3
 8004b4a:	f7fb ff35 	bl	80009b8 <HAL_UART_RxCpltCallback>
}
 8004b4e:	e007      	b.n	8004b60 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	699a      	ldr	r2, [r3, #24]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2108      	movs	r1, #8
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	619a      	str	r2, [r3, #24]
}
 8004b60:	46c0      	nop			@ (mov r8, r8)
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b014      	add	sp, #80	@ 0x50
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	fffffedf 	.word	0xfffffedf
 8004b6c:	40008000 	.word	0x40008000
 8004b70:	fbffffff 	.word	0xfbffffff

08004b74 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b094      	sub	sp, #80	@ 0x50
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004b7c:	204e      	movs	r0, #78	@ 0x4e
 8004b7e:	183b      	adds	r3, r7, r0
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	2160      	movs	r1, #96	@ 0x60
 8004b84:	5a52      	ldrh	r2, [r2, r1]
 8004b86:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	228c      	movs	r2, #140	@ 0x8c
 8004b8c:	589b      	ldr	r3, [r3, r2]
 8004b8e:	2b22      	cmp	r3, #34	@ 0x22
 8004b90:	d000      	beq.n	8004b94 <UART_RxISR_16BIT+0x20>
 8004b92:	e0bf      	b.n	8004d14 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b9a:	214c      	movs	r1, #76	@ 0x4c
 8004b9c:	187b      	adds	r3, r7, r1
 8004b9e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004ba6:	187b      	adds	r3, r7, r1
 8004ba8:	183a      	adds	r2, r7, r0
 8004baa:	881b      	ldrh	r3, [r3, #0]
 8004bac:	8812      	ldrh	r2, [r2, #0]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bb4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bba:	1c9a      	adds	r2, r3, #2
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	225e      	movs	r2, #94	@ 0x5e
 8004bc4:	5a9b      	ldrh	r3, [r3, r2]
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	b299      	uxth	r1, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	225e      	movs	r2, #94	@ 0x5e
 8004bd0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	225e      	movs	r2, #94	@ 0x5e
 8004bd6:	5a9b      	ldrh	r3, [r3, r2]
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d000      	beq.n	8004be0 <UART_RxISR_16BIT+0x6c>
 8004bde:	e0a1      	b.n	8004d24 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004be0:	f3ef 8310 	mrs	r3, PRIMASK
 8004be4:	623b      	str	r3, [r7, #32]
  return(result);
 8004be6:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bea:	2301      	movs	r3, #1
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	f383 8810 	msr	PRIMASK, r3
}
 8004bf4:	46c0      	nop			@ (mov r8, r8)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	494a      	ldr	r1, [pc, #296]	@ (8004d2c <UART_RxISR_16BIT+0x1b8>)
 8004c02:	400a      	ands	r2, r1
 8004c04:	601a      	str	r2, [r3, #0]
 8004c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0c:	f383 8810 	msr	PRIMASK, r3
}
 8004c10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c12:	f3ef 8310 	mrs	r3, PRIMASK
 8004c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c22:	f383 8810 	msr	PRIMASK, r3
}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689a      	ldr	r2, [r3, #8]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2101      	movs	r1, #1
 8004c34:	438a      	bics	r2, r1
 8004c36:	609a      	str	r2, [r3, #8]
 8004c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c3a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3e:	f383 8810 	msr	PRIMASK, r3
}
 8004c42:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	228c      	movs	r2, #140	@ 0x8c
 8004c48:	2120      	movs	r1, #32
 8004c4a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a34      	ldr	r2, [pc, #208]	@ (8004d30 <UART_RxISR_16BIT+0x1bc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d01f      	beq.n	8004ca2 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	2380      	movs	r3, #128	@ 0x80
 8004c6a:	041b      	lsls	r3, r3, #16
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d018      	beq.n	8004ca2 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c70:	f3ef 8310 	mrs	r3, PRIMASK
 8004c74:	617b      	str	r3, [r7, #20]
  return(result);
 8004c76:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	f383 8810 	msr	PRIMASK, r3
}
 8004c84:	46c0      	nop			@ (mov r8, r8)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4928      	ldr	r1, [pc, #160]	@ (8004d34 <UART_RxISR_16BIT+0x1c0>)
 8004c92:	400a      	ands	r2, r1
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	f383 8810 	msr	PRIMASK, r3
}
 8004ca0:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d12f      	bne.n	8004d0a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cb6:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cba:	2301      	movs	r3, #1
 8004cbc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f383 8810 	msr	PRIMASK, r3
}
 8004cc4:	46c0      	nop			@ (mov r8, r8)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2110      	movs	r1, #16
 8004cd2:	438a      	bics	r2, r1
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f383 8810 	msr	PRIMASK, r3
}
 8004ce0:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	2210      	movs	r2, #16
 8004cea:	4013      	ands	r3, r2
 8004cec:	2b10      	cmp	r3, #16
 8004cee:	d103      	bne.n	8004cf8 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2210      	movs	r2, #16
 8004cf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	225c      	movs	r2, #92	@ 0x5c
 8004cfc:	5a9a      	ldrh	r2, [r3, r2]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	0011      	movs	r1, r2
 8004d02:	0018      	movs	r0, r3
 8004d04:	f7fe ffee 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d08:	e00c      	b.n	8004d24 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f7fb fe53 	bl	80009b8 <HAL_UART_RxCpltCallback>
}
 8004d12:	e007      	b.n	8004d24 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2108      	movs	r1, #8
 8004d20:	430a      	orrs	r2, r1
 8004d22:	619a      	str	r2, [r3, #24]
}
 8004d24:	46c0      	nop			@ (mov r8, r8)
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b014      	add	sp, #80	@ 0x50
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	fffffedf 	.word	0xfffffedf
 8004d30:	40008000 	.word	0x40008000
 8004d34:	fbffffff 	.word	0xfbffffff

08004d38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b0a0      	sub	sp, #128	@ 0x80
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004d40:	237a      	movs	r3, #122	@ 0x7a
 8004d42:	18fb      	adds	r3, r7, r3
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	2160      	movs	r1, #96	@ 0x60
 8004d48:	5a52      	ldrh	r2, [r2, r1]
 8004d4a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	228c      	movs	r2, #140	@ 0x8c
 8004d68:	589b      	ldr	r3, [r3, r2]
 8004d6a:	2b22      	cmp	r3, #34	@ 0x22
 8004d6c:	d000      	beq.n	8004d70 <UART_RxISR_8BIT_FIFOEN+0x38>
 8004d6e:	e16a      	b.n	8005046 <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004d70:	236e      	movs	r3, #110	@ 0x6e
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	2168      	movs	r1, #104	@ 0x68
 8004d78:	5a52      	ldrh	r2, [r2, r1]
 8004d7a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004d7c:	e111      	b.n	8004fa2 <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d84:	216c      	movs	r1, #108	@ 0x6c
 8004d86:	187b      	adds	r3, r7, r1
 8004d88:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004d8a:	187b      	adds	r3, r7, r1
 8004d8c:	881b      	ldrh	r3, [r3, #0]
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	237a      	movs	r3, #122	@ 0x7a
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	b2d9      	uxtb	r1, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9c:	400a      	ands	r2, r1
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	225e      	movs	r2, #94	@ 0x5e
 8004db0:	5a9b      	ldrh	r3, [r3, r2]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b299      	uxth	r1, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	225e      	movs	r2, #94	@ 0x5e
 8004dbc:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004dc6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004dc8:	2207      	movs	r2, #7
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d049      	beq.n	8004e62 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	d010      	beq.n	8004df8 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8004dd6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004dd8:	2380      	movs	r3, #128	@ 0x80
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	4013      	ands	r3, r2
 8004dde:	d00b      	beq.n	8004df8 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2201      	movs	r2, #1
 8004de6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2290      	movs	r2, #144	@ 0x90
 8004dec:	589b      	ldr	r3, [r3, r2]
 8004dee:	2201      	movs	r2, #1
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2190      	movs	r1, #144	@ 0x90
 8004df6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004df8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	d00f      	beq.n	8004e20 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004e00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e02:	2201      	movs	r2, #1
 8004e04:	4013      	ands	r3, r2
 8004e06:	d00b      	beq.n	8004e20 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2290      	movs	r2, #144	@ 0x90
 8004e14:	589b      	ldr	r3, [r3, r2]
 8004e16:	2204      	movs	r2, #4
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2190      	movs	r1, #144	@ 0x90
 8004e1e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e22:	2204      	movs	r2, #4
 8004e24:	4013      	ands	r3, r2
 8004e26:	d00f      	beq.n	8004e48 <UART_RxISR_8BIT_FIFOEN+0x110>
 8004e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d00b      	beq.n	8004e48 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2204      	movs	r2, #4
 8004e36:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2290      	movs	r2, #144	@ 0x90
 8004e3c:	589b      	ldr	r3, [r3, r2]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	431a      	orrs	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2190      	movs	r1, #144	@ 0x90
 8004e46:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2290      	movs	r2, #144	@ 0x90
 8004e4c:	589b      	ldr	r3, [r3, r2]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d007      	beq.n	8004e62 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	0018      	movs	r0, r3
 8004e56:	f7fe ff3d 	bl	8003cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2290      	movs	r2, #144	@ 0x90
 8004e5e:	2100      	movs	r1, #0
 8004e60:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	225e      	movs	r2, #94	@ 0x5e
 8004e66:	5a9b      	ldrh	r3, [r3, r2]
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d000      	beq.n	8004e70 <UART_RxISR_8BIT_FIFOEN+0x138>
 8004e6e:	e098      	b.n	8004fa2 <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e70:	f3ef 8310 	mrs	r3, PRIMASK
 8004e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8004e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e80:	f383 8810 	msr	PRIMASK, r3
}
 8004e84:	46c0      	nop			@ (mov r8, r8)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4973      	ldr	r1, [pc, #460]	@ (8005060 <UART_RxISR_8BIT_FIFOEN+0x328>)
 8004e92:	400a      	ands	r2, r1
 8004e94:	601a      	str	r2, [r3, #0]
 8004e96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e98:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e9c:	f383 8810 	msr	PRIMASK, r3
}
 8004ea0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ea2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ea6:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8004ea8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004eaa:	667b      	str	r3, [r7, #100]	@ 0x64
 8004eac:	2301      	movs	r3, #1
 8004eae:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004eb2:	f383 8810 	msr	PRIMASK, r3
}
 8004eb6:	46c0      	nop			@ (mov r8, r8)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689a      	ldr	r2, [r3, #8]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4968      	ldr	r1, [pc, #416]	@ (8005064 <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8004ec4:	400a      	ands	r2, r1
 8004ec6:	609a      	str	r2, [r3, #8]
 8004ec8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ece:	f383 8810 	msr	PRIMASK, r3
}
 8004ed2:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	228c      	movs	r2, #140	@ 0x8c
 8004ed8:	2120      	movs	r1, #32
 8004eda:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a5e      	ldr	r2, [pc, #376]	@ (8005068 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d01f      	beq.n	8004f32 <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	2380      	movs	r3, #128	@ 0x80
 8004efa:	041b      	lsls	r3, r3, #16
 8004efc:	4013      	ands	r3, r2
 8004efe:	d018      	beq.n	8004f32 <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f00:	f3ef 8310 	mrs	r3, PRIMASK
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f08:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	f383 8810 	msr	PRIMASK, r3
}
 8004f14:	46c0      	nop			@ (mov r8, r8)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4952      	ldr	r1, [pc, #328]	@ (800506c <UART_RxISR_8BIT_FIFOEN+0x334>)
 8004f22:	400a      	ands	r2, r1
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f28:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f2c:	f383 8810 	msr	PRIMASK, r3
}
 8004f30:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d12f      	bne.n	8004f9a <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f40:	f3ef 8310 	mrs	r3, PRIMASK
 8004f44:	623b      	str	r3, [r7, #32]
  return(result);
 8004f46:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f50:	f383 8810 	msr	PRIMASK, r3
}
 8004f54:	46c0      	nop			@ (mov r8, r8)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2110      	movs	r1, #16
 8004f62:	438a      	bics	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	f383 8810 	msr	PRIMASK, r3
}
 8004f70:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	2210      	movs	r2, #16
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d103      	bne.n	8004f88 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2210      	movs	r2, #16
 8004f86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	225c      	movs	r2, #92	@ 0x5c
 8004f8c:	5a9a      	ldrh	r2, [r3, r2]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	0011      	movs	r1, r2
 8004f92:	0018      	movs	r0, r3
 8004f94:	f7fe fea6 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
 8004f98:	e003      	b.n	8004fa2 <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	f7fb fd0b 	bl	80009b8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004fa2:	236e      	movs	r3, #110	@ 0x6e
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	881b      	ldrh	r3, [r3, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d004      	beq.n	8004fb6 <UART_RxISR_8BIT_FIFOEN+0x27e>
 8004fac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004fae:	2220      	movs	r2, #32
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d000      	beq.n	8004fb6 <UART_RxISR_8BIT_FIFOEN+0x27e>
 8004fb4:	e6e3      	b.n	8004d7e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004fb6:	205a      	movs	r0, #90	@ 0x5a
 8004fb8:	183b      	adds	r3, r7, r0
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	215e      	movs	r1, #94	@ 0x5e
 8004fbe:	5a52      	ldrh	r2, [r2, r1]
 8004fc0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004fc2:	0001      	movs	r1, r0
 8004fc4:	187b      	adds	r3, r7, r1
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d044      	beq.n	8005056 <UART_RxISR_8BIT_FIFOEN+0x31e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2268      	movs	r2, #104	@ 0x68
 8004fd0:	5a9b      	ldrh	r3, [r3, r2]
 8004fd2:	187a      	adds	r2, r7, r1
 8004fd4:	8812      	ldrh	r2, [r2, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d23d      	bcs.n	8005056 <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fda:	f3ef 8310 	mrs	r3, PRIMASK
 8004fde:	60bb      	str	r3, [r7, #8]
  return(result);
 8004fe0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004fe2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f383 8810 	msr	PRIMASK, r3
}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	491d      	ldr	r1, [pc, #116]	@ (8005070 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8004ffc:	400a      	ands	r2, r1
 8004ffe:	609a      	str	r2, [r3, #8]
 8005000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005002:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f383 8810 	msr	PRIMASK, r3
}
 800500a:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a19      	ldr	r2, [pc, #100]	@ (8005074 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8005010:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005012:	f3ef 8310 	mrs	r3, PRIMASK
 8005016:	617b      	str	r3, [r7, #20]
  return(result);
 8005018:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800501a:	653b      	str	r3, [r7, #80]	@ 0x50
 800501c:	2301      	movs	r3, #1
 800501e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	f383 8810 	msr	PRIMASK, r3
}
 8005026:	46c0      	nop			@ (mov r8, r8)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2120      	movs	r1, #32
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800503a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	f383 8810 	msr	PRIMASK, r3
}
 8005042:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005044:	e007      	b.n	8005056 <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	699a      	ldr	r2, [r3, #24]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2108      	movs	r1, #8
 8005052:	430a      	orrs	r2, r1
 8005054:	619a      	str	r2, [r3, #24]
}
 8005056:	46c0      	nop			@ (mov r8, r8)
 8005058:	46bd      	mov	sp, r7
 800505a:	b020      	add	sp, #128	@ 0x80
 800505c:	bd80      	pop	{r7, pc}
 800505e:	46c0      	nop			@ (mov r8, r8)
 8005060:	fffffeff 	.word	0xfffffeff
 8005064:	effffffe 	.word	0xeffffffe
 8005068:	40008000 	.word	0x40008000
 800506c:	fbffffff 	.word	0xfbffffff
 8005070:	efffffff 	.word	0xefffffff
 8005074:	080049b1 	.word	0x080049b1

08005078 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b0a2      	sub	sp, #136	@ 0x88
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005080:	2382      	movs	r3, #130	@ 0x82
 8005082:	18fb      	adds	r3, r7, r3
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	2160      	movs	r1, #96	@ 0x60
 8005088:	5a52      	ldrh	r2, [r2, r1]
 800508a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	2284      	movs	r2, #132	@ 0x84
 8005094:	18ba      	adds	r2, r7, r2
 8005096:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	228c      	movs	r2, #140	@ 0x8c
 80050ac:	589b      	ldr	r3, [r3, r2]
 80050ae:	2b22      	cmp	r3, #34	@ 0x22
 80050b0:	d000      	beq.n	80050b4 <UART_RxISR_16BIT_FIFOEN+0x3c>
 80050b2:	e174      	b.n	800539e <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80050b4:	2376      	movs	r3, #118	@ 0x76
 80050b6:	18fb      	adds	r3, r7, r3
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	2168      	movs	r1, #104	@ 0x68
 80050bc:	5a52      	ldrh	r2, [r2, r1]
 80050be:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80050c0:	e119      	b.n	80052f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050c8:	2174      	movs	r1, #116	@ 0x74
 80050ca:	187b      	adds	r3, r7, r1
 80050cc:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d2:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 80050d4:	187b      	adds	r3, r7, r1
 80050d6:	2282      	movs	r2, #130	@ 0x82
 80050d8:	18ba      	adds	r2, r7, r2
 80050da:	881b      	ldrh	r3, [r3, #0]
 80050dc:	8812      	ldrh	r2, [r2, #0]
 80050de:	4013      	ands	r3, r2
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ea:	1c9a      	adds	r2, r3, #2
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	225e      	movs	r2, #94	@ 0x5e
 80050f4:	5a9b      	ldrh	r3, [r3, r2]
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b299      	uxth	r1, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	225e      	movs	r2, #94	@ 0x5e
 8005100:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	2184      	movs	r1, #132	@ 0x84
 800510a:	187a      	adds	r2, r7, r1
 800510c:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800510e:	187b      	adds	r3, r7, r1
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2207      	movs	r2, #7
 8005114:	4013      	ands	r3, r2
 8005116:	d04e      	beq.n	80051b6 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005118:	187b      	adds	r3, r7, r1
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2201      	movs	r2, #1
 800511e:	4013      	ands	r3, r2
 8005120:	d010      	beq.n	8005144 <UART_RxISR_16BIT_FIFOEN+0xcc>
 8005122:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005124:	2380      	movs	r3, #128	@ 0x80
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	4013      	ands	r3, r2
 800512a:	d00b      	beq.n	8005144 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2201      	movs	r2, #1
 8005132:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2290      	movs	r2, #144	@ 0x90
 8005138:	589b      	ldr	r3, [r3, r2]
 800513a:	2201      	movs	r2, #1
 800513c:	431a      	orrs	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2190      	movs	r1, #144	@ 0x90
 8005142:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005144:	2384      	movs	r3, #132	@ 0x84
 8005146:	18fb      	adds	r3, r7, r3
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2202      	movs	r2, #2
 800514c:	4013      	ands	r3, r2
 800514e:	d00f      	beq.n	8005170 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8005150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005152:	2201      	movs	r2, #1
 8005154:	4013      	ands	r3, r2
 8005156:	d00b      	beq.n	8005170 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2202      	movs	r2, #2
 800515e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2290      	movs	r2, #144	@ 0x90
 8005164:	589b      	ldr	r3, [r3, r2]
 8005166:	2204      	movs	r2, #4
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2190      	movs	r1, #144	@ 0x90
 800516e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005170:	2384      	movs	r3, #132	@ 0x84
 8005172:	18fb      	adds	r3, r7, r3
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2204      	movs	r2, #4
 8005178:	4013      	ands	r3, r2
 800517a:	d00f      	beq.n	800519c <UART_RxISR_16BIT_FIFOEN+0x124>
 800517c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800517e:	2201      	movs	r2, #1
 8005180:	4013      	ands	r3, r2
 8005182:	d00b      	beq.n	800519c <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2204      	movs	r2, #4
 800518a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2290      	movs	r2, #144	@ 0x90
 8005190:	589b      	ldr	r3, [r3, r2]
 8005192:	2202      	movs	r2, #2
 8005194:	431a      	orrs	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2190      	movs	r1, #144	@ 0x90
 800519a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2290      	movs	r2, #144	@ 0x90
 80051a0:	589b      	ldr	r3, [r3, r2]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d007      	beq.n	80051b6 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	0018      	movs	r0, r3
 80051aa:	f7fe fd93 	bl	8003cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2290      	movs	r2, #144	@ 0x90
 80051b2:	2100      	movs	r1, #0
 80051b4:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	225e      	movs	r2, #94	@ 0x5e
 80051ba:	5a9b      	ldrh	r3, [r3, r2]
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d000      	beq.n	80051c4 <UART_RxISR_16BIT_FIFOEN+0x14c>
 80051c2:	e098      	b.n	80052f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051c4:	f3ef 8310 	mrs	r3, PRIMASK
 80051c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80051ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051ce:	2301      	movs	r3, #1
 80051d0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051d4:	f383 8810 	msr	PRIMASK, r3
}
 80051d8:	46c0      	nop			@ (mov r8, r8)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4974      	ldr	r1, [pc, #464]	@ (80053b8 <UART_RxISR_16BIT_FIFOEN+0x340>)
 80051e6:	400a      	ands	r2, r1
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ec:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051f0:	f383 8810 	msr	PRIMASK, r3
}
 80051f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f6:	f3ef 8310 	mrs	r3, PRIMASK
 80051fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80051fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005200:	2301      	movs	r3, #1
 8005202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005206:	f383 8810 	msr	PRIMASK, r3
}
 800520a:	46c0      	nop			@ (mov r8, r8)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	689a      	ldr	r2, [r3, #8]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4969      	ldr	r1, [pc, #420]	@ (80053bc <UART_RxISR_16BIT_FIFOEN+0x344>)
 8005218:	400a      	ands	r2, r1
 800521a:	609a      	str	r2, [r3, #8]
 800521c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800521e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005222:	f383 8810 	msr	PRIMASK, r3
}
 8005226:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	228c      	movs	r2, #140	@ 0x8c
 800522c:	2120      	movs	r1, #32
 800522e:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a5f      	ldr	r2, [pc, #380]	@ (80053c0 <UART_RxISR_16BIT_FIFOEN+0x348>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d01f      	beq.n	8005286 <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	2380      	movs	r3, #128	@ 0x80
 800524e:	041b      	lsls	r3, r3, #16
 8005250:	4013      	ands	r3, r2
 8005252:	d018      	beq.n	8005286 <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005254:	f3ef 8310 	mrs	r3, PRIMASK
 8005258:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800525c:	667b      	str	r3, [r7, #100]	@ 0x64
 800525e:	2301      	movs	r3, #1
 8005260:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005264:	f383 8810 	msr	PRIMASK, r3
}
 8005268:	46c0      	nop			@ (mov r8, r8)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4953      	ldr	r1, [pc, #332]	@ (80053c4 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8005276:	400a      	ands	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800527c:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800527e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005280:	f383 8810 	msr	PRIMASK, r3
}
 8005284:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800528a:	2b01      	cmp	r3, #1
 800528c:	d12f      	bne.n	80052ee <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005294:	f3ef 8310 	mrs	r3, PRIMASK
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800529c:	663b      	str	r3, [r7, #96]	@ 0x60
 800529e:	2301      	movs	r3, #1
 80052a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a4:	f383 8810 	msr	PRIMASK, r3
}
 80052a8:	46c0      	nop			@ (mov r8, r8)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2110      	movs	r1, #16
 80052b6:	438a      	bics	r2, r1
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c0:	f383 8810 	msr	PRIMASK, r3
}
 80052c4:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	2210      	movs	r2, #16
 80052ce:	4013      	ands	r3, r2
 80052d0:	2b10      	cmp	r3, #16
 80052d2:	d103      	bne.n	80052dc <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2210      	movs	r2, #16
 80052da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	225c      	movs	r2, #92	@ 0x5c
 80052e0:	5a9a      	ldrh	r2, [r3, r2]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	0011      	movs	r1, r2
 80052e6:	0018      	movs	r0, r3
 80052e8:	f7fe fcfc 	bl	8003ce4 <HAL_UARTEx_RxEventCallback>
 80052ec:	e003      	b.n	80052f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	0018      	movs	r0, r3
 80052f2:	f7fb fb61 	bl	80009b8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80052f6:	2376      	movs	r3, #118	@ 0x76
 80052f8:	18fb      	adds	r3, r7, r3
 80052fa:	881b      	ldrh	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d006      	beq.n	800530e <UART_RxISR_16BIT_FIFOEN+0x296>
 8005300:	2384      	movs	r3, #132	@ 0x84
 8005302:	18fb      	adds	r3, r7, r3
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2220      	movs	r2, #32
 8005308:	4013      	ands	r3, r2
 800530a:	d000      	beq.n	800530e <UART_RxISR_16BIT_FIFOEN+0x296>
 800530c:	e6d9      	b.n	80050c2 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800530e:	205e      	movs	r0, #94	@ 0x5e
 8005310:	183b      	adds	r3, r7, r0
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	215e      	movs	r1, #94	@ 0x5e
 8005316:	5a52      	ldrh	r2, [r2, r1]
 8005318:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800531a:	0001      	movs	r1, r0
 800531c:	187b      	adds	r3, r7, r1
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d044      	beq.n	80053ae <UART_RxISR_16BIT_FIFOEN+0x336>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2268      	movs	r2, #104	@ 0x68
 8005328:	5a9b      	ldrh	r3, [r3, r2]
 800532a:	187a      	adds	r2, r7, r1
 800532c:	8812      	ldrh	r2, [r2, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d23d      	bcs.n	80053ae <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005332:	f3ef 8310 	mrs	r3, PRIMASK
 8005336:	60fb      	str	r3, [r7, #12]
  return(result);
 8005338:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800533a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800533c:	2301      	movs	r3, #1
 800533e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f383 8810 	msr	PRIMASK, r3
}
 8005346:	46c0      	nop			@ (mov r8, r8)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	491d      	ldr	r1, [pc, #116]	@ (80053c8 <UART_RxISR_16BIT_FIFOEN+0x350>)
 8005354:	400a      	ands	r2, r1
 8005356:	609a      	str	r2, [r3, #8]
 8005358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f383 8810 	msr	PRIMASK, r3
}
 8005362:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a19      	ldr	r2, [pc, #100]	@ (80053cc <UART_RxISR_16BIT_FIFOEN+0x354>)
 8005368:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800536a:	f3ef 8310 	mrs	r3, PRIMASK
 800536e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005370:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005372:	657b      	str	r3, [r7, #84]	@ 0x54
 8005374:	2301      	movs	r3, #1
 8005376:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	f383 8810 	msr	PRIMASK, r3
}
 800537e:	46c0      	nop			@ (mov r8, r8)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2120      	movs	r1, #32
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005392:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	f383 8810 	msr	PRIMASK, r3
}
 800539a:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800539c:	e007      	b.n	80053ae <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699a      	ldr	r2, [r3, #24]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2108      	movs	r1, #8
 80053aa:	430a      	orrs	r2, r1
 80053ac:	619a      	str	r2, [r3, #24]
}
 80053ae:	46c0      	nop			@ (mov r8, r8)
 80053b0:	46bd      	mov	sp, r7
 80053b2:	b022      	add	sp, #136	@ 0x88
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	46c0      	nop			@ (mov r8, r8)
 80053b8:	fffffeff 	.word	0xfffffeff
 80053bc:	effffffe 	.word	0xeffffffe
 80053c0:	40008000 	.word	0x40008000
 80053c4:	fbffffff 	.word	0xfbffffff
 80053c8:	efffffff 	.word	0xefffffff
 80053cc:	08004b75 	.word	0x08004b75

080053d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80053d8:	46c0      	nop			@ (mov r8, r8)
 80053da:	46bd      	mov	sp, r7
 80053dc:	b002      	add	sp, #8
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80053e8:	46c0      	nop			@ (mov r8, r8)
 80053ea:	46bd      	mov	sp, r7
 80053ec:	b002      	add	sp, #8
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80053f8:	46c0      	nop			@ (mov r8, r8)
 80053fa:	46bd      	mov	sp, r7
 80053fc:	b002      	add	sp, #8
 80053fe:	bd80      	pop	{r7, pc}

08005400 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2284      	movs	r2, #132	@ 0x84
 800540c:	5c9b      	ldrb	r3, [r3, r2]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d101      	bne.n	8005416 <HAL_UARTEx_DisableFifoMode+0x16>
 8005412:	2302      	movs	r3, #2
 8005414:	e027      	b.n	8005466 <HAL_UARTEx_DisableFifoMode+0x66>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2284      	movs	r2, #132	@ 0x84
 800541a:	2101      	movs	r1, #1
 800541c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2288      	movs	r2, #136	@ 0x88
 8005422:	2124      	movs	r1, #36	@ 0x24
 8005424:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2101      	movs	r1, #1
 800543a:	438a      	bics	r2, r1
 800543c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a0b      	ldr	r2, [pc, #44]	@ (8005470 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005442:	4013      	ands	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2288      	movs	r2, #136	@ 0x88
 8005458:	2120      	movs	r1, #32
 800545a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2284      	movs	r2, #132	@ 0x84
 8005460:	2100      	movs	r1, #0
 8005462:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	0018      	movs	r0, r3
 8005468:	46bd      	mov	sp, r7
 800546a:	b004      	add	sp, #16
 800546c:	bd80      	pop	{r7, pc}
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	dfffffff 	.word	0xdfffffff

08005474 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2284      	movs	r2, #132	@ 0x84
 8005482:	5c9b      	ldrb	r3, [r3, r2]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005488:	2302      	movs	r3, #2
 800548a:	e02e      	b.n	80054ea <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2284      	movs	r2, #132	@ 0x84
 8005490:	2101      	movs	r1, #1
 8005492:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2288      	movs	r2, #136	@ 0x88
 8005498:	2124      	movs	r1, #36	@ 0x24
 800549a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2101      	movs	r1, #1
 80054b0:	438a      	bics	r2, r1
 80054b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	08d9      	lsrs	r1, r3, #3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	0018      	movs	r0, r3
 80054cc:	f000 f854 	bl	8005578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2288      	movs	r2, #136	@ 0x88
 80054dc:	2120      	movs	r1, #32
 80054de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2284      	movs	r2, #132	@ 0x84
 80054e4:	2100      	movs	r1, #0
 80054e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	0018      	movs	r0, r3
 80054ec:	46bd      	mov	sp, r7
 80054ee:	b004      	add	sp, #16
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2284      	movs	r2, #132	@ 0x84
 8005502:	5c9b      	ldrb	r3, [r3, r2]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005508:	2302      	movs	r3, #2
 800550a:	e02f      	b.n	800556c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2284      	movs	r2, #132	@ 0x84
 8005510:	2101      	movs	r1, #1
 8005512:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2288      	movs	r2, #136	@ 0x88
 8005518:	2124      	movs	r1, #36	@ 0x24
 800551a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2101      	movs	r1, #1
 8005530:	438a      	bics	r2, r1
 8005532:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	4a0e      	ldr	r2, [pc, #56]	@ (8005574 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800553c:	4013      	ands	r3, r2
 800553e:	0019      	movs	r1, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	0018      	movs	r0, r3
 800554e:	f000 f813 	bl	8005578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2288      	movs	r2, #136	@ 0x88
 800555e:	2120      	movs	r1, #32
 8005560:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2284      	movs	r2, #132	@ 0x84
 8005566:	2100      	movs	r1, #0
 8005568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	0018      	movs	r0, r3
 800556e:	46bd      	mov	sp, r7
 8005570:	b004      	add	sp, #16
 8005572:	bd80      	pop	{r7, pc}
 8005574:	f1ffffff 	.word	0xf1ffffff

08005578 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005584:	2b00      	cmp	r3, #0
 8005586:	d108      	bne.n	800559a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	226a      	movs	r2, #106	@ 0x6a
 800558c:	2101      	movs	r1, #1
 800558e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2268      	movs	r2, #104	@ 0x68
 8005594:	2101      	movs	r1, #1
 8005596:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005598:	e043      	b.n	8005622 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800559a:	260f      	movs	r6, #15
 800559c:	19bb      	adds	r3, r7, r6
 800559e:	2208      	movs	r2, #8
 80055a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80055a2:	200e      	movs	r0, #14
 80055a4:	183b      	adds	r3, r7, r0
 80055a6:	2208      	movs	r2, #8
 80055a8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	0e5b      	lsrs	r3, r3, #25
 80055b2:	b2da      	uxtb	r2, r3
 80055b4:	240d      	movs	r4, #13
 80055b6:	193b      	adds	r3, r7, r4
 80055b8:	2107      	movs	r1, #7
 80055ba:	400a      	ands	r2, r1
 80055bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	0f5b      	lsrs	r3, r3, #29
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	250c      	movs	r5, #12
 80055ca:	197b      	adds	r3, r7, r5
 80055cc:	2107      	movs	r1, #7
 80055ce:	400a      	ands	r2, r1
 80055d0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055d2:	183b      	adds	r3, r7, r0
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	197a      	adds	r2, r7, r5
 80055d8:	7812      	ldrb	r2, [r2, #0]
 80055da:	4914      	ldr	r1, [pc, #80]	@ (800562c <UARTEx_SetNbDataToProcess+0xb4>)
 80055dc:	5c8a      	ldrb	r2, [r1, r2]
 80055de:	435a      	muls	r2, r3
 80055e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80055e2:	197b      	adds	r3, r7, r5
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	4a12      	ldr	r2, [pc, #72]	@ (8005630 <UARTEx_SetNbDataToProcess+0xb8>)
 80055e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055ea:	0019      	movs	r1, r3
 80055ec:	f7fa fe28 	bl	8000240 <__divsi3>
 80055f0:	0003      	movs	r3, r0
 80055f2:	b299      	uxth	r1, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	226a      	movs	r2, #106	@ 0x6a
 80055f8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055fa:	19bb      	adds	r3, r7, r6
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	193a      	adds	r2, r7, r4
 8005600:	7812      	ldrb	r2, [r2, #0]
 8005602:	490a      	ldr	r1, [pc, #40]	@ (800562c <UARTEx_SetNbDataToProcess+0xb4>)
 8005604:	5c8a      	ldrb	r2, [r1, r2]
 8005606:	435a      	muls	r2, r3
 8005608:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800560a:	193b      	adds	r3, r7, r4
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	4a08      	ldr	r2, [pc, #32]	@ (8005630 <UARTEx_SetNbDataToProcess+0xb8>)
 8005610:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005612:	0019      	movs	r1, r3
 8005614:	f7fa fe14 	bl	8000240 <__divsi3>
 8005618:	0003      	movs	r3, r0
 800561a:	b299      	uxth	r1, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2268      	movs	r2, #104	@ 0x68
 8005620:	5299      	strh	r1, [r3, r2]
}
 8005622:	46c0      	nop			@ (mov r8, r8)
 8005624:	46bd      	mov	sp, r7
 8005626:	b005      	add	sp, #20
 8005628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800562a:	46c0      	nop			@ (mov r8, r8)
 800562c:	080071e8 	.word	0x080071e8
 8005630:	080071f0 	.word	0x080071f0

08005634 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	0002      	movs	r2, r0
 800563c:	1dbb      	adds	r3, r7, #6
 800563e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005640:	2300      	movs	r3, #0
 8005642:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005644:	1dbb      	adds	r3, r7, #6
 8005646:	2200      	movs	r2, #0
 8005648:	5e9b      	ldrsh	r3, [r3, r2]
 800564a:	2b84      	cmp	r3, #132	@ 0x84
 800564c:	d006      	beq.n	800565c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800564e:	1dbb      	adds	r3, r7, #6
 8005650:	2200      	movs	r2, #0
 8005652:	5e9a      	ldrsh	r2, [r3, r2]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	18d3      	adds	r3, r2, r3
 8005658:	3303      	adds	r3, #3
 800565a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800565c:	68fb      	ldr	r3, [r7, #12]
}
 800565e:	0018      	movs	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	b004      	add	sp, #16
 8005664:	bd80      	pop	{r7, pc}

08005666 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800566a:	f000 fa55 	bl	8005b18 <vTaskStartScheduler>
  
  return osOK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	0018      	movs	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005676:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005678:	b087      	sub	sp, #28
 800567a:	af02      	add	r7, sp, #8
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685c      	ldr	r4, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800568c:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2208      	movs	r2, #8
 8005692:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005694:	0018      	movs	r0, r3
 8005696:	f7ff ffcd 	bl	8005634 <makeFreeRtosPriority>
 800569a:	0001      	movs	r1, r0
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	230c      	movs	r3, #12
 80056a0:	18fb      	adds	r3, r7, r3
 80056a2:	9301      	str	r3, [sp, #4]
 80056a4:	9100      	str	r1, [sp, #0]
 80056a6:	0013      	movs	r3, r2
 80056a8:	0032      	movs	r2, r6
 80056aa:	0029      	movs	r1, r5
 80056ac:	0020      	movs	r0, r4
 80056ae:	f000 f8c7 	bl	8005840 <xTaskCreate>
 80056b2:	0003      	movs	r3, r0
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d001      	beq.n	80056bc <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	e000      	b.n	80056be <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 80056bc:	68fb      	ldr	r3, [r7, #12]
}
 80056be:	0018      	movs	r0, r3
 80056c0:	46bd      	mov	sp, r7
 80056c2:	b005      	add	sp, #20
 80056c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b084      	sub	sp, #16
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <osDelay+0x16>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	e000      	b.n	80056de <osDelay+0x18>
 80056dc:	2301      	movs	r3, #1
 80056de:	0018      	movs	r0, r3
 80056e0:	f000 f9f4 	bl	8005acc <vTaskDelay>
  
  return osOK;
 80056e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80056e6:	0018      	movs	r0, r3
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b004      	add	sp, #16
 80056ec:	bd80      	pop	{r7, pc}

080056ee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b082      	sub	sp, #8
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3308      	adds	r3, #8
 80056fa:	001a      	movs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	4252      	negs	r2, r2
 8005706:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	3308      	adds	r3, #8
 800570c:	001a      	movs	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	3308      	adds	r3, #8
 8005716:	001a      	movs	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	46bd      	mov	sp, r7
 8005726:	b002      	add	sp, #8
 8005728:	bd80      	pop	{r7, pc}

0800572a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b082      	sub	sp, #8
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005738:	46c0      	nop			@ (mov r8, r8)
 800573a:	46bd      	mov	sp, r7
 800573c:	b002      	add	sp, #8
 800573e:	bd80      	pop	{r7, pc}

08005740 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689a      	ldr	r2, [r3, #8]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	683a      	ldr	r2, [r7, #0]
 800576a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	601a      	str	r2, [r3, #0]
}
 800577c:	46c0      	nop			@ (mov r8, r8)
 800577e:	46bd      	mov	sp, r7
 8005780:	b004      	add	sp, #16
 8005782:	bd80      	pop	{r7, pc}

08005784 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	3301      	adds	r3, #1
 8005798:	d103      	bne.n	80057a2 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	60fb      	str	r3, [r7, #12]
 80057a0:	e00c      	b.n	80057bc <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	3308      	adds	r3, #8
 80057a6:	60fb      	str	r3, [r7, #12]
 80057a8:	e002      	b.n	80057b0 <vListInsert+0x2c>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	60fb      	str	r3, [r7, #12]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d2f6      	bcs.n	80057aa <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	601a      	str	r2, [r3, #0]
}
 80057e8:	46c0      	nop			@ (mov r8, r8)
 80057ea:	46bd      	mov	sp, r7
 80057ec:	b004      	add	sp, #16
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6892      	ldr	r2, [r2, #8]
 8005806:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6852      	ldr	r2, [r2, #4]
 8005810:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	429a      	cmp	r2, r3
 800581a:	d103      	bne.n	8005824 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	1e5a      	subs	r2, r3, #1
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
}
 8005838:	0018      	movs	r0, r3
 800583a:	46bd      	mov	sp, r7
 800583c:	b004      	add	sp, #16
 800583e:	bd80      	pop	{r7, pc}

08005840 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b08d      	sub	sp, #52	@ 0x34
 8005844:	af04      	add	r7, sp, #16
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	603b      	str	r3, [r7, #0]
 800584c:	1dbb      	adds	r3, r7, #6
 800584e:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005850:	1dbb      	adds	r3, r7, #6
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	0018      	movs	r0, r3
 8005858:	f000 fd7a 	bl	8006350 <pvPortMalloc>
 800585c:	0003      	movs	r3, r0
 800585e:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d010      	beq.n	8005888 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005866:	20a0      	movs	r0, #160	@ 0xa0
 8005868:	f000 fd72 	bl	8006350 <pvPortMalloc>
 800586c:	0003      	movs	r3, r0
 800586e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	631a      	str	r2, [r3, #48]	@ 0x30
 800587c:	e006      	b.n	800588c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	0018      	movs	r0, r3
 8005882:	f000 fe15 	bl	80064b0 <vPortFree>
 8005886:	e001      	b.n	800588c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005888:	2300      	movs	r3, #0
 800588a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d016      	beq.n	80058c0 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005892:	1dbb      	adds	r3, r7, #6
 8005894:	881a      	ldrh	r2, [r3, #0]
 8005896:	683c      	ldr	r4, [r7, #0]
 8005898:	68b9      	ldr	r1, [r7, #8]
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	2300      	movs	r3, #0
 800589e:	9303      	str	r3, [sp, #12]
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	9302      	str	r3, [sp, #8]
 80058a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	0023      	movs	r3, r4
 80058ae:	f000 f80f 	bl	80058d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	0018      	movs	r0, r3
 80058b6:	f000 f8a5 	bl	8005a04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058ba:	2301      	movs	r3, #1
 80058bc:	61bb      	str	r3, [r7, #24]
 80058be:	e002      	b.n	80058c6 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058c0:	2301      	movs	r3, #1
 80058c2:	425b      	negs	r3, r3
 80058c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058c6:	69bb      	ldr	r3, [r7, #24]
	}
 80058c8:	0018      	movs	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b009      	add	sp, #36	@ 0x24
 80058ce:	bd90      	pop	{r4, r7, pc}

080058d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
 80058dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4943      	ldr	r1, [pc, #268]	@ (80059f4 <prvInitialiseNewTask+0x124>)
 80058e6:	468c      	mov	ip, r1
 80058e8:	4463      	add	r3, ip
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	18d3      	adds	r3, r2, r3
 80058ee:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	2207      	movs	r2, #7
 80058f4:	4393      	bics	r3, r2
 80058f6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	2207      	movs	r2, #7
 80058fc:	4013      	ands	r3, r2
 80058fe:	d002      	beq.n	8005906 <prvInitialiseNewTask+0x36>
 8005900:	b672      	cpsid	i
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	e7fd      	b.n	8005902 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d020      	beq.n	800594e <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800590c:	2300      	movs	r3, #0
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	e013      	b.n	800593a <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	18d3      	adds	r3, r2, r3
 8005918:	7818      	ldrb	r0, [r3, #0]
 800591a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800591c:	2134      	movs	r1, #52	@ 0x34
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	18d3      	adds	r3, r2, r3
 8005922:	185b      	adds	r3, r3, r1
 8005924:	1c02      	adds	r2, r0, #0
 8005926:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	18d3      	adds	r3, r2, r3
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d006      	beq.n	8005942 <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	3301      	adds	r3, #1
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	2b0f      	cmp	r3, #15
 800593e:	d9e8      	bls.n	8005912 <prvInitialiseNewTask+0x42>
 8005940:	e000      	b.n	8005944 <prvInitialiseNewTask+0x74>
			{
				break;
 8005942:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	2243      	movs	r2, #67	@ 0x43
 8005948:	2100      	movs	r1, #0
 800594a:	5499      	strb	r1, [r3, r2]
 800594c:	e003      	b.n	8005956 <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005950:	2234      	movs	r2, #52	@ 0x34
 8005952:	2100      	movs	r1, #0
 8005954:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	2b06      	cmp	r3, #6
 800595a:	d901      	bls.n	8005960 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800595c:	2306      	movs	r3, #6
 800595e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005962:	6a3a      	ldr	r2, [r7, #32]
 8005964:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005968:	6a3a      	ldr	r2, [r7, #32]
 800596a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596e:	2200      	movs	r2, #0
 8005970:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005974:	3304      	adds	r3, #4
 8005976:	0018      	movs	r0, r3
 8005978:	f7ff fed7 	bl	800572a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800597c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597e:	3318      	adds	r3, #24
 8005980:	0018      	movs	r0, r3
 8005982:	f7ff fed2 	bl	800572a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005988:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800598a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800598c:	6a3b      	ldr	r3, [r7, #32]
 800598e:	2207      	movs	r2, #7
 8005990:	1ad2      	subs	r2, r2, r3
 8005992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005994:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005998:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800599a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800599c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599e:	2298      	movs	r2, #152	@ 0x98
 80059a0:	2100      	movs	r1, #0
 80059a2:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a6:	229c      	movs	r2, #156	@ 0x9c
 80059a8:	2100      	movs	r1, #0
 80059aa:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ae:	334c      	adds	r3, #76	@ 0x4c
 80059b0:	224c      	movs	r2, #76	@ 0x4c
 80059b2:	2100      	movs	r1, #0
 80059b4:	0018      	movs	r0, r3
 80059b6:	f000 fea3 	bl	8006700 <memset>
 80059ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059bc:	4a0e      	ldr	r2, [pc, #56]	@ (80059f8 <prvInitialiseNewTask+0x128>)
 80059be:	651a      	str	r2, [r3, #80]	@ 0x50
 80059c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c2:	4a0e      	ldr	r2, [pc, #56]	@ (80059fc <prvInitialiseNewTask+0x12c>)
 80059c4:	655a      	str	r2, [r3, #84]	@ 0x54
 80059c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005a00 <prvInitialiseNewTask+0x130>)
 80059ca:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	68f9      	ldr	r1, [r7, #12]
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	0018      	movs	r0, r3
 80059d4:	f000 fb8c 	bl	80060f0 <pxPortInitialiseStack>
 80059d8:	0002      	movs	r2, r0
 80059da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	46bd      	mov	sp, r7
 80059ee:	b006      	add	sp, #24
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	46c0      	nop			@ (mov r8, r8)
 80059f4:	3fffffff 	.word	0x3fffffff
 80059f8:	20001144 	.word	0x20001144
 80059fc:	200011ac 	.word	0x200011ac
 8005a00:	20001214 	.word	0x20001214

08005a04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a0c:	f000 fc08 	bl	8006220 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a10:	4b28      	ldr	r3, [pc, #160]	@ (8005ab4 <prvAddNewTaskToReadyList+0xb0>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	4b27      	ldr	r3, [pc, #156]	@ (8005ab4 <prvAddNewTaskToReadyList+0xb0>)
 8005a18:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005a1a:	4b27      	ldr	r3, [pc, #156]	@ (8005ab8 <prvAddNewTaskToReadyList+0xb4>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d109      	bne.n	8005a36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a22:	4b25      	ldr	r3, [pc, #148]	@ (8005ab8 <prvAddNewTaskToReadyList+0xb4>)
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a28:	4b22      	ldr	r3, [pc, #136]	@ (8005ab4 <prvAddNewTaskToReadyList+0xb0>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d110      	bne.n	8005a52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a30:	f000 fa64 	bl	8005efc <prvInitialiseTaskLists>
 8005a34:	e00d      	b.n	8005a52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a36:	4b21      	ldr	r3, [pc, #132]	@ (8005abc <prvAddNewTaskToReadyList+0xb8>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab8 <prvAddNewTaskToReadyList+0xb4>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d802      	bhi.n	8005a52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ab8 <prvAddNewTaskToReadyList+0xb4>)
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a52:	4b1b      	ldr	r3, [pc, #108]	@ (8005ac0 <prvAddNewTaskToReadyList+0xbc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	4b19      	ldr	r3, [pc, #100]	@ (8005ac0 <prvAddNewTaskToReadyList+0xbc>)
 8005a5a:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a60:	4b18      	ldr	r3, [pc, #96]	@ (8005ac4 <prvAddNewTaskToReadyList+0xc0>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d903      	bls.n	8005a70 <prvAddNewTaskToReadyList+0x6c>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a6c:	4b15      	ldr	r3, [pc, #84]	@ (8005ac4 <prvAddNewTaskToReadyList+0xc0>)
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a74:	0013      	movs	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	189b      	adds	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4a12      	ldr	r2, [pc, #72]	@ (8005ac8 <prvAddNewTaskToReadyList+0xc4>)
 8005a7e:	189a      	adds	r2, r3, r2
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3304      	adds	r3, #4
 8005a84:	0019      	movs	r1, r3
 8005a86:	0010      	movs	r0, r2
 8005a88:	f7ff fe5a 	bl	8005740 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a8c:	f000 fbda 	bl	8006244 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a90:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <prvAddNewTaskToReadyList+0xb8>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a98:	4b07      	ldr	r3, [pc, #28]	@ (8005ab8 <prvAddNewTaskToReadyList+0xb4>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d201      	bcs.n	8005aaa <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005aa6:	f000 fbab 	bl	8006200 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aaa:	46c0      	nop			@ (mov r8, r8)
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b002      	add	sp, #8
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	46c0      	nop			@ (mov r8, r8)
 8005ab4:	200004f8 	.word	0x200004f8
 8005ab8:	200003f8 	.word	0x200003f8
 8005abc:	20000504 	.word	0x20000504
 8005ac0:	20000514 	.word	0x20000514
 8005ac4:	20000500 	.word	0x20000500
 8005ac8:	200003fc 	.word	0x200003fc

08005acc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d011      	beq.n	8005b02 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ade:	4b0d      	ldr	r3, [pc, #52]	@ (8005b14 <vTaskDelay+0x48>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <vTaskDelay+0x20>
 8005ae6:	b672      	cpsid	i
 8005ae8:	46c0      	nop			@ (mov r8, r8)
 8005aea:	e7fd      	b.n	8005ae8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005aec:	f000 f854 	bl	8005b98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2100      	movs	r1, #0
 8005af4:	0018      	movs	r0, r3
 8005af6:	f000 faa7 	bl	8006048 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005afa:	f000 f859 	bl	8005bb0 <xTaskResumeAll>
 8005afe:	0003      	movs	r3, r0
 8005b00:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8005b08:	f000 fb7a 	bl	8006200 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b0c:	46c0      	nop			@ (mov r8, r8)
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b004      	add	sp, #16
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	20000520 	.word	0x20000520

08005b18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005b1e:	4916      	ldr	r1, [pc, #88]	@ (8005b78 <vTaskStartScheduler+0x60>)
 8005b20:	4816      	ldr	r0, [pc, #88]	@ (8005b7c <vTaskStartScheduler+0x64>)
 8005b22:	4b17      	ldr	r3, [pc, #92]	@ (8005b80 <vTaskStartScheduler+0x68>)
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	2300      	movs	r3, #0
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	2280      	movs	r2, #128	@ 0x80
 8005b2e:	f7ff fe87 	bl	8005840 <xTaskCreate>
 8005b32:	0003      	movs	r3, r0
 8005b34:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d113      	bne.n	8005b64 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8005b3c:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b3e:	4b11      	ldr	r3, [pc, #68]	@ (8005b84 <vTaskStartScheduler+0x6c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	334c      	adds	r3, #76	@ 0x4c
 8005b44:	001a      	movs	r2, r3
 8005b46:	4b10      	ldr	r3, [pc, #64]	@ (8005b88 <vTaskStartScheduler+0x70>)
 8005b48:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b4a:	4b10      	ldr	r3, [pc, #64]	@ (8005b8c <vTaskStartScheduler+0x74>)
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	4252      	negs	r2, r2
 8005b50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b52:	4b0f      	ldr	r3, [pc, #60]	@ (8005b90 <vTaskStartScheduler+0x78>)
 8005b54:	2201      	movs	r2, #1
 8005b56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b58:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <vTaskStartScheduler+0x7c>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b5e:	f000 fb2b 	bl	80061b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b62:	e005      	b.n	8005b70 <vTaskStartScheduler+0x58>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3301      	adds	r3, #1
 8005b68:	d102      	bne.n	8005b70 <vTaskStartScheduler+0x58>
 8005b6a:	b672      	cpsid	i
 8005b6c:	46c0      	nop			@ (mov r8, r8)
 8005b6e:	e7fd      	b.n	8005b6c <vTaskStartScheduler+0x54>
}
 8005b70:	46c0      	nop			@ (mov r8, r8)
 8005b72:	46bd      	mov	sp, r7
 8005b74:	b002      	add	sp, #8
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	08007150 	.word	0x08007150
 8005b7c:	08005edd 	.word	0x08005edd
 8005b80:	2000051c 	.word	0x2000051c
 8005b84:	200003f8 	.word	0x200003f8
 8005b88:	200001b8 	.word	0x200001b8
 8005b8c:	20000518 	.word	0x20000518
 8005b90:	20000504 	.word	0x20000504
 8005b94:	200004fc 	.word	0x200004fc

08005b98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005b9c:	4b03      	ldr	r3, [pc, #12]	@ (8005bac <vTaskSuspendAll+0x14>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	4b02      	ldr	r3, [pc, #8]	@ (8005bac <vTaskSuspendAll+0x14>)
 8005ba4:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ba6:	46c0      	nop			@ (mov r8, r8)
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	20000520 	.word	0x20000520

08005bb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005bbe:	4b3a      	ldr	r3, [pc, #232]	@ (8005ca8 <xTaskResumeAll+0xf8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d102      	bne.n	8005bcc <xTaskResumeAll+0x1c>
 8005bc6:	b672      	cpsid	i
 8005bc8:	46c0      	nop			@ (mov r8, r8)
 8005bca:	e7fd      	b.n	8005bc8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005bcc:	f000 fb28 	bl	8006220 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bd0:	4b35      	ldr	r3, [pc, #212]	@ (8005ca8 <xTaskResumeAll+0xf8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	1e5a      	subs	r2, r3, #1
 8005bd6:	4b34      	ldr	r3, [pc, #208]	@ (8005ca8 <xTaskResumeAll+0xf8>)
 8005bd8:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bda:	4b33      	ldr	r3, [pc, #204]	@ (8005ca8 <xTaskResumeAll+0xf8>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d15b      	bne.n	8005c9a <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005be2:	4b32      	ldr	r3, [pc, #200]	@ (8005cac <xTaskResumeAll+0xfc>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d057      	beq.n	8005c9a <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bea:	e02f      	b.n	8005c4c <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bec:	4b30      	ldr	r3, [pc, #192]	@ (8005cb0 <xTaskResumeAll+0x100>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3318      	adds	r3, #24
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f7ff fdf9 	bl	80057f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	3304      	adds	r3, #4
 8005c02:	0018      	movs	r0, r3
 8005c04:	f7ff fdf4 	bl	80057f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c0c:	4b29      	ldr	r3, [pc, #164]	@ (8005cb4 <xTaskResumeAll+0x104>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d903      	bls.n	8005c1c <xTaskResumeAll+0x6c>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c18:	4b26      	ldr	r3, [pc, #152]	@ (8005cb4 <xTaskResumeAll+0x104>)
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c20:	0013      	movs	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	189b      	adds	r3, r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4a23      	ldr	r2, [pc, #140]	@ (8005cb8 <xTaskResumeAll+0x108>)
 8005c2a:	189a      	adds	r2, r3, r2
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	3304      	adds	r3, #4
 8005c30:	0019      	movs	r1, r3
 8005c32:	0010      	movs	r0, r2
 8005c34:	f7ff fd84 	bl	8005740 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8005cbc <xTaskResumeAll+0x10c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8005c46:	4b1e      	ldr	r3, [pc, #120]	@ (8005cc0 <xTaskResumeAll+0x110>)
 8005c48:	2201      	movs	r2, #1
 8005c4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c4c:	4b18      	ldr	r3, [pc, #96]	@ (8005cb0 <xTaskResumeAll+0x100>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1cb      	bne.n	8005bec <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c5a:	f000 f9d7 	bl	800600c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c5e:	4b19      	ldr	r3, [pc, #100]	@ (8005cc4 <xTaskResumeAll+0x114>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00f      	beq.n	8005c8a <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c6a:	f000 f82d 	bl	8005cc8 <xTaskIncrementTick>
 8005c6e:	1e03      	subs	r3, r0, #0
 8005c70:	d002      	beq.n	8005c78 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8005c72:	4b13      	ldr	r3, [pc, #76]	@ (8005cc0 <xTaskResumeAll+0x110>)
 8005c74:	2201      	movs	r2, #1
 8005c76:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1f2      	bne.n	8005c6a <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8005c84:	4b0f      	ldr	r3, [pc, #60]	@ (8005cc4 <xTaskResumeAll+0x114>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cc0 <xTaskResumeAll+0x110>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005c92:	2301      	movs	r3, #1
 8005c94:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005c96:	f000 fab3 	bl	8006200 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c9a:	f000 fad3 	bl	8006244 <vPortExitCritical>

	return xAlreadyYielded;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
}
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	b004      	add	sp, #16
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	20000520 	.word	0x20000520
 8005cac:	200004f8 	.word	0x200004f8
 8005cb0:	200004b8 	.word	0x200004b8
 8005cb4:	20000500 	.word	0x20000500
 8005cb8:	200003fc 	.word	0x200003fc
 8005cbc:	200003f8 	.word	0x200003f8
 8005cc0:	2000050c 	.word	0x2000050c
 8005cc4:	20000508 	.word	0x20000508

08005cc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cd2:	4b4a      	ldr	r3, [pc, #296]	@ (8005dfc <xTaskIncrementTick+0x134>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d000      	beq.n	8005cdc <xTaskIncrementTick+0x14>
 8005cda:	e085      	b.n	8005de8 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005cdc:	4b48      	ldr	r3, [pc, #288]	@ (8005e00 <xTaskIncrementTick+0x138>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ce4:	4b46      	ldr	r3, [pc, #280]	@ (8005e00 <xTaskIncrementTick+0x138>)
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d118      	bne.n	8005d22 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005cf0:	4b44      	ldr	r3, [pc, #272]	@ (8005e04 <xTaskIncrementTick+0x13c>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d002      	beq.n	8005d00 <xTaskIncrementTick+0x38>
 8005cfa:	b672      	cpsid	i
 8005cfc:	46c0      	nop			@ (mov r8, r8)
 8005cfe:	e7fd      	b.n	8005cfc <xTaskIncrementTick+0x34>
 8005d00:	4b40      	ldr	r3, [pc, #256]	@ (8005e04 <xTaskIncrementTick+0x13c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	4b40      	ldr	r3, [pc, #256]	@ (8005e08 <xTaskIncrementTick+0x140>)
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e04 <xTaskIncrementTick+0x13c>)
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e08 <xTaskIncrementTick+0x140>)
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	4b3d      	ldr	r3, [pc, #244]	@ (8005e0c <xTaskIncrementTick+0x144>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	4b3c      	ldr	r3, [pc, #240]	@ (8005e0c <xTaskIncrementTick+0x144>)
 8005d1c:	601a      	str	r2, [r3, #0]
 8005d1e:	f000 f975 	bl	800600c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d22:	4b3b      	ldr	r3, [pc, #236]	@ (8005e10 <xTaskIncrementTick+0x148>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d349      	bcc.n	8005dc0 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d2c:	4b35      	ldr	r3, [pc, #212]	@ (8005e04 <xTaskIncrementTick+0x13c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d104      	bne.n	8005d40 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d36:	4b36      	ldr	r3, [pc, #216]	@ (8005e10 <xTaskIncrementTick+0x148>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	4252      	negs	r2, r2
 8005d3c:	601a      	str	r2, [r3, #0]
					break;
 8005d3e:	e03f      	b.n	8005dc0 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d40:	4b30      	ldr	r3, [pc, #192]	@ (8005e04 <xTaskIncrementTick+0x13c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d203      	bcs.n	8005d60 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d58:	4b2d      	ldr	r3, [pc, #180]	@ (8005e10 <xTaskIncrementTick+0x148>)
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005d5e:	e02f      	b.n	8005dc0 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	3304      	adds	r3, #4
 8005d64:	0018      	movs	r0, r3
 8005d66:	f7ff fd43 	bl	80057f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d004      	beq.n	8005d7c <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	3318      	adds	r3, #24
 8005d76:	0018      	movs	r0, r3
 8005d78:	f7ff fd3a 	bl	80057f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d80:	4b24      	ldr	r3, [pc, #144]	@ (8005e14 <xTaskIncrementTick+0x14c>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d903      	bls.n	8005d90 <xTaskIncrementTick+0xc8>
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8c:	4b21      	ldr	r3, [pc, #132]	@ (8005e14 <xTaskIncrementTick+0x14c>)
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d94:	0013      	movs	r3, r2
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	189b      	adds	r3, r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	4a1e      	ldr	r2, [pc, #120]	@ (8005e18 <xTaskIncrementTick+0x150>)
 8005d9e:	189a      	adds	r2, r3, r2
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	3304      	adds	r3, #4
 8005da4:	0019      	movs	r1, r3
 8005da6:	0010      	movs	r0, r2
 8005da8:	f7ff fcca 	bl	8005740 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e1c <xTaskIncrementTick+0x154>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d3b8      	bcc.n	8005d2c <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dbe:	e7b5      	b.n	8005d2c <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005dc0:	4b16      	ldr	r3, [pc, #88]	@ (8005e1c <xTaskIncrementTick+0x154>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc6:	4914      	ldr	r1, [pc, #80]	@ (8005e18 <xTaskIncrementTick+0x150>)
 8005dc8:	0013      	movs	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	189b      	adds	r3, r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	585b      	ldr	r3, [r3, r1]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d901      	bls.n	8005dda <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005dda:	4b11      	ldr	r3, [pc, #68]	@ (8005e20 <xTaskIncrementTick+0x158>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d007      	beq.n	8005df2 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8005de2:	2301      	movs	r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	e004      	b.n	8005df2 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005de8:	4b0e      	ldr	r3, [pc, #56]	@ (8005e24 <xTaskIncrementTick+0x15c>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	4b0d      	ldr	r3, [pc, #52]	@ (8005e24 <xTaskIncrementTick+0x15c>)
 8005df0:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005df2:	697b      	ldr	r3, [r7, #20]
}
 8005df4:	0018      	movs	r0, r3
 8005df6:	46bd      	mov	sp, r7
 8005df8:	b006      	add	sp, #24
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20000520 	.word	0x20000520
 8005e00:	200004fc 	.word	0x200004fc
 8005e04:	200004b0 	.word	0x200004b0
 8005e08:	200004b4 	.word	0x200004b4
 8005e0c:	20000510 	.word	0x20000510
 8005e10:	20000518 	.word	0x20000518
 8005e14:	20000500 	.word	0x20000500
 8005e18:	200003fc 	.word	0x200003fc
 8005e1c:	200003f8 	.word	0x200003f8
 8005e20:	2000050c 	.word	0x2000050c
 8005e24:	20000508 	.word	0x20000508

08005e28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e2e:	4b25      	ldr	r3, [pc, #148]	@ (8005ec4 <vTaskSwitchContext+0x9c>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e36:	4b24      	ldr	r3, [pc, #144]	@ (8005ec8 <vTaskSwitchContext+0xa0>)
 8005e38:	2201      	movs	r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e3c:	e03e      	b.n	8005ebc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8005e3e:	4b22      	ldr	r3, [pc, #136]	@ (8005ec8 <vTaskSwitchContext+0xa0>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e44:	4b21      	ldr	r3, [pc, #132]	@ (8005ecc <vTaskSwitchContext+0xa4>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	607b      	str	r3, [r7, #4]
 8005e4a:	e008      	b.n	8005e5e <vTaskSwitchContext+0x36>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d102      	bne.n	8005e58 <vTaskSwitchContext+0x30>
 8005e52:	b672      	cpsid	i
 8005e54:	46c0      	nop			@ (mov r8, r8)
 8005e56:	e7fd      	b.n	8005e54 <vTaskSwitchContext+0x2c>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	607b      	str	r3, [r7, #4]
 8005e5e:	491c      	ldr	r1, [pc, #112]	@ (8005ed0 <vTaskSwitchContext+0xa8>)
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	0013      	movs	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	189b      	adds	r3, r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	585b      	ldr	r3, [r3, r1]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0ed      	beq.n	8005e4c <vTaskSwitchContext+0x24>
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	0013      	movs	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	189b      	adds	r3, r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4a15      	ldr	r2, [pc, #84]	@ (8005ed0 <vTaskSwitchContext+0xa8>)
 8005e7c:	189b      	adds	r3, r3, r2
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	605a      	str	r2, [r3, #4]
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685a      	ldr	r2, [r3, #4]
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	3308      	adds	r3, #8
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d104      	bne.n	8005ea0 <vTaskSwitchContext+0x78>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	685a      	ldr	r2, [r3, #4]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	605a      	str	r2, [r3, #4]
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed4 <vTaskSwitchContext+0xac>)
 8005ea8:	601a      	str	r2, [r3, #0]
 8005eaa:	4b08      	ldr	r3, [pc, #32]	@ (8005ecc <vTaskSwitchContext+0xa4>)
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005eb0:	4b08      	ldr	r3, [pc, #32]	@ (8005ed4 <vTaskSwitchContext+0xac>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	334c      	adds	r3, #76	@ 0x4c
 8005eb6:	001a      	movs	r2, r3
 8005eb8:	4b07      	ldr	r3, [pc, #28]	@ (8005ed8 <vTaskSwitchContext+0xb0>)
 8005eba:	601a      	str	r2, [r3, #0]
}
 8005ebc:	46c0      	nop			@ (mov r8, r8)
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	b002      	add	sp, #8
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	20000520 	.word	0x20000520
 8005ec8:	2000050c 	.word	0x2000050c
 8005ecc:	20000500 	.word	0x20000500
 8005ed0:	200003fc 	.word	0x200003fc
 8005ed4:	200003f8 	.word	0x200003f8
 8005ed8:	200001b8 	.word	0x200001b8

08005edc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ee4:	f000 f84e 	bl	8005f84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ee8:	4b03      	ldr	r3, [pc, #12]	@ (8005ef8 <prvIdleTask+0x1c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d9f9      	bls.n	8005ee4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ef0:	f000 f986 	bl	8006200 <vPortYield>
		prvCheckTasksWaitingTermination();
 8005ef4:	e7f6      	b.n	8005ee4 <prvIdleTask+0x8>
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	200003fc 	.word	0x200003fc

08005efc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f02:	2300      	movs	r3, #0
 8005f04:	607b      	str	r3, [r7, #4]
 8005f06:	e00c      	b.n	8005f22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	0013      	movs	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	189b      	adds	r3, r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4a14      	ldr	r2, [pc, #80]	@ (8005f64 <prvInitialiseTaskLists+0x68>)
 8005f14:	189b      	adds	r3, r3, r2
 8005f16:	0018      	movs	r0, r3
 8005f18:	f7ff fbe9 	bl	80056ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	607b      	str	r3, [r7, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b06      	cmp	r3, #6
 8005f26:	d9ef      	bls.n	8005f08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f28:	4b0f      	ldr	r3, [pc, #60]	@ (8005f68 <prvInitialiseTaskLists+0x6c>)
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	f7ff fbdf 	bl	80056ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f30:	4b0e      	ldr	r3, [pc, #56]	@ (8005f6c <prvInitialiseTaskLists+0x70>)
 8005f32:	0018      	movs	r0, r3
 8005f34:	f7ff fbdb 	bl	80056ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f38:	4b0d      	ldr	r3, [pc, #52]	@ (8005f70 <prvInitialiseTaskLists+0x74>)
 8005f3a:	0018      	movs	r0, r3
 8005f3c:	f7ff fbd7 	bl	80056ee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f40:	4b0c      	ldr	r3, [pc, #48]	@ (8005f74 <prvInitialiseTaskLists+0x78>)
 8005f42:	0018      	movs	r0, r3
 8005f44:	f7ff fbd3 	bl	80056ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f48:	4b0b      	ldr	r3, [pc, #44]	@ (8005f78 <prvInitialiseTaskLists+0x7c>)
 8005f4a:	0018      	movs	r0, r3
 8005f4c:	f7ff fbcf 	bl	80056ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f50:	4b0a      	ldr	r3, [pc, #40]	@ (8005f7c <prvInitialiseTaskLists+0x80>)
 8005f52:	4a05      	ldr	r2, [pc, #20]	@ (8005f68 <prvInitialiseTaskLists+0x6c>)
 8005f54:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f56:	4b0a      	ldr	r3, [pc, #40]	@ (8005f80 <prvInitialiseTaskLists+0x84>)
 8005f58:	4a04      	ldr	r2, [pc, #16]	@ (8005f6c <prvInitialiseTaskLists+0x70>)
 8005f5a:	601a      	str	r2, [r3, #0]
}
 8005f5c:	46c0      	nop			@ (mov r8, r8)
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	b002      	add	sp, #8
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	200003fc 	.word	0x200003fc
 8005f68:	20000488 	.word	0x20000488
 8005f6c:	2000049c 	.word	0x2000049c
 8005f70:	200004b8 	.word	0x200004b8
 8005f74:	200004cc 	.word	0x200004cc
 8005f78:	200004e4 	.word	0x200004e4
 8005f7c:	200004b0 	.word	0x200004b0
 8005f80:	200004b4 	.word	0x200004b4

08005f84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f8a:	e01a      	b.n	8005fc2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8005f8c:	f000 f948 	bl	8006220 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f90:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <prvCheckTasksWaitingTermination+0x50>)
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	f7ff fc27 	bl	80057f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd8 <prvCheckTasksWaitingTermination+0x54>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	1e5a      	subs	r2, r3, #1
 8005fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd8 <prvCheckTasksWaitingTermination+0x54>)
 8005faa:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005fac:	4b0b      	ldr	r3, [pc, #44]	@ (8005fdc <prvCheckTasksWaitingTermination+0x58>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	1e5a      	subs	r2, r3, #1
 8005fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fdc <prvCheckTasksWaitingTermination+0x58>)
 8005fb4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8005fb6:	f000 f945 	bl	8006244 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	f000 f80f 	bl	8005fe0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fc2:	4b06      	ldr	r3, [pc, #24]	@ (8005fdc <prvCheckTasksWaitingTermination+0x58>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e0      	bne.n	8005f8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005fca:	46c0      	nop			@ (mov r8, r8)
 8005fcc:	46c0      	nop			@ (mov r8, r8)
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b002      	add	sp, #8
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	200004cc 	.word	0x200004cc
 8005fd8:	200004f8 	.word	0x200004f8
 8005fdc:	200004e0 	.word	0x200004e0

08005fe0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	334c      	adds	r3, #76	@ 0x4c
 8005fec:	0018      	movs	r0, r3
 8005fee:	f000 fb8f 	bl	8006710 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	f000 fa5a 	bl	80064b0 <vPortFree>
			vPortFree( pxTCB );
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	0018      	movs	r0, r3
 8006000:	f000 fa56 	bl	80064b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006004:	46c0      	nop			@ (mov r8, r8)
 8006006:	46bd      	mov	sp, r7
 8006008:	b002      	add	sp, #8
 800600a:	bd80      	pop	{r7, pc}

0800600c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006012:	4b0b      	ldr	r3, [pc, #44]	@ (8006040 <prvResetNextTaskUnblockTime+0x34>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d104      	bne.n	8006026 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800601c:	4b09      	ldr	r3, [pc, #36]	@ (8006044 <prvResetNextTaskUnblockTime+0x38>)
 800601e:	2201      	movs	r2, #1
 8006020:	4252      	negs	r2, r2
 8006022:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006024:	e008      	b.n	8006038 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006026:	4b06      	ldr	r3, [pc, #24]	@ (8006040 <prvResetNextTaskUnblockTime+0x34>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	4b03      	ldr	r3, [pc, #12]	@ (8006044 <prvResetNextTaskUnblockTime+0x38>)
 8006036:	601a      	str	r2, [r3, #0]
}
 8006038:	46c0      	nop			@ (mov r8, r8)
 800603a:	46bd      	mov	sp, r7
 800603c:	b002      	add	sp, #8
 800603e:	bd80      	pop	{r7, pc}
 8006040:	200004b0 	.word	0x200004b0
 8006044:	20000518 	.word	0x20000518

08006048 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006052:	4b21      	ldr	r3, [pc, #132]	@ (80060d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006058:	4b20      	ldr	r3, [pc, #128]	@ (80060dc <prvAddCurrentTaskToDelayedList+0x94>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3304      	adds	r3, #4
 800605e:	0018      	movs	r0, r3
 8006060:	f7ff fbc6 	bl	80057f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	3301      	adds	r3, #1
 8006068:	d10b      	bne.n	8006082 <prvAddCurrentTaskToDelayedList+0x3a>
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d008      	beq.n	8006082 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006070:	4b1a      	ldr	r3, [pc, #104]	@ (80060dc <prvAddCurrentTaskToDelayedList+0x94>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	1d1a      	adds	r2, r3, #4
 8006076:	4b1a      	ldr	r3, [pc, #104]	@ (80060e0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006078:	0011      	movs	r1, r2
 800607a:	0018      	movs	r0, r3
 800607c:	f7ff fb60 	bl	8005740 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006080:	e026      	b.n	80060d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	18d3      	adds	r3, r2, r3
 8006088:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800608a:	4b14      	ldr	r3, [pc, #80]	@ (80060dc <prvAddCurrentTaskToDelayedList+0x94>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	429a      	cmp	r2, r3
 8006098:	d209      	bcs.n	80060ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800609a:	4b12      	ldr	r3, [pc, #72]	@ (80060e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	4b0f      	ldr	r3, [pc, #60]	@ (80060dc <prvAddCurrentTaskToDelayedList+0x94>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3304      	adds	r3, #4
 80060a4:	0019      	movs	r1, r3
 80060a6:	0010      	movs	r0, r2
 80060a8:	f7ff fb6c 	bl	8005784 <vListInsert>
}
 80060ac:	e010      	b.n	80060d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060ae:	4b0e      	ldr	r3, [pc, #56]	@ (80060e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	4b0a      	ldr	r3, [pc, #40]	@ (80060dc <prvAddCurrentTaskToDelayedList+0x94>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3304      	adds	r3, #4
 80060b8:	0019      	movs	r1, r3
 80060ba:	0010      	movs	r0, r2
 80060bc:	f7ff fb62 	bl	8005784 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80060c0:	4b0a      	ldr	r3, [pc, #40]	@ (80060ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d202      	bcs.n	80060d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80060ca:	4b08      	ldr	r3, [pc, #32]	@ (80060ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80060cc:	68ba      	ldr	r2, [r7, #8]
 80060ce:	601a      	str	r2, [r3, #0]
}
 80060d0:	46c0      	nop			@ (mov r8, r8)
 80060d2:	46bd      	mov	sp, r7
 80060d4:	b004      	add	sp, #16
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	200004fc 	.word	0x200004fc
 80060dc:	200003f8 	.word	0x200003f8
 80060e0:	200004e4 	.word	0x200004e4
 80060e4:	200004b4 	.word	0x200004b4
 80060e8:	200004b0 	.word	0x200004b0
 80060ec:	20000518 	.word	0x20000518

080060f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	3b04      	subs	r3, #4
 8006100:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2280      	movs	r2, #128	@ 0x80
 8006106:	0452      	lsls	r2, r2, #17
 8006108:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	3b04      	subs	r3, #4
 800610e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006110:	68ba      	ldr	r2, [r7, #8]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	3b04      	subs	r3, #4
 800611a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800611c:	4a08      	ldr	r2, [pc, #32]	@ (8006140 <pxPortInitialiseStack+0x50>)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3b14      	subs	r3, #20
 8006126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	3b20      	subs	r3, #32
 8006132:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006134:	68fb      	ldr	r3, [r7, #12]
}
 8006136:	0018      	movs	r0, r3
 8006138:	46bd      	mov	sp, r7
 800613a:	b004      	add	sp, #16
 800613c:	bd80      	pop	{r7, pc}
 800613e:	46c0      	nop			@ (mov r8, r8)
 8006140:	08006145 	.word	0x08006145

08006144 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800614a:	2300      	movs	r3, #0
 800614c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800614e:	4b08      	ldr	r3, [pc, #32]	@ (8006170 <prvTaskExitError+0x2c>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3301      	adds	r3, #1
 8006154:	d002      	beq.n	800615c <prvTaskExitError+0x18>
 8006156:	b672      	cpsid	i
 8006158:	46c0      	nop			@ (mov r8, r8)
 800615a:	e7fd      	b.n	8006158 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800615c:	b672      	cpsid	i
	while( ulDummy == 0 )
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0fc      	beq.n	8006160 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006166:	46c0      	nop			@ (mov r8, r8)
 8006168:	46c0      	nop			@ (mov r8, r8)
 800616a:	46bd      	mov	sp, r7
 800616c:	b002      	add	sp, #8
 800616e:	bd80      	pop	{r7, pc}
 8006170:	200001b4 	.word	0x200001b4

08006174 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006178:	46c0      	nop			@ (mov r8, r8)
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006180:	4a0b      	ldr	r2, [pc, #44]	@ (80061b0 <pxCurrentTCBConst2>)
 8006182:	6813      	ldr	r3, [r2, #0]
 8006184:	6818      	ldr	r0, [r3, #0]
 8006186:	3020      	adds	r0, #32
 8006188:	f380 8809 	msr	PSP, r0
 800618c:	2002      	movs	r0, #2
 800618e:	f380 8814 	msr	CONTROL, r0
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006198:	46ae      	mov	lr, r5
 800619a:	bc08      	pop	{r3}
 800619c:	bc04      	pop	{r2}
 800619e:	b662      	cpsie	i
 80061a0:	4718      	bx	r3
 80061a2:	46c0      	nop			@ (mov r8, r8)
 80061a4:	46c0      	nop			@ (mov r8, r8)
 80061a6:	46c0      	nop			@ (mov r8, r8)
 80061a8:	46c0      	nop			@ (mov r8, r8)
 80061aa:	46c0      	nop			@ (mov r8, r8)
 80061ac:	46c0      	nop			@ (mov r8, r8)
 80061ae:	46c0      	nop			@ (mov r8, r8)

080061b0 <pxCurrentTCBConst2>:
 80061b0:	200003f8 	.word	0x200003f8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80061b4:	46c0      	nop			@ (mov r8, r8)
 80061b6:	46c0      	nop			@ (mov r8, r8)

080061b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80061bc:	4b0e      	ldr	r3, [pc, #56]	@ (80061f8 <xPortStartScheduler+0x40>)
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <xPortStartScheduler+0x40>)
 80061c2:	21ff      	movs	r1, #255	@ 0xff
 80061c4:	0409      	lsls	r1, r1, #16
 80061c6:	430a      	orrs	r2, r1
 80061c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80061ca:	4b0b      	ldr	r3, [pc, #44]	@ (80061f8 <xPortStartScheduler+0x40>)
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <xPortStartScheduler+0x40>)
 80061d0:	21ff      	movs	r1, #255	@ 0xff
 80061d2:	0609      	lsls	r1, r1, #24
 80061d4:	430a      	orrs	r2, r1
 80061d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80061d8:	f000 f898 	bl	800630c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061dc:	4b07      	ldr	r3, [pc, #28]	@ (80061fc <xPortStartScheduler+0x44>)
 80061de:	2200      	movs	r2, #0
 80061e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80061e2:	f7ff ffcd 	bl	8006180 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061e6:	f7ff fe1f 	bl	8005e28 <vTaskSwitchContext>
	prvTaskExitError();
 80061ea:	f7ff ffab 	bl	8006144 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	0018      	movs	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	46c0      	nop			@ (mov r8, r8)
 80061f8:	e000ed20 	.word	0xe000ed20
 80061fc:	200001b4 	.word	0x200001b4

08006200 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006204:	4b05      	ldr	r3, [pc, #20]	@ (800621c <vPortYield+0x1c>)
 8006206:	2280      	movs	r2, #128	@ 0x80
 8006208:	0552      	lsls	r2, r2, #21
 800620a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800620c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006210:	f3bf 8f6f 	isb	sy
}
 8006214:	46c0      	nop			@ (mov r8, r8)
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	46c0      	nop			@ (mov r8, r8)
 800621c:	e000ed04 	.word	0xe000ed04

08006220 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8006224:	b672      	cpsid	i
	uxCriticalNesting++;
 8006226:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <vPortEnterCritical+0x20>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	1c5a      	adds	r2, r3, #1
 800622c:	4b04      	ldr	r3, [pc, #16]	@ (8006240 <vPortEnterCritical+0x20>)
 800622e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006230:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006234:	f3bf 8f6f 	isb	sy
}
 8006238:	46c0      	nop			@ (mov r8, r8)
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	46c0      	nop			@ (mov r8, r8)
 8006240:	200001b4 	.word	0x200001b4

08006244 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006248:	4b09      	ldr	r3, [pc, #36]	@ (8006270 <vPortExitCritical+0x2c>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d102      	bne.n	8006256 <vPortExitCritical+0x12>
 8006250:	b672      	cpsid	i
 8006252:	46c0      	nop			@ (mov r8, r8)
 8006254:	e7fd      	b.n	8006252 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8006256:	4b06      	ldr	r3, [pc, #24]	@ (8006270 <vPortExitCritical+0x2c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	1e5a      	subs	r2, r3, #1
 800625c:	4b04      	ldr	r3, [pc, #16]	@ (8006270 <vPortExitCritical+0x2c>)
 800625e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8006260:	4b03      	ldr	r3, [pc, #12]	@ (8006270 <vPortExitCritical+0x2c>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d100      	bne.n	800626a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8006268:	b662      	cpsie	i
	}
}
 800626a:	46c0      	nop			@ (mov r8, r8)
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	200001b4 	.word	0x200001b4

08006274 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006274:	f3ef 8010 	mrs	r0, PRIMASK
 8006278:	b672      	cpsid	i
 800627a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800627c:	46c0      	nop			@ (mov r8, r8)
 800627e:	0018      	movs	r0, r3

08006280 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006280:	f380 8810 	msr	PRIMASK, r0
 8006284:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8006286:	46c0      	nop			@ (mov r8, r8)
	...

08006290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006290:	f3ef 8009 	mrs	r0, PSP
 8006294:	4b0e      	ldr	r3, [pc, #56]	@ (80062d0 <pxCurrentTCBConst>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	3820      	subs	r0, #32
 800629a:	6010      	str	r0, [r2, #0]
 800629c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800629e:	4644      	mov	r4, r8
 80062a0:	464d      	mov	r5, r9
 80062a2:	4656      	mov	r6, sl
 80062a4:	465f      	mov	r7, fp
 80062a6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80062a8:	b508      	push	{r3, lr}
 80062aa:	b672      	cpsid	i
 80062ac:	f7ff fdbc 	bl	8005e28 <vTaskSwitchContext>
 80062b0:	b662      	cpsie	i
 80062b2:	bc0c      	pop	{r2, r3}
 80062b4:	6811      	ldr	r1, [r2, #0]
 80062b6:	6808      	ldr	r0, [r1, #0]
 80062b8:	3010      	adds	r0, #16
 80062ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80062bc:	46a0      	mov	r8, r4
 80062be:	46a9      	mov	r9, r5
 80062c0:	46b2      	mov	sl, r6
 80062c2:	46bb      	mov	fp, r7
 80062c4:	f380 8809 	msr	PSP, r0
 80062c8:	3820      	subs	r0, #32
 80062ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80062cc:	4718      	bx	r3
 80062ce:	46c0      	nop			@ (mov r8, r8)

080062d0 <pxCurrentTCBConst>:
 80062d0:	200003f8 	.word	0x200003f8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80062d4:	46c0      	nop			@ (mov r8, r8)
 80062d6:	46c0      	nop			@ (mov r8, r8)

080062d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80062de:	f7ff ffc9 	bl	8006274 <ulSetInterruptMaskFromISR>
 80062e2:	0003      	movs	r3, r0
 80062e4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80062e6:	f7ff fcef 	bl	8005cc8 <xTaskIncrementTick>
 80062ea:	1e03      	subs	r3, r0, #0
 80062ec:	d003      	beq.n	80062f6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80062ee:	4b06      	ldr	r3, [pc, #24]	@ (8006308 <SysTick_Handler+0x30>)
 80062f0:	2280      	movs	r2, #128	@ 0x80
 80062f2:	0552      	lsls	r2, r2, #21
 80062f4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	0018      	movs	r0, r3
 80062fa:	f7ff ffc1 	bl	8006280 <vClearInterruptMaskFromISR>
}
 80062fe:	46c0      	nop			@ (mov r8, r8)
 8006300:	46bd      	mov	sp, r7
 8006302:	b002      	add	sp, #8
 8006304:	bd80      	pop	{r7, pc}
 8006306:	46c0      	nop			@ (mov r8, r8)
 8006308:	e000ed04 	.word	0xe000ed04

0800630c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800630c:	b580      	push	{r7, lr}
 800630e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006310:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <vPortSetupTimerInterrupt+0x34>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006316:	4b0b      	ldr	r3, [pc, #44]	@ (8006344 <vPortSetupTimerInterrupt+0x38>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800631c:	4b0a      	ldr	r3, [pc, #40]	@ (8006348 <vPortSetupTimerInterrupt+0x3c>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	22fa      	movs	r2, #250	@ 0xfa
 8006322:	0091      	lsls	r1, r2, #2
 8006324:	0018      	movs	r0, r3
 8006326:	f7f9 ff01 	bl	800012c <__udivsi3>
 800632a:	0003      	movs	r3, r0
 800632c:	001a      	movs	r2, r3
 800632e:	4b07      	ldr	r3, [pc, #28]	@ (800634c <vPortSetupTimerInterrupt+0x40>)
 8006330:	3a01      	subs	r2, #1
 8006332:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8006334:	4b02      	ldr	r3, [pc, #8]	@ (8006340 <vPortSetupTimerInterrupt+0x34>)
 8006336:	2207      	movs	r2, #7
 8006338:	601a      	str	r2, [r3, #0]
}
 800633a:	46c0      	nop			@ (mov r8, r8)
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	e000e010 	.word	0xe000e010
 8006344:	e000e018 	.word	0xe000e018
 8006348:	200001a8 	.word	0x200001a8
 800634c:	e000e014 	.word	0xe000e014

08006350 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006358:	2300      	movs	r3, #0
 800635a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800635c:	f7ff fc1c 	bl	8005b98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006360:	4b4d      	ldr	r3, [pc, #308]	@ (8006498 <pvPortMalloc+0x148>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006368:	f000 f8f2 	bl	8006550 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800636c:	4b4b      	ldr	r3, [pc, #300]	@ (800649c <pvPortMalloc+0x14c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	4013      	ands	r3, r2
 8006374:	d000      	beq.n	8006378 <pvPortMalloc+0x28>
 8006376:	e080      	b.n	800647a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d013      	beq.n	80063a6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800637e:	2208      	movs	r2, #8
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	189b      	adds	r3, r3, r2
 8006384:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2207      	movs	r2, #7
 800638a:	4013      	ands	r3, r2
 800638c:	d00b      	beq.n	80063a6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2207      	movs	r2, #7
 8006392:	4393      	bics	r3, r2
 8006394:	3308      	adds	r3, #8
 8006396:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2207      	movs	r2, #7
 800639c:	4013      	ands	r3, r2
 800639e:	d002      	beq.n	80063a6 <pvPortMalloc+0x56>
 80063a0:	b672      	cpsid	i
 80063a2:	46c0      	nop			@ (mov r8, r8)
 80063a4:	e7fd      	b.n	80063a2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d066      	beq.n	800647a <pvPortMalloc+0x12a>
 80063ac:	4b3c      	ldr	r3, [pc, #240]	@ (80064a0 <pvPortMalloc+0x150>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d861      	bhi.n	800647a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80063b6:	4b3b      	ldr	r3, [pc, #236]	@ (80064a4 <pvPortMalloc+0x154>)
 80063b8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80063ba:	4b3a      	ldr	r3, [pc, #232]	@ (80064a4 <pvPortMalloc+0x154>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80063c0:	e004      	b.n	80063cc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d903      	bls.n	80063de <pvPortMalloc+0x8e>
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f1      	bne.n	80063c2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80063de:	4b2e      	ldr	r3, [pc, #184]	@ (8006498 <pvPortMalloc+0x148>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d048      	beq.n	800647a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2208      	movs	r2, #8
 80063ee:	189b      	adds	r3, r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	1ad2      	subs	r2, r2, r3
 8006402:	2308      	movs	r3, #8
 8006404:	005b      	lsls	r3, r3, #1
 8006406:	429a      	cmp	r2, r3
 8006408:	d917      	bls.n	800643a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800640a:	697a      	ldr	r2, [r7, #20]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	18d3      	adds	r3, r2, r3
 8006410:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2207      	movs	r2, #7
 8006416:	4013      	ands	r3, r2
 8006418:	d002      	beq.n	8006420 <pvPortMalloc+0xd0>
 800641a:	b672      	cpsid	i
 800641c:	46c0      	nop			@ (mov r8, r8)
 800641e:	e7fd      	b.n	800641c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	1ad2      	subs	r2, r2, r3
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	0018      	movs	r0, r3
 8006436:	f000 f8eb 	bl	8006610 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800643a:	4b19      	ldr	r3, [pc, #100]	@ (80064a0 <pvPortMalloc+0x150>)
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	1ad2      	subs	r2, r2, r3
 8006444:	4b16      	ldr	r3, [pc, #88]	@ (80064a0 <pvPortMalloc+0x150>)
 8006446:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006448:	4b15      	ldr	r3, [pc, #84]	@ (80064a0 <pvPortMalloc+0x150>)
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	4b16      	ldr	r3, [pc, #88]	@ (80064a8 <pvPortMalloc+0x158>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	429a      	cmp	r2, r3
 8006452:	d203      	bcs.n	800645c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006454:	4b12      	ldr	r3, [pc, #72]	@ (80064a0 <pvPortMalloc+0x150>)
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	4b13      	ldr	r3, [pc, #76]	@ (80064a8 <pvPortMalloc+0x158>)
 800645a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	4b0e      	ldr	r3, [pc, #56]	@ (800649c <pvPortMalloc+0x14c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	431a      	orrs	r2, r3
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	2200      	movs	r2, #0
 800646e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006470:	4b0e      	ldr	r3, [pc, #56]	@ (80064ac <pvPortMalloc+0x15c>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	4b0d      	ldr	r3, [pc, #52]	@ (80064ac <pvPortMalloc+0x15c>)
 8006478:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800647a:	f7ff fb99 	bl	8005bb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2207      	movs	r2, #7
 8006482:	4013      	ands	r3, r2
 8006484:	d002      	beq.n	800648c <pvPortMalloc+0x13c>
 8006486:	b672      	cpsid	i
 8006488:	46c0      	nop			@ (mov r8, r8)
 800648a:	e7fd      	b.n	8006488 <pvPortMalloc+0x138>
	return pvReturn;
 800648c:	68fb      	ldr	r3, [r7, #12]
}
 800648e:	0018      	movs	r0, r3
 8006490:	46bd      	mov	sp, r7
 8006492:	b006      	add	sp, #24
 8006494:	bd80      	pop	{r7, pc}
 8006496:	46c0      	nop			@ (mov r8, r8)
 8006498:	2000112c 	.word	0x2000112c
 800649c:	20001140 	.word	0x20001140
 80064a0:	20001130 	.word	0x20001130
 80064a4:	20001124 	.word	0x20001124
 80064a8:	20001134 	.word	0x20001134
 80064ac:	20001138 	.word	0x20001138

080064b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d03c      	beq.n	800653c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80064c2:	2308      	movs	r3, #8
 80064c4:	425b      	negs	r3, r3
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	18d3      	adds	r3, r2, r3
 80064ca:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	685a      	ldr	r2, [r3, #4]
 80064d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006544 <vPortFree+0x94>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4013      	ands	r3, r2
 80064da:	d102      	bne.n	80064e2 <vPortFree+0x32>
 80064dc:	b672      	cpsid	i
 80064de:	46c0      	nop			@ (mov r8, r8)
 80064e0:	e7fd      	b.n	80064de <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <vPortFree+0x40>
 80064ea:	b672      	cpsid	i
 80064ec:	46c0      	nop			@ (mov r8, r8)
 80064ee:	e7fd      	b.n	80064ec <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	4b13      	ldr	r3, [pc, #76]	@ (8006544 <vPortFree+0x94>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4013      	ands	r3, r2
 80064fa:	d01f      	beq.n	800653c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d11b      	bne.n	800653c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	4b0e      	ldr	r3, [pc, #56]	@ (8006544 <vPortFree+0x94>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	43db      	mvns	r3, r3
 800650e:	401a      	ands	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006514:	f7ff fb40 	bl	8005b98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	685a      	ldr	r2, [r3, #4]
 800651c:	4b0a      	ldr	r3, [pc, #40]	@ (8006548 <vPortFree+0x98>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	18d2      	adds	r2, r2, r3
 8006522:	4b09      	ldr	r3, [pc, #36]	@ (8006548 <vPortFree+0x98>)
 8006524:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	0018      	movs	r0, r3
 800652a:	f000 f871 	bl	8006610 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800652e:	4b07      	ldr	r3, [pc, #28]	@ (800654c <vPortFree+0x9c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	4b05      	ldr	r3, [pc, #20]	@ (800654c <vPortFree+0x9c>)
 8006536:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8006538:	f7ff fb3a 	bl	8005bb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800653c:	46c0      	nop			@ (mov r8, r8)
 800653e:	46bd      	mov	sp, r7
 8006540:	b004      	add	sp, #16
 8006542:	bd80      	pop	{r7, pc}
 8006544:	20001140 	.word	0x20001140
 8006548:	20001130 	.word	0x20001130
 800654c:	2000113c 	.word	0x2000113c

08006550 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006556:	23c0      	movs	r3, #192	@ 0xc0
 8006558:	011b      	lsls	r3, r3, #4
 800655a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800655c:	4b26      	ldr	r3, [pc, #152]	@ (80065f8 <prvHeapInit+0xa8>)
 800655e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2207      	movs	r2, #7
 8006564:	4013      	ands	r3, r2
 8006566:	d00c      	beq.n	8006582 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	3307      	adds	r3, #7
 800656c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2207      	movs	r2, #7
 8006572:	4393      	bics	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006576:	68ba      	ldr	r2, [r7, #8]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	1ad2      	subs	r2, r2, r3
 800657c:	4b1e      	ldr	r3, [pc, #120]	@ (80065f8 <prvHeapInit+0xa8>)
 800657e:	18d3      	adds	r3, r2, r3
 8006580:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006586:	4b1d      	ldr	r3, [pc, #116]	@ (80065fc <prvHeapInit+0xac>)
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800658c:	4b1b      	ldr	r3, [pc, #108]	@ (80065fc <prvHeapInit+0xac>)
 800658e:	2200      	movs	r2, #0
 8006590:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	18d3      	adds	r3, r2, r3
 8006598:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800659a:	2208      	movs	r2, #8
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	1a9b      	subs	r3, r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2207      	movs	r2, #7
 80065a6:	4393      	bics	r3, r2
 80065a8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	4b14      	ldr	r3, [pc, #80]	@ (8006600 <prvHeapInit+0xb0>)
 80065ae:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80065b0:	4b13      	ldr	r3, [pc, #76]	@ (8006600 <prvHeapInit+0xb0>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2200      	movs	r2, #0
 80065b6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80065b8:	4b11      	ldr	r3, [pc, #68]	@ (8006600 <prvHeapInit+0xb0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2200      	movs	r2, #0
 80065be:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	1ad2      	subs	r2, r2, r3
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80065ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006600 <prvHeapInit+0xb0>)
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	4b0a      	ldr	r3, [pc, #40]	@ (8006604 <prvHeapInit+0xb4>)
 80065dc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	4b09      	ldr	r3, [pc, #36]	@ (8006608 <prvHeapInit+0xb8>)
 80065e4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80065e6:	4b09      	ldr	r3, [pc, #36]	@ (800660c <prvHeapInit+0xbc>)
 80065e8:	2280      	movs	r2, #128	@ 0x80
 80065ea:	0612      	lsls	r2, r2, #24
 80065ec:	601a      	str	r2, [r3, #0]
}
 80065ee:	46c0      	nop			@ (mov r8, r8)
 80065f0:	46bd      	mov	sp, r7
 80065f2:	b004      	add	sp, #16
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	46c0      	nop			@ (mov r8, r8)
 80065f8:	20000524 	.word	0x20000524
 80065fc:	20001124 	.word	0x20001124
 8006600:	2000112c 	.word	0x2000112c
 8006604:	20001134 	.word	0x20001134
 8006608:	20001130 	.word	0x20001130
 800660c:	20001140 	.word	0x20001140

08006610 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006618:	4b27      	ldr	r3, [pc, #156]	@ (80066b8 <prvInsertBlockIntoFreeList+0xa8>)
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	e002      	b.n	8006624 <prvInsertBlockIntoFreeList+0x14>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60fb      	str	r3, [r7, #12]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	429a      	cmp	r2, r3
 800662c:	d8f7      	bhi.n	800661e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	18d3      	adds	r3, r2, r3
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	429a      	cmp	r2, r3
 800663e:	d108      	bne.n	8006652 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	685a      	ldr	r2, [r3, #4]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	18d2      	adds	r2, r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	18d2      	adds	r2, r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	429a      	cmp	r2, r3
 8006664:	d118      	bne.n	8006698 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	4b14      	ldr	r3, [pc, #80]	@ (80066bc <prvInsertBlockIntoFreeList+0xac>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	d00d      	beq.n	800668e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	18d2      	adds	r2, r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	e008      	b.n	80066a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800668e:	4b0b      	ldr	r3, [pc, #44]	@ (80066bc <prvInsertBlockIntoFreeList+0xac>)
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	e003      	b.n	80066a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d002      	beq.n	80066ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066ae:	46c0      	nop			@ (mov r8, r8)
 80066b0:	46bd      	mov	sp, r7
 80066b2:	b004      	add	sp, #16
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	46c0      	nop			@ (mov r8, r8)
 80066b8:	20001124 	.word	0x20001124
 80066bc:	2000112c 	.word	0x2000112c

080066c0 <siprintf>:
 80066c0:	b40e      	push	{r1, r2, r3}
 80066c2:	b500      	push	{lr}
 80066c4:	490b      	ldr	r1, [pc, #44]	@ (80066f4 <siprintf+0x34>)
 80066c6:	b09c      	sub	sp, #112	@ 0x70
 80066c8:	ab1d      	add	r3, sp, #116	@ 0x74
 80066ca:	9002      	str	r0, [sp, #8]
 80066cc:	9006      	str	r0, [sp, #24]
 80066ce:	9107      	str	r1, [sp, #28]
 80066d0:	9104      	str	r1, [sp, #16]
 80066d2:	4809      	ldr	r0, [pc, #36]	@ (80066f8 <siprintf+0x38>)
 80066d4:	4909      	ldr	r1, [pc, #36]	@ (80066fc <siprintf+0x3c>)
 80066d6:	cb04      	ldmia	r3!, {r2}
 80066d8:	9105      	str	r1, [sp, #20]
 80066da:	6800      	ldr	r0, [r0, #0]
 80066dc:	a902      	add	r1, sp, #8
 80066de:	9301      	str	r3, [sp, #4]
 80066e0:	f000 fa08 	bl	8006af4 <_svfiprintf_r>
 80066e4:	2200      	movs	r2, #0
 80066e6:	9b02      	ldr	r3, [sp, #8]
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	b01c      	add	sp, #112	@ 0x70
 80066ec:	bc08      	pop	{r3}
 80066ee:	b003      	add	sp, #12
 80066f0:	4718      	bx	r3
 80066f2:	46c0      	nop			@ (mov r8, r8)
 80066f4:	7fffffff 	.word	0x7fffffff
 80066f8:	200001b8 	.word	0x200001b8
 80066fc:	ffff0208 	.word	0xffff0208

08006700 <memset>:
 8006700:	0003      	movs	r3, r0
 8006702:	1882      	adds	r2, r0, r2
 8006704:	4293      	cmp	r3, r2
 8006706:	d100      	bne.n	800670a <memset+0xa>
 8006708:	4770      	bx	lr
 800670a:	7019      	strb	r1, [r3, #0]
 800670c:	3301      	adds	r3, #1
 800670e:	e7f9      	b.n	8006704 <memset+0x4>

08006710 <_reclaim_reent>:
 8006710:	4b2e      	ldr	r3, [pc, #184]	@ (80067cc <_reclaim_reent+0xbc>)
 8006712:	b570      	push	{r4, r5, r6, lr}
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	0004      	movs	r4, r0
 8006718:	4283      	cmp	r3, r0
 800671a:	d04f      	beq.n	80067bc <_reclaim_reent+0xac>
 800671c:	69c3      	ldr	r3, [r0, #28]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d017      	beq.n	8006752 <_reclaim_reent+0x42>
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00d      	beq.n	8006744 <_reclaim_reent+0x34>
 8006728:	2500      	movs	r5, #0
 800672a:	69e3      	ldr	r3, [r4, #28]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	5959      	ldr	r1, [r3, r5]
 8006730:	2900      	cmp	r1, #0
 8006732:	d144      	bne.n	80067be <_reclaim_reent+0xae>
 8006734:	3504      	adds	r5, #4
 8006736:	2d80      	cmp	r5, #128	@ 0x80
 8006738:	d1f7      	bne.n	800672a <_reclaim_reent+0x1a>
 800673a:	69e3      	ldr	r3, [r4, #28]
 800673c:	0020      	movs	r0, r4
 800673e:	68d9      	ldr	r1, [r3, #12]
 8006740:	f000 f87c 	bl	800683c <_free_r>
 8006744:	69e3      	ldr	r3, [r4, #28]
 8006746:	6819      	ldr	r1, [r3, #0]
 8006748:	2900      	cmp	r1, #0
 800674a:	d002      	beq.n	8006752 <_reclaim_reent+0x42>
 800674c:	0020      	movs	r0, r4
 800674e:	f000 f875 	bl	800683c <_free_r>
 8006752:	6961      	ldr	r1, [r4, #20]
 8006754:	2900      	cmp	r1, #0
 8006756:	d002      	beq.n	800675e <_reclaim_reent+0x4e>
 8006758:	0020      	movs	r0, r4
 800675a:	f000 f86f 	bl	800683c <_free_r>
 800675e:	69e1      	ldr	r1, [r4, #28]
 8006760:	2900      	cmp	r1, #0
 8006762:	d002      	beq.n	800676a <_reclaim_reent+0x5a>
 8006764:	0020      	movs	r0, r4
 8006766:	f000 f869 	bl	800683c <_free_r>
 800676a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800676c:	2900      	cmp	r1, #0
 800676e:	d002      	beq.n	8006776 <_reclaim_reent+0x66>
 8006770:	0020      	movs	r0, r4
 8006772:	f000 f863 	bl	800683c <_free_r>
 8006776:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006778:	2900      	cmp	r1, #0
 800677a:	d002      	beq.n	8006782 <_reclaim_reent+0x72>
 800677c:	0020      	movs	r0, r4
 800677e:	f000 f85d 	bl	800683c <_free_r>
 8006782:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006784:	2900      	cmp	r1, #0
 8006786:	d002      	beq.n	800678e <_reclaim_reent+0x7e>
 8006788:	0020      	movs	r0, r4
 800678a:	f000 f857 	bl	800683c <_free_r>
 800678e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006790:	2900      	cmp	r1, #0
 8006792:	d002      	beq.n	800679a <_reclaim_reent+0x8a>
 8006794:	0020      	movs	r0, r4
 8006796:	f000 f851 	bl	800683c <_free_r>
 800679a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800679c:	2900      	cmp	r1, #0
 800679e:	d002      	beq.n	80067a6 <_reclaim_reent+0x96>
 80067a0:	0020      	movs	r0, r4
 80067a2:	f000 f84b 	bl	800683c <_free_r>
 80067a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80067a8:	2900      	cmp	r1, #0
 80067aa:	d002      	beq.n	80067b2 <_reclaim_reent+0xa2>
 80067ac:	0020      	movs	r0, r4
 80067ae:	f000 f845 	bl	800683c <_free_r>
 80067b2:	6a23      	ldr	r3, [r4, #32]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d001      	beq.n	80067bc <_reclaim_reent+0xac>
 80067b8:	0020      	movs	r0, r4
 80067ba:	4798      	blx	r3
 80067bc:	bd70      	pop	{r4, r5, r6, pc}
 80067be:	680e      	ldr	r6, [r1, #0]
 80067c0:	0020      	movs	r0, r4
 80067c2:	f000 f83b 	bl	800683c <_free_r>
 80067c6:	0031      	movs	r1, r6
 80067c8:	e7b2      	b.n	8006730 <_reclaim_reent+0x20>
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	200001b8 	.word	0x200001b8

080067d0 <__errno>:
 80067d0:	4b01      	ldr	r3, [pc, #4]	@ (80067d8 <__errno+0x8>)
 80067d2:	6818      	ldr	r0, [r3, #0]
 80067d4:	4770      	bx	lr
 80067d6:	46c0      	nop			@ (mov r8, r8)
 80067d8:	200001b8 	.word	0x200001b8

080067dc <__libc_init_array>:
 80067dc:	b570      	push	{r4, r5, r6, lr}
 80067de:	2600      	movs	r6, #0
 80067e0:	4c0c      	ldr	r4, [pc, #48]	@ (8006814 <__libc_init_array+0x38>)
 80067e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006818 <__libc_init_array+0x3c>)
 80067e4:	1b64      	subs	r4, r4, r5
 80067e6:	10a4      	asrs	r4, r4, #2
 80067e8:	42a6      	cmp	r6, r4
 80067ea:	d109      	bne.n	8006800 <__libc_init_array+0x24>
 80067ec:	2600      	movs	r6, #0
 80067ee:	f000 fc65 	bl	80070bc <_init>
 80067f2:	4c0a      	ldr	r4, [pc, #40]	@ (800681c <__libc_init_array+0x40>)
 80067f4:	4d0a      	ldr	r5, [pc, #40]	@ (8006820 <__libc_init_array+0x44>)
 80067f6:	1b64      	subs	r4, r4, r5
 80067f8:	10a4      	asrs	r4, r4, #2
 80067fa:	42a6      	cmp	r6, r4
 80067fc:	d105      	bne.n	800680a <__libc_init_array+0x2e>
 80067fe:	bd70      	pop	{r4, r5, r6, pc}
 8006800:	00b3      	lsls	r3, r6, #2
 8006802:	58eb      	ldr	r3, [r5, r3]
 8006804:	4798      	blx	r3
 8006806:	3601      	adds	r6, #1
 8006808:	e7ee      	b.n	80067e8 <__libc_init_array+0xc>
 800680a:	00b3      	lsls	r3, r6, #2
 800680c:	58eb      	ldr	r3, [r5, r3]
 800680e:	4798      	blx	r3
 8006810:	3601      	adds	r6, #1
 8006812:	e7f2      	b.n	80067fa <__libc_init_array+0x1e>
 8006814:	08007234 	.word	0x08007234
 8006818:	08007234 	.word	0x08007234
 800681c:	08007238 	.word	0x08007238
 8006820:	08007234 	.word	0x08007234

08006824 <__retarget_lock_acquire_recursive>:
 8006824:	4770      	bx	lr

08006826 <__retarget_lock_release_recursive>:
 8006826:	4770      	bx	lr

08006828 <memcpy>:
 8006828:	2300      	movs	r3, #0
 800682a:	b510      	push	{r4, lr}
 800682c:	429a      	cmp	r2, r3
 800682e:	d100      	bne.n	8006832 <memcpy+0xa>
 8006830:	bd10      	pop	{r4, pc}
 8006832:	5ccc      	ldrb	r4, [r1, r3]
 8006834:	54c4      	strb	r4, [r0, r3]
 8006836:	3301      	adds	r3, #1
 8006838:	e7f8      	b.n	800682c <memcpy+0x4>
	...

0800683c <_free_r>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	0005      	movs	r5, r0
 8006840:	1e0c      	subs	r4, r1, #0
 8006842:	d010      	beq.n	8006866 <_free_r+0x2a>
 8006844:	3c04      	subs	r4, #4
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	da00      	bge.n	800684e <_free_r+0x12>
 800684c:	18e4      	adds	r4, r4, r3
 800684e:	0028      	movs	r0, r5
 8006850:	f000 f8e0 	bl	8006a14 <__malloc_lock>
 8006854:	4a1d      	ldr	r2, [pc, #116]	@ (80068cc <_free_r+0x90>)
 8006856:	6813      	ldr	r3, [r2, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d105      	bne.n	8006868 <_free_r+0x2c>
 800685c:	6063      	str	r3, [r4, #4]
 800685e:	6014      	str	r4, [r2, #0]
 8006860:	0028      	movs	r0, r5
 8006862:	f000 f8df 	bl	8006a24 <__malloc_unlock>
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	42a3      	cmp	r3, r4
 800686a:	d908      	bls.n	800687e <_free_r+0x42>
 800686c:	6820      	ldr	r0, [r4, #0]
 800686e:	1821      	adds	r1, r4, r0
 8006870:	428b      	cmp	r3, r1
 8006872:	d1f3      	bne.n	800685c <_free_r+0x20>
 8006874:	6819      	ldr	r1, [r3, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	1809      	adds	r1, r1, r0
 800687a:	6021      	str	r1, [r4, #0]
 800687c:	e7ee      	b.n	800685c <_free_r+0x20>
 800687e:	001a      	movs	r2, r3
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <_free_r+0x4e>
 8006886:	42a3      	cmp	r3, r4
 8006888:	d9f9      	bls.n	800687e <_free_r+0x42>
 800688a:	6811      	ldr	r1, [r2, #0]
 800688c:	1850      	adds	r0, r2, r1
 800688e:	42a0      	cmp	r0, r4
 8006890:	d10b      	bne.n	80068aa <_free_r+0x6e>
 8006892:	6820      	ldr	r0, [r4, #0]
 8006894:	1809      	adds	r1, r1, r0
 8006896:	1850      	adds	r0, r2, r1
 8006898:	6011      	str	r1, [r2, #0]
 800689a:	4283      	cmp	r3, r0
 800689c:	d1e0      	bne.n	8006860 <_free_r+0x24>
 800689e:	6818      	ldr	r0, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	1841      	adds	r1, r0, r1
 80068a4:	6011      	str	r1, [r2, #0]
 80068a6:	6053      	str	r3, [r2, #4]
 80068a8:	e7da      	b.n	8006860 <_free_r+0x24>
 80068aa:	42a0      	cmp	r0, r4
 80068ac:	d902      	bls.n	80068b4 <_free_r+0x78>
 80068ae:	230c      	movs	r3, #12
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	e7d5      	b.n	8006860 <_free_r+0x24>
 80068b4:	6820      	ldr	r0, [r4, #0]
 80068b6:	1821      	adds	r1, r4, r0
 80068b8:	428b      	cmp	r3, r1
 80068ba:	d103      	bne.n	80068c4 <_free_r+0x88>
 80068bc:	6819      	ldr	r1, [r3, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	1809      	adds	r1, r1, r0
 80068c2:	6021      	str	r1, [r4, #0]
 80068c4:	6063      	str	r3, [r4, #4]
 80068c6:	6054      	str	r4, [r2, #4]
 80068c8:	e7ca      	b.n	8006860 <_free_r+0x24>
 80068ca:	46c0      	nop			@ (mov r8, r8)
 80068cc:	20001288 	.word	0x20001288

080068d0 <sbrk_aligned>:
 80068d0:	b570      	push	{r4, r5, r6, lr}
 80068d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006910 <sbrk_aligned+0x40>)
 80068d4:	000d      	movs	r5, r1
 80068d6:	6831      	ldr	r1, [r6, #0]
 80068d8:	0004      	movs	r4, r0
 80068da:	2900      	cmp	r1, #0
 80068dc:	d102      	bne.n	80068e4 <sbrk_aligned+0x14>
 80068de:	f000 fb99 	bl	8007014 <_sbrk_r>
 80068e2:	6030      	str	r0, [r6, #0]
 80068e4:	0029      	movs	r1, r5
 80068e6:	0020      	movs	r0, r4
 80068e8:	f000 fb94 	bl	8007014 <_sbrk_r>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	d103      	bne.n	80068f8 <sbrk_aligned+0x28>
 80068f0:	2501      	movs	r5, #1
 80068f2:	426d      	negs	r5, r5
 80068f4:	0028      	movs	r0, r5
 80068f6:	bd70      	pop	{r4, r5, r6, pc}
 80068f8:	2303      	movs	r3, #3
 80068fa:	1cc5      	adds	r5, r0, #3
 80068fc:	439d      	bics	r5, r3
 80068fe:	42a8      	cmp	r0, r5
 8006900:	d0f8      	beq.n	80068f4 <sbrk_aligned+0x24>
 8006902:	1a29      	subs	r1, r5, r0
 8006904:	0020      	movs	r0, r4
 8006906:	f000 fb85 	bl	8007014 <_sbrk_r>
 800690a:	3001      	adds	r0, #1
 800690c:	d1f2      	bne.n	80068f4 <sbrk_aligned+0x24>
 800690e:	e7ef      	b.n	80068f0 <sbrk_aligned+0x20>
 8006910:	20001284 	.word	0x20001284

08006914 <_malloc_r>:
 8006914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006916:	2203      	movs	r2, #3
 8006918:	1ccb      	adds	r3, r1, #3
 800691a:	4393      	bics	r3, r2
 800691c:	3308      	adds	r3, #8
 800691e:	0005      	movs	r5, r0
 8006920:	001f      	movs	r7, r3
 8006922:	2b0c      	cmp	r3, #12
 8006924:	d234      	bcs.n	8006990 <_malloc_r+0x7c>
 8006926:	270c      	movs	r7, #12
 8006928:	42b9      	cmp	r1, r7
 800692a:	d833      	bhi.n	8006994 <_malloc_r+0x80>
 800692c:	0028      	movs	r0, r5
 800692e:	f000 f871 	bl	8006a14 <__malloc_lock>
 8006932:	4e37      	ldr	r6, [pc, #220]	@ (8006a10 <_malloc_r+0xfc>)
 8006934:	6833      	ldr	r3, [r6, #0]
 8006936:	001c      	movs	r4, r3
 8006938:	2c00      	cmp	r4, #0
 800693a:	d12f      	bne.n	800699c <_malloc_r+0x88>
 800693c:	0039      	movs	r1, r7
 800693e:	0028      	movs	r0, r5
 8006940:	f7ff ffc6 	bl	80068d0 <sbrk_aligned>
 8006944:	0004      	movs	r4, r0
 8006946:	1c43      	adds	r3, r0, #1
 8006948:	d15f      	bne.n	8006a0a <_malloc_r+0xf6>
 800694a:	6834      	ldr	r4, [r6, #0]
 800694c:	9400      	str	r4, [sp, #0]
 800694e:	9b00      	ldr	r3, [sp, #0]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d14a      	bne.n	80069ea <_malloc_r+0xd6>
 8006954:	2c00      	cmp	r4, #0
 8006956:	d052      	beq.n	80069fe <_malloc_r+0xea>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	0028      	movs	r0, r5
 800695c:	18e3      	adds	r3, r4, r3
 800695e:	9900      	ldr	r1, [sp, #0]
 8006960:	9301      	str	r3, [sp, #4]
 8006962:	f000 fb57 	bl	8007014 <_sbrk_r>
 8006966:	9b01      	ldr	r3, [sp, #4]
 8006968:	4283      	cmp	r3, r0
 800696a:	d148      	bne.n	80069fe <_malloc_r+0xea>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	0028      	movs	r0, r5
 8006970:	1aff      	subs	r7, r7, r3
 8006972:	0039      	movs	r1, r7
 8006974:	f7ff ffac 	bl	80068d0 <sbrk_aligned>
 8006978:	3001      	adds	r0, #1
 800697a:	d040      	beq.n	80069fe <_malloc_r+0xea>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	19db      	adds	r3, r3, r7
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	6833      	ldr	r3, [r6, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	2a00      	cmp	r2, #0
 8006988:	d133      	bne.n	80069f2 <_malloc_r+0xde>
 800698a:	9b00      	ldr	r3, [sp, #0]
 800698c:	6033      	str	r3, [r6, #0]
 800698e:	e019      	b.n	80069c4 <_malloc_r+0xb0>
 8006990:	2b00      	cmp	r3, #0
 8006992:	dac9      	bge.n	8006928 <_malloc_r+0x14>
 8006994:	230c      	movs	r3, #12
 8006996:	602b      	str	r3, [r5, #0]
 8006998:	2000      	movs	r0, #0
 800699a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800699c:	6821      	ldr	r1, [r4, #0]
 800699e:	1bc9      	subs	r1, r1, r7
 80069a0:	d420      	bmi.n	80069e4 <_malloc_r+0xd0>
 80069a2:	290b      	cmp	r1, #11
 80069a4:	d90a      	bls.n	80069bc <_malloc_r+0xa8>
 80069a6:	19e2      	adds	r2, r4, r7
 80069a8:	6027      	str	r7, [r4, #0]
 80069aa:	42a3      	cmp	r3, r4
 80069ac:	d104      	bne.n	80069b8 <_malloc_r+0xa4>
 80069ae:	6032      	str	r2, [r6, #0]
 80069b0:	6863      	ldr	r3, [r4, #4]
 80069b2:	6011      	str	r1, [r2, #0]
 80069b4:	6053      	str	r3, [r2, #4]
 80069b6:	e005      	b.n	80069c4 <_malloc_r+0xb0>
 80069b8:	605a      	str	r2, [r3, #4]
 80069ba:	e7f9      	b.n	80069b0 <_malloc_r+0x9c>
 80069bc:	6862      	ldr	r2, [r4, #4]
 80069be:	42a3      	cmp	r3, r4
 80069c0:	d10e      	bne.n	80069e0 <_malloc_r+0xcc>
 80069c2:	6032      	str	r2, [r6, #0]
 80069c4:	0028      	movs	r0, r5
 80069c6:	f000 f82d 	bl	8006a24 <__malloc_unlock>
 80069ca:	0020      	movs	r0, r4
 80069cc:	2207      	movs	r2, #7
 80069ce:	300b      	adds	r0, #11
 80069d0:	1d23      	adds	r3, r4, #4
 80069d2:	4390      	bics	r0, r2
 80069d4:	1ac2      	subs	r2, r0, r3
 80069d6:	4298      	cmp	r0, r3
 80069d8:	d0df      	beq.n	800699a <_malloc_r+0x86>
 80069da:	1a1b      	subs	r3, r3, r0
 80069dc:	50a3      	str	r3, [r4, r2]
 80069de:	e7dc      	b.n	800699a <_malloc_r+0x86>
 80069e0:	605a      	str	r2, [r3, #4]
 80069e2:	e7ef      	b.n	80069c4 <_malloc_r+0xb0>
 80069e4:	0023      	movs	r3, r4
 80069e6:	6864      	ldr	r4, [r4, #4]
 80069e8:	e7a6      	b.n	8006938 <_malloc_r+0x24>
 80069ea:	9c00      	ldr	r4, [sp, #0]
 80069ec:	6863      	ldr	r3, [r4, #4]
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	e7ad      	b.n	800694e <_malloc_r+0x3a>
 80069f2:	001a      	movs	r2, r3
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	42a3      	cmp	r3, r4
 80069f8:	d1fb      	bne.n	80069f2 <_malloc_r+0xde>
 80069fa:	2300      	movs	r3, #0
 80069fc:	e7da      	b.n	80069b4 <_malloc_r+0xa0>
 80069fe:	230c      	movs	r3, #12
 8006a00:	0028      	movs	r0, r5
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	f000 f80e 	bl	8006a24 <__malloc_unlock>
 8006a08:	e7c6      	b.n	8006998 <_malloc_r+0x84>
 8006a0a:	6007      	str	r7, [r0, #0]
 8006a0c:	e7da      	b.n	80069c4 <_malloc_r+0xb0>
 8006a0e:	46c0      	nop			@ (mov r8, r8)
 8006a10:	20001288 	.word	0x20001288

08006a14 <__malloc_lock>:
 8006a14:	b510      	push	{r4, lr}
 8006a16:	4802      	ldr	r0, [pc, #8]	@ (8006a20 <__malloc_lock+0xc>)
 8006a18:	f7ff ff04 	bl	8006824 <__retarget_lock_acquire_recursive>
 8006a1c:	bd10      	pop	{r4, pc}
 8006a1e:	46c0      	nop			@ (mov r8, r8)
 8006a20:	20001280 	.word	0x20001280

08006a24 <__malloc_unlock>:
 8006a24:	b510      	push	{r4, lr}
 8006a26:	4802      	ldr	r0, [pc, #8]	@ (8006a30 <__malloc_unlock+0xc>)
 8006a28:	f7ff fefd 	bl	8006826 <__retarget_lock_release_recursive>
 8006a2c:	bd10      	pop	{r4, pc}
 8006a2e:	46c0      	nop			@ (mov r8, r8)
 8006a30:	20001280 	.word	0x20001280

08006a34 <__ssputs_r>:
 8006a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a36:	688e      	ldr	r6, [r1, #8]
 8006a38:	b085      	sub	sp, #20
 8006a3a:	001f      	movs	r7, r3
 8006a3c:	000c      	movs	r4, r1
 8006a3e:	680b      	ldr	r3, [r1, #0]
 8006a40:	9002      	str	r0, [sp, #8]
 8006a42:	9203      	str	r2, [sp, #12]
 8006a44:	42be      	cmp	r6, r7
 8006a46:	d830      	bhi.n	8006aaa <__ssputs_r+0x76>
 8006a48:	210c      	movs	r1, #12
 8006a4a:	5e62      	ldrsh	r2, [r4, r1]
 8006a4c:	2190      	movs	r1, #144	@ 0x90
 8006a4e:	00c9      	lsls	r1, r1, #3
 8006a50:	420a      	tst	r2, r1
 8006a52:	d028      	beq.n	8006aa6 <__ssputs_r+0x72>
 8006a54:	2003      	movs	r0, #3
 8006a56:	6921      	ldr	r1, [r4, #16]
 8006a58:	1a5b      	subs	r3, r3, r1
 8006a5a:	9301      	str	r3, [sp, #4]
 8006a5c:	6963      	ldr	r3, [r4, #20]
 8006a5e:	4343      	muls	r3, r0
 8006a60:	9801      	ldr	r0, [sp, #4]
 8006a62:	0fdd      	lsrs	r5, r3, #31
 8006a64:	18ed      	adds	r5, r5, r3
 8006a66:	1c7b      	adds	r3, r7, #1
 8006a68:	181b      	adds	r3, r3, r0
 8006a6a:	106d      	asrs	r5, r5, #1
 8006a6c:	42ab      	cmp	r3, r5
 8006a6e:	d900      	bls.n	8006a72 <__ssputs_r+0x3e>
 8006a70:	001d      	movs	r5, r3
 8006a72:	0552      	lsls	r2, r2, #21
 8006a74:	d528      	bpl.n	8006ac8 <__ssputs_r+0x94>
 8006a76:	0029      	movs	r1, r5
 8006a78:	9802      	ldr	r0, [sp, #8]
 8006a7a:	f7ff ff4b 	bl	8006914 <_malloc_r>
 8006a7e:	1e06      	subs	r6, r0, #0
 8006a80:	d02c      	beq.n	8006adc <__ssputs_r+0xa8>
 8006a82:	9a01      	ldr	r2, [sp, #4]
 8006a84:	6921      	ldr	r1, [r4, #16]
 8006a86:	f7ff fecf 	bl	8006828 <memcpy>
 8006a8a:	89a2      	ldrh	r2, [r4, #12]
 8006a8c:	4b18      	ldr	r3, [pc, #96]	@ (8006af0 <__ssputs_r+0xbc>)
 8006a8e:	401a      	ands	r2, r3
 8006a90:	2380      	movs	r3, #128	@ 0x80
 8006a92:	4313      	orrs	r3, r2
 8006a94:	81a3      	strh	r3, [r4, #12]
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	6126      	str	r6, [r4, #16]
 8006a9a:	18f6      	adds	r6, r6, r3
 8006a9c:	6026      	str	r6, [r4, #0]
 8006a9e:	003e      	movs	r6, r7
 8006aa0:	6165      	str	r5, [r4, #20]
 8006aa2:	1aed      	subs	r5, r5, r3
 8006aa4:	60a5      	str	r5, [r4, #8]
 8006aa6:	42be      	cmp	r6, r7
 8006aa8:	d900      	bls.n	8006aac <__ssputs_r+0x78>
 8006aaa:	003e      	movs	r6, r7
 8006aac:	0032      	movs	r2, r6
 8006aae:	9903      	ldr	r1, [sp, #12]
 8006ab0:	6820      	ldr	r0, [r4, #0]
 8006ab2:	f000 fa9b 	bl	8006fec <memmove>
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	68a3      	ldr	r3, [r4, #8]
 8006aba:	1b9b      	subs	r3, r3, r6
 8006abc:	60a3      	str	r3, [r4, #8]
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	199b      	adds	r3, r3, r6
 8006ac2:	6023      	str	r3, [r4, #0]
 8006ac4:	b005      	add	sp, #20
 8006ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ac8:	002a      	movs	r2, r5
 8006aca:	9802      	ldr	r0, [sp, #8]
 8006acc:	f000 fabf 	bl	800704e <_realloc_r>
 8006ad0:	1e06      	subs	r6, r0, #0
 8006ad2:	d1e0      	bne.n	8006a96 <__ssputs_r+0x62>
 8006ad4:	6921      	ldr	r1, [r4, #16]
 8006ad6:	9802      	ldr	r0, [sp, #8]
 8006ad8:	f7ff feb0 	bl	800683c <_free_r>
 8006adc:	230c      	movs	r3, #12
 8006ade:	2001      	movs	r0, #1
 8006ae0:	9a02      	ldr	r2, [sp, #8]
 8006ae2:	4240      	negs	r0, r0
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	89a2      	ldrh	r2, [r4, #12]
 8006ae8:	3334      	adds	r3, #52	@ 0x34
 8006aea:	4313      	orrs	r3, r2
 8006aec:	81a3      	strh	r3, [r4, #12]
 8006aee:	e7e9      	b.n	8006ac4 <__ssputs_r+0x90>
 8006af0:	fffffb7f 	.word	0xfffffb7f

08006af4 <_svfiprintf_r>:
 8006af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006af6:	b0a1      	sub	sp, #132	@ 0x84
 8006af8:	9003      	str	r0, [sp, #12]
 8006afa:	001d      	movs	r5, r3
 8006afc:	898b      	ldrh	r3, [r1, #12]
 8006afe:	000f      	movs	r7, r1
 8006b00:	0016      	movs	r6, r2
 8006b02:	061b      	lsls	r3, r3, #24
 8006b04:	d511      	bpl.n	8006b2a <_svfiprintf_r+0x36>
 8006b06:	690b      	ldr	r3, [r1, #16]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10e      	bne.n	8006b2a <_svfiprintf_r+0x36>
 8006b0c:	2140      	movs	r1, #64	@ 0x40
 8006b0e:	f7ff ff01 	bl	8006914 <_malloc_r>
 8006b12:	6038      	str	r0, [r7, #0]
 8006b14:	6138      	str	r0, [r7, #16]
 8006b16:	2800      	cmp	r0, #0
 8006b18:	d105      	bne.n	8006b26 <_svfiprintf_r+0x32>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	9a03      	ldr	r2, [sp, #12]
 8006b1e:	6013      	str	r3, [r2, #0]
 8006b20:	2001      	movs	r0, #1
 8006b22:	4240      	negs	r0, r0
 8006b24:	e0cf      	b.n	8006cc6 <_svfiprintf_r+0x1d2>
 8006b26:	2340      	movs	r3, #64	@ 0x40
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	ac08      	add	r4, sp, #32
 8006b2e:	6163      	str	r3, [r4, #20]
 8006b30:	3320      	adds	r3, #32
 8006b32:	7663      	strb	r3, [r4, #25]
 8006b34:	3310      	adds	r3, #16
 8006b36:	76a3      	strb	r3, [r4, #26]
 8006b38:	9507      	str	r5, [sp, #28]
 8006b3a:	0035      	movs	r5, r6
 8006b3c:	782b      	ldrb	r3, [r5, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <_svfiprintf_r+0x52>
 8006b42:	2b25      	cmp	r3, #37	@ 0x25
 8006b44:	d148      	bne.n	8006bd8 <_svfiprintf_r+0xe4>
 8006b46:	1bab      	subs	r3, r5, r6
 8006b48:	9305      	str	r3, [sp, #20]
 8006b4a:	42b5      	cmp	r5, r6
 8006b4c:	d00b      	beq.n	8006b66 <_svfiprintf_r+0x72>
 8006b4e:	0032      	movs	r2, r6
 8006b50:	0039      	movs	r1, r7
 8006b52:	9803      	ldr	r0, [sp, #12]
 8006b54:	f7ff ff6e 	bl	8006a34 <__ssputs_r>
 8006b58:	3001      	adds	r0, #1
 8006b5a:	d100      	bne.n	8006b5e <_svfiprintf_r+0x6a>
 8006b5c:	e0ae      	b.n	8006cbc <_svfiprintf_r+0x1c8>
 8006b5e:	6963      	ldr	r3, [r4, #20]
 8006b60:	9a05      	ldr	r2, [sp, #20]
 8006b62:	189b      	adds	r3, r3, r2
 8006b64:	6163      	str	r3, [r4, #20]
 8006b66:	782b      	ldrb	r3, [r5, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d100      	bne.n	8006b6e <_svfiprintf_r+0x7a>
 8006b6c:	e0a6      	b.n	8006cbc <_svfiprintf_r+0x1c8>
 8006b6e:	2201      	movs	r2, #1
 8006b70:	2300      	movs	r3, #0
 8006b72:	4252      	negs	r2, r2
 8006b74:	6062      	str	r2, [r4, #4]
 8006b76:	a904      	add	r1, sp, #16
 8006b78:	3254      	adds	r2, #84	@ 0x54
 8006b7a:	1852      	adds	r2, r2, r1
 8006b7c:	1c6e      	adds	r6, r5, #1
 8006b7e:	6023      	str	r3, [r4, #0]
 8006b80:	60e3      	str	r3, [r4, #12]
 8006b82:	60a3      	str	r3, [r4, #8]
 8006b84:	7013      	strb	r3, [r2, #0]
 8006b86:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006b88:	4b54      	ldr	r3, [pc, #336]	@ (8006cdc <_svfiprintf_r+0x1e8>)
 8006b8a:	2205      	movs	r2, #5
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	7831      	ldrb	r1, [r6, #0]
 8006b90:	9305      	str	r3, [sp, #20]
 8006b92:	f000 fa51 	bl	8007038 <memchr>
 8006b96:	1c75      	adds	r5, r6, #1
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	d11f      	bne.n	8006bdc <_svfiprintf_r+0xe8>
 8006b9c:	6822      	ldr	r2, [r4, #0]
 8006b9e:	06d3      	lsls	r3, r2, #27
 8006ba0:	d504      	bpl.n	8006bac <_svfiprintf_r+0xb8>
 8006ba2:	2353      	movs	r3, #83	@ 0x53
 8006ba4:	a904      	add	r1, sp, #16
 8006ba6:	185b      	adds	r3, r3, r1
 8006ba8:	2120      	movs	r1, #32
 8006baa:	7019      	strb	r1, [r3, #0]
 8006bac:	0713      	lsls	r3, r2, #28
 8006bae:	d504      	bpl.n	8006bba <_svfiprintf_r+0xc6>
 8006bb0:	2353      	movs	r3, #83	@ 0x53
 8006bb2:	a904      	add	r1, sp, #16
 8006bb4:	185b      	adds	r3, r3, r1
 8006bb6:	212b      	movs	r1, #43	@ 0x2b
 8006bb8:	7019      	strb	r1, [r3, #0]
 8006bba:	7833      	ldrb	r3, [r6, #0]
 8006bbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bbe:	d016      	beq.n	8006bee <_svfiprintf_r+0xfa>
 8006bc0:	0035      	movs	r5, r6
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	200a      	movs	r0, #10
 8006bc6:	68e3      	ldr	r3, [r4, #12]
 8006bc8:	782a      	ldrb	r2, [r5, #0]
 8006bca:	1c6e      	adds	r6, r5, #1
 8006bcc:	3a30      	subs	r2, #48	@ 0x30
 8006bce:	2a09      	cmp	r2, #9
 8006bd0:	d950      	bls.n	8006c74 <_svfiprintf_r+0x180>
 8006bd2:	2900      	cmp	r1, #0
 8006bd4:	d111      	bne.n	8006bfa <_svfiprintf_r+0x106>
 8006bd6:	e017      	b.n	8006c08 <_svfiprintf_r+0x114>
 8006bd8:	3501      	adds	r5, #1
 8006bda:	e7af      	b.n	8006b3c <_svfiprintf_r+0x48>
 8006bdc:	9b05      	ldr	r3, [sp, #20]
 8006bde:	6822      	ldr	r2, [r4, #0]
 8006be0:	1ac0      	subs	r0, r0, r3
 8006be2:	2301      	movs	r3, #1
 8006be4:	4083      	lsls	r3, r0
 8006be6:	4313      	orrs	r3, r2
 8006be8:	002e      	movs	r6, r5
 8006bea:	6023      	str	r3, [r4, #0]
 8006bec:	e7cc      	b.n	8006b88 <_svfiprintf_r+0x94>
 8006bee:	9b07      	ldr	r3, [sp, #28]
 8006bf0:	1d19      	adds	r1, r3, #4
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	9107      	str	r1, [sp, #28]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	db01      	blt.n	8006bfe <_svfiprintf_r+0x10a>
 8006bfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bfc:	e004      	b.n	8006c08 <_svfiprintf_r+0x114>
 8006bfe:	425b      	negs	r3, r3
 8006c00:	60e3      	str	r3, [r4, #12]
 8006c02:	2302      	movs	r3, #2
 8006c04:	4313      	orrs	r3, r2
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	782b      	ldrb	r3, [r5, #0]
 8006c0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c0c:	d10c      	bne.n	8006c28 <_svfiprintf_r+0x134>
 8006c0e:	786b      	ldrb	r3, [r5, #1]
 8006c10:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c12:	d134      	bne.n	8006c7e <_svfiprintf_r+0x18a>
 8006c14:	9b07      	ldr	r3, [sp, #28]
 8006c16:	3502      	adds	r5, #2
 8006c18:	1d1a      	adds	r2, r3, #4
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	9207      	str	r2, [sp, #28]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	da01      	bge.n	8006c26 <_svfiprintf_r+0x132>
 8006c22:	2301      	movs	r3, #1
 8006c24:	425b      	negs	r3, r3
 8006c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c28:	4e2d      	ldr	r6, [pc, #180]	@ (8006ce0 <_svfiprintf_r+0x1ec>)
 8006c2a:	2203      	movs	r2, #3
 8006c2c:	0030      	movs	r0, r6
 8006c2e:	7829      	ldrb	r1, [r5, #0]
 8006c30:	f000 fa02 	bl	8007038 <memchr>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	d006      	beq.n	8006c46 <_svfiprintf_r+0x152>
 8006c38:	2340      	movs	r3, #64	@ 0x40
 8006c3a:	1b80      	subs	r0, r0, r6
 8006c3c:	4083      	lsls	r3, r0
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	3501      	adds	r5, #1
 8006c42:	4313      	orrs	r3, r2
 8006c44:	6023      	str	r3, [r4, #0]
 8006c46:	7829      	ldrb	r1, [r5, #0]
 8006c48:	2206      	movs	r2, #6
 8006c4a:	4826      	ldr	r0, [pc, #152]	@ (8006ce4 <_svfiprintf_r+0x1f0>)
 8006c4c:	1c6e      	adds	r6, r5, #1
 8006c4e:	7621      	strb	r1, [r4, #24]
 8006c50:	f000 f9f2 	bl	8007038 <memchr>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d038      	beq.n	8006cca <_svfiprintf_r+0x1d6>
 8006c58:	4b23      	ldr	r3, [pc, #140]	@ (8006ce8 <_svfiprintf_r+0x1f4>)
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d122      	bne.n	8006ca4 <_svfiprintf_r+0x1b0>
 8006c5e:	2207      	movs	r2, #7
 8006c60:	9b07      	ldr	r3, [sp, #28]
 8006c62:	3307      	adds	r3, #7
 8006c64:	4393      	bics	r3, r2
 8006c66:	3308      	adds	r3, #8
 8006c68:	9307      	str	r3, [sp, #28]
 8006c6a:	6963      	ldr	r3, [r4, #20]
 8006c6c:	9a04      	ldr	r2, [sp, #16]
 8006c6e:	189b      	adds	r3, r3, r2
 8006c70:	6163      	str	r3, [r4, #20]
 8006c72:	e762      	b.n	8006b3a <_svfiprintf_r+0x46>
 8006c74:	4343      	muls	r3, r0
 8006c76:	0035      	movs	r5, r6
 8006c78:	2101      	movs	r1, #1
 8006c7a:	189b      	adds	r3, r3, r2
 8006c7c:	e7a4      	b.n	8006bc8 <_svfiprintf_r+0xd4>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	200a      	movs	r0, #10
 8006c82:	0019      	movs	r1, r3
 8006c84:	3501      	adds	r5, #1
 8006c86:	6063      	str	r3, [r4, #4]
 8006c88:	782a      	ldrb	r2, [r5, #0]
 8006c8a:	1c6e      	adds	r6, r5, #1
 8006c8c:	3a30      	subs	r2, #48	@ 0x30
 8006c8e:	2a09      	cmp	r2, #9
 8006c90:	d903      	bls.n	8006c9a <_svfiprintf_r+0x1a6>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d0c8      	beq.n	8006c28 <_svfiprintf_r+0x134>
 8006c96:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c98:	e7c6      	b.n	8006c28 <_svfiprintf_r+0x134>
 8006c9a:	4341      	muls	r1, r0
 8006c9c:	0035      	movs	r5, r6
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	1889      	adds	r1, r1, r2
 8006ca2:	e7f1      	b.n	8006c88 <_svfiprintf_r+0x194>
 8006ca4:	aa07      	add	r2, sp, #28
 8006ca6:	9200      	str	r2, [sp, #0]
 8006ca8:	0021      	movs	r1, r4
 8006caa:	003a      	movs	r2, r7
 8006cac:	4b0f      	ldr	r3, [pc, #60]	@ (8006cec <_svfiprintf_r+0x1f8>)
 8006cae:	9803      	ldr	r0, [sp, #12]
 8006cb0:	e000      	b.n	8006cb4 <_svfiprintf_r+0x1c0>
 8006cb2:	bf00      	nop
 8006cb4:	9004      	str	r0, [sp, #16]
 8006cb6:	9b04      	ldr	r3, [sp, #16]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	d1d6      	bne.n	8006c6a <_svfiprintf_r+0x176>
 8006cbc:	89bb      	ldrh	r3, [r7, #12]
 8006cbe:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006cc0:	065b      	lsls	r3, r3, #25
 8006cc2:	d500      	bpl.n	8006cc6 <_svfiprintf_r+0x1d2>
 8006cc4:	e72c      	b.n	8006b20 <_svfiprintf_r+0x2c>
 8006cc6:	b021      	add	sp, #132	@ 0x84
 8006cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cca:	aa07      	add	r2, sp, #28
 8006ccc:	9200      	str	r2, [sp, #0]
 8006cce:	0021      	movs	r1, r4
 8006cd0:	003a      	movs	r2, r7
 8006cd2:	4b06      	ldr	r3, [pc, #24]	@ (8006cec <_svfiprintf_r+0x1f8>)
 8006cd4:	9803      	ldr	r0, [sp, #12]
 8006cd6:	f000 f87b 	bl	8006dd0 <_printf_i>
 8006cda:	e7eb      	b.n	8006cb4 <_svfiprintf_r+0x1c0>
 8006cdc:	080071f8 	.word	0x080071f8
 8006ce0:	080071fe 	.word	0x080071fe
 8006ce4:	08007202 	.word	0x08007202
 8006ce8:	00000000 	.word	0x00000000
 8006cec:	08006a35 	.word	0x08006a35

08006cf0 <_printf_common>:
 8006cf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cf2:	0016      	movs	r6, r2
 8006cf4:	9301      	str	r3, [sp, #4]
 8006cf6:	688a      	ldr	r2, [r1, #8]
 8006cf8:	690b      	ldr	r3, [r1, #16]
 8006cfa:	000c      	movs	r4, r1
 8006cfc:	9000      	str	r0, [sp, #0]
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	da00      	bge.n	8006d04 <_printf_common+0x14>
 8006d02:	0013      	movs	r3, r2
 8006d04:	0022      	movs	r2, r4
 8006d06:	6033      	str	r3, [r6, #0]
 8006d08:	3243      	adds	r2, #67	@ 0x43
 8006d0a:	7812      	ldrb	r2, [r2, #0]
 8006d0c:	2a00      	cmp	r2, #0
 8006d0e:	d001      	beq.n	8006d14 <_printf_common+0x24>
 8006d10:	3301      	adds	r3, #1
 8006d12:	6033      	str	r3, [r6, #0]
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	069b      	lsls	r3, r3, #26
 8006d18:	d502      	bpl.n	8006d20 <_printf_common+0x30>
 8006d1a:	6833      	ldr	r3, [r6, #0]
 8006d1c:	3302      	adds	r3, #2
 8006d1e:	6033      	str	r3, [r6, #0]
 8006d20:	6822      	ldr	r2, [r4, #0]
 8006d22:	2306      	movs	r3, #6
 8006d24:	0015      	movs	r5, r2
 8006d26:	401d      	ands	r5, r3
 8006d28:	421a      	tst	r2, r3
 8006d2a:	d027      	beq.n	8006d7c <_printf_common+0x8c>
 8006d2c:	0023      	movs	r3, r4
 8006d2e:	3343      	adds	r3, #67	@ 0x43
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	1e5a      	subs	r2, r3, #1
 8006d34:	4193      	sbcs	r3, r2
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	0692      	lsls	r2, r2, #26
 8006d3a:	d430      	bmi.n	8006d9e <_printf_common+0xae>
 8006d3c:	0022      	movs	r2, r4
 8006d3e:	9901      	ldr	r1, [sp, #4]
 8006d40:	9800      	ldr	r0, [sp, #0]
 8006d42:	9d08      	ldr	r5, [sp, #32]
 8006d44:	3243      	adds	r2, #67	@ 0x43
 8006d46:	47a8      	blx	r5
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d025      	beq.n	8006d98 <_printf_common+0xa8>
 8006d4c:	2206      	movs	r2, #6
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	2500      	movs	r5, #0
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d105      	bne.n	8006d64 <_printf_common+0x74>
 8006d58:	6833      	ldr	r3, [r6, #0]
 8006d5a:	68e5      	ldr	r5, [r4, #12]
 8006d5c:	1aed      	subs	r5, r5, r3
 8006d5e:	43eb      	mvns	r3, r5
 8006d60:	17db      	asrs	r3, r3, #31
 8006d62:	401d      	ands	r5, r3
 8006d64:	68a3      	ldr	r3, [r4, #8]
 8006d66:	6922      	ldr	r2, [r4, #16]
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	dd01      	ble.n	8006d70 <_printf_common+0x80>
 8006d6c:	1a9b      	subs	r3, r3, r2
 8006d6e:	18ed      	adds	r5, r5, r3
 8006d70:	2600      	movs	r6, #0
 8006d72:	42b5      	cmp	r5, r6
 8006d74:	d120      	bne.n	8006db8 <_printf_common+0xc8>
 8006d76:	2000      	movs	r0, #0
 8006d78:	e010      	b.n	8006d9c <_printf_common+0xac>
 8006d7a:	3501      	adds	r5, #1
 8006d7c:	68e3      	ldr	r3, [r4, #12]
 8006d7e:	6832      	ldr	r2, [r6, #0]
 8006d80:	1a9b      	subs	r3, r3, r2
 8006d82:	42ab      	cmp	r3, r5
 8006d84:	ddd2      	ble.n	8006d2c <_printf_common+0x3c>
 8006d86:	0022      	movs	r2, r4
 8006d88:	2301      	movs	r3, #1
 8006d8a:	9901      	ldr	r1, [sp, #4]
 8006d8c:	9800      	ldr	r0, [sp, #0]
 8006d8e:	9f08      	ldr	r7, [sp, #32]
 8006d90:	3219      	adds	r2, #25
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	d1f0      	bne.n	8006d7a <_printf_common+0x8a>
 8006d98:	2001      	movs	r0, #1
 8006d9a:	4240      	negs	r0, r0
 8006d9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d9e:	2030      	movs	r0, #48	@ 0x30
 8006da0:	18e1      	adds	r1, r4, r3
 8006da2:	3143      	adds	r1, #67	@ 0x43
 8006da4:	7008      	strb	r0, [r1, #0]
 8006da6:	0021      	movs	r1, r4
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	3145      	adds	r1, #69	@ 0x45
 8006dac:	7809      	ldrb	r1, [r1, #0]
 8006dae:	18a2      	adds	r2, r4, r2
 8006db0:	3243      	adds	r2, #67	@ 0x43
 8006db2:	3302      	adds	r3, #2
 8006db4:	7011      	strb	r1, [r2, #0]
 8006db6:	e7c1      	b.n	8006d3c <_printf_common+0x4c>
 8006db8:	0022      	movs	r2, r4
 8006dba:	2301      	movs	r3, #1
 8006dbc:	9901      	ldr	r1, [sp, #4]
 8006dbe:	9800      	ldr	r0, [sp, #0]
 8006dc0:	9f08      	ldr	r7, [sp, #32]
 8006dc2:	321a      	adds	r2, #26
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	d0e6      	beq.n	8006d98 <_printf_common+0xa8>
 8006dca:	3601      	adds	r6, #1
 8006dcc:	e7d1      	b.n	8006d72 <_printf_common+0x82>
	...

08006dd0 <_printf_i>:
 8006dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dd2:	b08b      	sub	sp, #44	@ 0x2c
 8006dd4:	9206      	str	r2, [sp, #24]
 8006dd6:	000a      	movs	r2, r1
 8006dd8:	3243      	adds	r2, #67	@ 0x43
 8006dda:	9307      	str	r3, [sp, #28]
 8006ddc:	9005      	str	r0, [sp, #20]
 8006dde:	9203      	str	r2, [sp, #12]
 8006de0:	7e0a      	ldrb	r2, [r1, #24]
 8006de2:	000c      	movs	r4, r1
 8006de4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006de6:	2a78      	cmp	r2, #120	@ 0x78
 8006de8:	d809      	bhi.n	8006dfe <_printf_i+0x2e>
 8006dea:	2a62      	cmp	r2, #98	@ 0x62
 8006dec:	d80b      	bhi.n	8006e06 <_printf_i+0x36>
 8006dee:	2a00      	cmp	r2, #0
 8006df0:	d100      	bne.n	8006df4 <_printf_i+0x24>
 8006df2:	e0bc      	b.n	8006f6e <_printf_i+0x19e>
 8006df4:	497b      	ldr	r1, [pc, #492]	@ (8006fe4 <_printf_i+0x214>)
 8006df6:	9104      	str	r1, [sp, #16]
 8006df8:	2a58      	cmp	r2, #88	@ 0x58
 8006dfa:	d100      	bne.n	8006dfe <_printf_i+0x2e>
 8006dfc:	e090      	b.n	8006f20 <_printf_i+0x150>
 8006dfe:	0025      	movs	r5, r4
 8006e00:	3542      	adds	r5, #66	@ 0x42
 8006e02:	702a      	strb	r2, [r5, #0]
 8006e04:	e022      	b.n	8006e4c <_printf_i+0x7c>
 8006e06:	0010      	movs	r0, r2
 8006e08:	3863      	subs	r0, #99	@ 0x63
 8006e0a:	2815      	cmp	r0, #21
 8006e0c:	d8f7      	bhi.n	8006dfe <_printf_i+0x2e>
 8006e0e:	f7f9 f983 	bl	8000118 <__gnu_thumb1_case_shi>
 8006e12:	0016      	.short	0x0016
 8006e14:	fff6001f 	.word	0xfff6001f
 8006e18:	fff6fff6 	.word	0xfff6fff6
 8006e1c:	001ffff6 	.word	0x001ffff6
 8006e20:	fff6fff6 	.word	0xfff6fff6
 8006e24:	fff6fff6 	.word	0xfff6fff6
 8006e28:	003600a1 	.word	0x003600a1
 8006e2c:	fff60080 	.word	0xfff60080
 8006e30:	00b2fff6 	.word	0x00b2fff6
 8006e34:	0036fff6 	.word	0x0036fff6
 8006e38:	fff6fff6 	.word	0xfff6fff6
 8006e3c:	0084      	.short	0x0084
 8006e3e:	0025      	movs	r5, r4
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	3542      	adds	r5, #66	@ 0x42
 8006e44:	1d11      	adds	r1, r2, #4
 8006e46:	6019      	str	r1, [r3, #0]
 8006e48:	6813      	ldr	r3, [r2, #0]
 8006e4a:	702b      	strb	r3, [r5, #0]
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e0a0      	b.n	8006f92 <_printf_i+0x1c2>
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	6809      	ldr	r1, [r1, #0]
 8006e54:	1d02      	adds	r2, r0, #4
 8006e56:	060d      	lsls	r5, r1, #24
 8006e58:	d50b      	bpl.n	8006e72 <_printf_i+0xa2>
 8006e5a:	6806      	ldr	r6, [r0, #0]
 8006e5c:	601a      	str	r2, [r3, #0]
 8006e5e:	2e00      	cmp	r6, #0
 8006e60:	da03      	bge.n	8006e6a <_printf_i+0x9a>
 8006e62:	232d      	movs	r3, #45	@ 0x2d
 8006e64:	9a03      	ldr	r2, [sp, #12]
 8006e66:	4276      	negs	r6, r6
 8006e68:	7013      	strb	r3, [r2, #0]
 8006e6a:	4b5e      	ldr	r3, [pc, #376]	@ (8006fe4 <_printf_i+0x214>)
 8006e6c:	270a      	movs	r7, #10
 8006e6e:	9304      	str	r3, [sp, #16]
 8006e70:	e018      	b.n	8006ea4 <_printf_i+0xd4>
 8006e72:	6806      	ldr	r6, [r0, #0]
 8006e74:	601a      	str	r2, [r3, #0]
 8006e76:	0649      	lsls	r1, r1, #25
 8006e78:	d5f1      	bpl.n	8006e5e <_printf_i+0x8e>
 8006e7a:	b236      	sxth	r6, r6
 8006e7c:	e7ef      	b.n	8006e5e <_printf_i+0x8e>
 8006e7e:	6808      	ldr	r0, [r1, #0]
 8006e80:	6819      	ldr	r1, [r3, #0]
 8006e82:	c940      	ldmia	r1!, {r6}
 8006e84:	0605      	lsls	r5, r0, #24
 8006e86:	d402      	bmi.n	8006e8e <_printf_i+0xbe>
 8006e88:	0640      	lsls	r0, r0, #25
 8006e8a:	d500      	bpl.n	8006e8e <_printf_i+0xbe>
 8006e8c:	b2b6      	uxth	r6, r6
 8006e8e:	6019      	str	r1, [r3, #0]
 8006e90:	4b54      	ldr	r3, [pc, #336]	@ (8006fe4 <_printf_i+0x214>)
 8006e92:	270a      	movs	r7, #10
 8006e94:	9304      	str	r3, [sp, #16]
 8006e96:	2a6f      	cmp	r2, #111	@ 0x6f
 8006e98:	d100      	bne.n	8006e9c <_printf_i+0xcc>
 8006e9a:	3f02      	subs	r7, #2
 8006e9c:	0023      	movs	r3, r4
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	3343      	adds	r3, #67	@ 0x43
 8006ea2:	701a      	strb	r2, [r3, #0]
 8006ea4:	6863      	ldr	r3, [r4, #4]
 8006ea6:	60a3      	str	r3, [r4, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	db03      	blt.n	8006eb4 <_printf_i+0xe4>
 8006eac:	2104      	movs	r1, #4
 8006eae:	6822      	ldr	r2, [r4, #0]
 8006eb0:	438a      	bics	r2, r1
 8006eb2:	6022      	str	r2, [r4, #0]
 8006eb4:	2e00      	cmp	r6, #0
 8006eb6:	d102      	bne.n	8006ebe <_printf_i+0xee>
 8006eb8:	9d03      	ldr	r5, [sp, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00c      	beq.n	8006ed8 <_printf_i+0x108>
 8006ebe:	9d03      	ldr	r5, [sp, #12]
 8006ec0:	0030      	movs	r0, r6
 8006ec2:	0039      	movs	r1, r7
 8006ec4:	f7f9 f9b8 	bl	8000238 <__aeabi_uidivmod>
 8006ec8:	9b04      	ldr	r3, [sp, #16]
 8006eca:	3d01      	subs	r5, #1
 8006ecc:	5c5b      	ldrb	r3, [r3, r1]
 8006ece:	702b      	strb	r3, [r5, #0]
 8006ed0:	0033      	movs	r3, r6
 8006ed2:	0006      	movs	r6, r0
 8006ed4:	429f      	cmp	r7, r3
 8006ed6:	d9f3      	bls.n	8006ec0 <_printf_i+0xf0>
 8006ed8:	2f08      	cmp	r7, #8
 8006eda:	d109      	bne.n	8006ef0 <_printf_i+0x120>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	07db      	lsls	r3, r3, #31
 8006ee0:	d506      	bpl.n	8006ef0 <_printf_i+0x120>
 8006ee2:	6862      	ldr	r2, [r4, #4]
 8006ee4:	6923      	ldr	r3, [r4, #16]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	dc02      	bgt.n	8006ef0 <_printf_i+0x120>
 8006eea:	2330      	movs	r3, #48	@ 0x30
 8006eec:	3d01      	subs	r5, #1
 8006eee:	702b      	strb	r3, [r5, #0]
 8006ef0:	9b03      	ldr	r3, [sp, #12]
 8006ef2:	1b5b      	subs	r3, r3, r5
 8006ef4:	6123      	str	r3, [r4, #16]
 8006ef6:	9b07      	ldr	r3, [sp, #28]
 8006ef8:	0021      	movs	r1, r4
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	9805      	ldr	r0, [sp, #20]
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	aa09      	add	r2, sp, #36	@ 0x24
 8006f02:	f7ff fef5 	bl	8006cf0 <_printf_common>
 8006f06:	3001      	adds	r0, #1
 8006f08:	d148      	bne.n	8006f9c <_printf_i+0x1cc>
 8006f0a:	2001      	movs	r0, #1
 8006f0c:	4240      	negs	r0, r0
 8006f0e:	b00b      	add	sp, #44	@ 0x2c
 8006f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f12:	2220      	movs	r2, #32
 8006f14:	6809      	ldr	r1, [r1, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	6022      	str	r2, [r4, #0]
 8006f1a:	2278      	movs	r2, #120	@ 0x78
 8006f1c:	4932      	ldr	r1, [pc, #200]	@ (8006fe8 <_printf_i+0x218>)
 8006f1e:	9104      	str	r1, [sp, #16]
 8006f20:	0021      	movs	r1, r4
 8006f22:	3145      	adds	r1, #69	@ 0x45
 8006f24:	700a      	strb	r2, [r1, #0]
 8006f26:	6819      	ldr	r1, [r3, #0]
 8006f28:	6822      	ldr	r2, [r4, #0]
 8006f2a:	c940      	ldmia	r1!, {r6}
 8006f2c:	0610      	lsls	r0, r2, #24
 8006f2e:	d402      	bmi.n	8006f36 <_printf_i+0x166>
 8006f30:	0650      	lsls	r0, r2, #25
 8006f32:	d500      	bpl.n	8006f36 <_printf_i+0x166>
 8006f34:	b2b6      	uxth	r6, r6
 8006f36:	6019      	str	r1, [r3, #0]
 8006f38:	07d3      	lsls	r3, r2, #31
 8006f3a:	d502      	bpl.n	8006f42 <_printf_i+0x172>
 8006f3c:	2320      	movs	r3, #32
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	2e00      	cmp	r6, #0
 8006f44:	d001      	beq.n	8006f4a <_printf_i+0x17a>
 8006f46:	2710      	movs	r7, #16
 8006f48:	e7a8      	b.n	8006e9c <_printf_i+0xcc>
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	4393      	bics	r3, r2
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	e7f8      	b.n	8006f46 <_printf_i+0x176>
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	680d      	ldr	r5, [r1, #0]
 8006f58:	1d10      	adds	r0, r2, #4
 8006f5a:	6949      	ldr	r1, [r1, #20]
 8006f5c:	6018      	str	r0, [r3, #0]
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	062e      	lsls	r6, r5, #24
 8006f62:	d501      	bpl.n	8006f68 <_printf_i+0x198>
 8006f64:	6019      	str	r1, [r3, #0]
 8006f66:	e002      	b.n	8006f6e <_printf_i+0x19e>
 8006f68:	066d      	lsls	r5, r5, #25
 8006f6a:	d5fb      	bpl.n	8006f64 <_printf_i+0x194>
 8006f6c:	8019      	strh	r1, [r3, #0]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	9d03      	ldr	r5, [sp, #12]
 8006f72:	6123      	str	r3, [r4, #16]
 8006f74:	e7bf      	b.n	8006ef6 <_printf_i+0x126>
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	1d11      	adds	r1, r2, #4
 8006f7a:	6019      	str	r1, [r3, #0]
 8006f7c:	6815      	ldr	r5, [r2, #0]
 8006f7e:	2100      	movs	r1, #0
 8006f80:	0028      	movs	r0, r5
 8006f82:	6862      	ldr	r2, [r4, #4]
 8006f84:	f000 f858 	bl	8007038 <memchr>
 8006f88:	2800      	cmp	r0, #0
 8006f8a:	d001      	beq.n	8006f90 <_printf_i+0x1c0>
 8006f8c:	1b40      	subs	r0, r0, r5
 8006f8e:	6060      	str	r0, [r4, #4]
 8006f90:	6863      	ldr	r3, [r4, #4]
 8006f92:	6123      	str	r3, [r4, #16]
 8006f94:	2300      	movs	r3, #0
 8006f96:	9a03      	ldr	r2, [sp, #12]
 8006f98:	7013      	strb	r3, [r2, #0]
 8006f9a:	e7ac      	b.n	8006ef6 <_printf_i+0x126>
 8006f9c:	002a      	movs	r2, r5
 8006f9e:	6923      	ldr	r3, [r4, #16]
 8006fa0:	9906      	ldr	r1, [sp, #24]
 8006fa2:	9805      	ldr	r0, [sp, #20]
 8006fa4:	9d07      	ldr	r5, [sp, #28]
 8006fa6:	47a8      	blx	r5
 8006fa8:	3001      	adds	r0, #1
 8006faa:	d0ae      	beq.n	8006f0a <_printf_i+0x13a>
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	079b      	lsls	r3, r3, #30
 8006fb0:	d415      	bmi.n	8006fde <_printf_i+0x20e>
 8006fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb4:	68e0      	ldr	r0, [r4, #12]
 8006fb6:	4298      	cmp	r0, r3
 8006fb8:	daa9      	bge.n	8006f0e <_printf_i+0x13e>
 8006fba:	0018      	movs	r0, r3
 8006fbc:	e7a7      	b.n	8006f0e <_printf_i+0x13e>
 8006fbe:	0022      	movs	r2, r4
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	9906      	ldr	r1, [sp, #24]
 8006fc4:	9805      	ldr	r0, [sp, #20]
 8006fc6:	9e07      	ldr	r6, [sp, #28]
 8006fc8:	3219      	adds	r2, #25
 8006fca:	47b0      	blx	r6
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d09c      	beq.n	8006f0a <_printf_i+0x13a>
 8006fd0:	3501      	adds	r5, #1
 8006fd2:	68e3      	ldr	r3, [r4, #12]
 8006fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	42ab      	cmp	r3, r5
 8006fda:	dcf0      	bgt.n	8006fbe <_printf_i+0x1ee>
 8006fdc:	e7e9      	b.n	8006fb2 <_printf_i+0x1e2>
 8006fde:	2500      	movs	r5, #0
 8006fe0:	e7f7      	b.n	8006fd2 <_printf_i+0x202>
 8006fe2:	46c0      	nop			@ (mov r8, r8)
 8006fe4:	08007209 	.word	0x08007209
 8006fe8:	0800721a 	.word	0x0800721a

08006fec <memmove>:
 8006fec:	b510      	push	{r4, lr}
 8006fee:	4288      	cmp	r0, r1
 8006ff0:	d806      	bhi.n	8007000 <memmove+0x14>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d008      	beq.n	800700a <memmove+0x1e>
 8006ff8:	5ccc      	ldrb	r4, [r1, r3]
 8006ffa:	54c4      	strb	r4, [r0, r3]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	e7f9      	b.n	8006ff4 <memmove+0x8>
 8007000:	188b      	adds	r3, r1, r2
 8007002:	4298      	cmp	r0, r3
 8007004:	d2f5      	bcs.n	8006ff2 <memmove+0x6>
 8007006:	3a01      	subs	r2, #1
 8007008:	d200      	bcs.n	800700c <memmove+0x20>
 800700a:	bd10      	pop	{r4, pc}
 800700c:	5c8b      	ldrb	r3, [r1, r2]
 800700e:	5483      	strb	r3, [r0, r2]
 8007010:	e7f9      	b.n	8007006 <memmove+0x1a>
	...

08007014 <_sbrk_r>:
 8007014:	2300      	movs	r3, #0
 8007016:	b570      	push	{r4, r5, r6, lr}
 8007018:	4d06      	ldr	r5, [pc, #24]	@ (8007034 <_sbrk_r+0x20>)
 800701a:	0004      	movs	r4, r0
 800701c:	0008      	movs	r0, r1
 800701e:	602b      	str	r3, [r5, #0]
 8007020:	f7fa f93a 	bl	8001298 <_sbrk>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d103      	bne.n	8007030 <_sbrk_r+0x1c>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d000      	beq.n	8007030 <_sbrk_r+0x1c>
 800702e:	6023      	str	r3, [r4, #0]
 8007030:	bd70      	pop	{r4, r5, r6, pc}
 8007032:	46c0      	nop			@ (mov r8, r8)
 8007034:	2000127c 	.word	0x2000127c

08007038 <memchr>:
 8007038:	b2c9      	uxtb	r1, r1
 800703a:	1882      	adds	r2, r0, r2
 800703c:	4290      	cmp	r0, r2
 800703e:	d101      	bne.n	8007044 <memchr+0xc>
 8007040:	2000      	movs	r0, #0
 8007042:	4770      	bx	lr
 8007044:	7803      	ldrb	r3, [r0, #0]
 8007046:	428b      	cmp	r3, r1
 8007048:	d0fb      	beq.n	8007042 <memchr+0xa>
 800704a:	3001      	adds	r0, #1
 800704c:	e7f6      	b.n	800703c <memchr+0x4>

0800704e <_realloc_r>:
 800704e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007050:	0006      	movs	r6, r0
 8007052:	000c      	movs	r4, r1
 8007054:	0015      	movs	r5, r2
 8007056:	2900      	cmp	r1, #0
 8007058:	d105      	bne.n	8007066 <_realloc_r+0x18>
 800705a:	0011      	movs	r1, r2
 800705c:	f7ff fc5a 	bl	8006914 <_malloc_r>
 8007060:	0004      	movs	r4, r0
 8007062:	0020      	movs	r0, r4
 8007064:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007066:	2a00      	cmp	r2, #0
 8007068:	d103      	bne.n	8007072 <_realloc_r+0x24>
 800706a:	f7ff fbe7 	bl	800683c <_free_r>
 800706e:	2400      	movs	r4, #0
 8007070:	e7f7      	b.n	8007062 <_realloc_r+0x14>
 8007072:	f000 f81b 	bl	80070ac <_malloc_usable_size_r>
 8007076:	0007      	movs	r7, r0
 8007078:	4285      	cmp	r5, r0
 800707a:	d802      	bhi.n	8007082 <_realloc_r+0x34>
 800707c:	0843      	lsrs	r3, r0, #1
 800707e:	42ab      	cmp	r3, r5
 8007080:	d3ef      	bcc.n	8007062 <_realloc_r+0x14>
 8007082:	0029      	movs	r1, r5
 8007084:	0030      	movs	r0, r6
 8007086:	f7ff fc45 	bl	8006914 <_malloc_r>
 800708a:	9001      	str	r0, [sp, #4]
 800708c:	2800      	cmp	r0, #0
 800708e:	d0ee      	beq.n	800706e <_realloc_r+0x20>
 8007090:	002a      	movs	r2, r5
 8007092:	42bd      	cmp	r5, r7
 8007094:	d900      	bls.n	8007098 <_realloc_r+0x4a>
 8007096:	003a      	movs	r2, r7
 8007098:	0021      	movs	r1, r4
 800709a:	9801      	ldr	r0, [sp, #4]
 800709c:	f7ff fbc4 	bl	8006828 <memcpy>
 80070a0:	0021      	movs	r1, r4
 80070a2:	0030      	movs	r0, r6
 80070a4:	f7ff fbca 	bl	800683c <_free_r>
 80070a8:	9c01      	ldr	r4, [sp, #4]
 80070aa:	e7da      	b.n	8007062 <_realloc_r+0x14>

080070ac <_malloc_usable_size_r>:
 80070ac:	1f0b      	subs	r3, r1, #4
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	1f18      	subs	r0, r3, #4
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	da01      	bge.n	80070ba <_malloc_usable_size_r+0xe>
 80070b6:	580b      	ldr	r3, [r1, r0]
 80070b8:	18c0      	adds	r0, r0, r3
 80070ba:	4770      	bx	lr

080070bc <_init>:
 80070bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070be:	46c0      	nop			@ (mov r8, r8)
 80070c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070c2:	bc08      	pop	{r3}
 80070c4:	469e      	mov	lr, r3
 80070c6:	4770      	bx	lr

080070c8 <_fini>:
 80070c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ca:	46c0      	nop			@ (mov r8, r8)
 80070cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ce:	bc08      	pop	{r3}
 80070d0:	469e      	mov	lr, r3
 80070d2:	4770      	bx	lr
