

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.870 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      132|      132|  0.528 us|  0.528 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_764_2  |      130|      130|         5|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FFT.cpp:764]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln764 = store i7 0, i7 %i" [FFT.cpp:764]   --->   Operation 10 'store' 'store_ln764' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc8"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [FFT.cpp:764]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln764 = icmp_eq  i7 %i_1, i7 64" [FFT.cpp:764]   --->   Operation 13 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.87ns)   --->   "%add_ln764 = add i7 %i_1, i7 1" [FFT.cpp:764]   --->   Operation 14 'add' 'add_ln764' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln764 = br i1 %icmp_ln764, void %for.inc8.split, void %for.end10.exitStub" [FFT.cpp:764]   --->   Operation 15 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i7 %i_1" [FFT.cpp:764]   --->   Operation 16 'zext' 'zext_ln764' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 17 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 18 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 19 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 20 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 21 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 22 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 23 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 24 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 25 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 26 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 27 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 28 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 29 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 30 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 31 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 32 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 33 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 33 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 34 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 35 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 35 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 36 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 37 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 38 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 38 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 39 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 40 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln764 = store i7 %add_ln764, i7 %i" [FFT.cpp:764]   --->   Operation 41 'store' 'store_ln764' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln764)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 42 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 42 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 43 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 43 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 44 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 45 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 46 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 47 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 48 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 48 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 49 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln765 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" [FFT.cpp:765]   --->   Operation 50 'bitcast' 'bitcast_ln765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln765_1 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" [FFT.cpp:765]   --->   Operation 51 'bitcast' 'bitcast_ln765_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln765_2 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" [FFT.cpp:765]   --->   Operation 52 'bitcast' 'bitcast_ln765_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln765_3 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" [FFT.cpp:765]   --->   Operation 53 'bitcast' 'bitcast_ln765_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln765_4 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" [FFT.cpp:765]   --->   Operation 54 'bitcast' 'bitcast_ln765_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln765_5 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" [FFT.cpp:765]   --->   Operation 55 'bitcast' 'bitcast_ln765_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln765_6 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" [FFT.cpp:765]   --->   Operation 56 'bitcast' 'bitcast_ln765_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln765_7 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" [FFT.cpp:765]   --->   Operation 57 'bitcast' 'bitcast_ln765_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln765_7, i32 %bitcast_ln765_6, i32 %bitcast_ln765_5, i32 %bitcast_ln765_4, i32 %bitcast_ln765_3, i32 %bitcast_ln765_2, i32 %bitcast_ln765_1, i32 %bitcast_ln765" [FFT.cpp:765]   --->   Operation 58 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln764 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:764]   --->   Operation 59 'specpipeline' 'specpipeline_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln764 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [FFT.cpp:764]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln764 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [FFT.cpp:764]   --->   Operation 61 'specloopname' 'specloopname_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln765 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %out_r, i256 %p_0" [FFT.cpp:765]   --->   Operation 62 'write' 'write_ln765' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln764 = br void %for.inc8" [FFT.cpp:764]   --->   Operation 63 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln764', FFT.cpp:764) of constant 0 on local variable 'i', FFT.cpp:764 [12]  (1.588 ns)

 <State 2>: 1.870ns
The critical path consists of the following:
	'load' operation 7 bit ('i', FFT.cpp:764) on local variable 'i', FFT.cpp:764 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln764', FFT.cpp:764) [16]  (1.870 ns)

 <State 3>: 1.588ns
The critical path consists of the following:

 <State 4>: 1.682ns
The critical path consists of the following:
	'load' operation 32 bit ('FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load', FFT.cpp:765) on array 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0' [25]  (1.682 ns)

 <State 5>: 1.460ns
The critical path consists of the following:
	fifo write operation ('write_ln765', FFT.cpp:765) on port 'out_r' (FFT.cpp:765) [49]  (1.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
