library IEEE;
use IEEE.std_logic_1164.all;


entity adder_1 is 
	port (a,b,cin:in std_logic;
			cout,sum:out std_logic)
	end adder_1;
	
architecture rtl of adder_1 is
begin	
	sum <= x or y or cin;
	cout<= (x and y) or (x and cin) or (y and cin);
end rtl;
	