{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711124296117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711124296117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 13:18:16 2024 " "Processing started: Fri Mar 22 13:18:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711124296117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124296117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoMestre4Bits -c ProjetoMestre4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoMestre4Bits -c ProjetoMestre4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124296117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711124296329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711124296329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa2_contador4bits/etapa2_contador4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa2_contador4bits/etapa2_contador4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Etapa2_Contador4Bits " "Found entity 1: Etapa2_Contador4Bits" {  } { { "../Etapa2_Contador4Bits/Etapa2_Contador4Bits.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa2_Contador4Bits/Etapa2_Contador4Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711124301569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124301569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Etapa1_DivisorDeFrequencia.v(8) " "Verilog HDL information at Etapa1_DivisorDeFrequencia.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "../Etapa1_DivisorDeFrequencia/Etapa1_DivisorDeFrequencia.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa1_DivisorDeFrequencia/Etapa1_DivisorDeFrequencia.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711124301574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa1_divisordefrequencia/etapa1_divisordefrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa1_divisordefrequencia/etapa1_divisordefrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Etapa1_DivisorDeFrequencia " "Found entity 1: Etapa1_DivisorDeFrequencia" {  } { { "../Etapa1_DivisorDeFrequencia/Etapa1_DivisorDeFrequencia.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa1_DivisorDeFrequencia/Etapa1_DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711124301574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124301574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa3_decodificadorbinarioparabcd/etapa3_decodificadorbinarioparabcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/sistemasdigitais-projetosqartus/projetocompleto/projetocompleto4bits/etapa3_decodificadorbinarioparabcd/etapa3_decodificadorbinarioparabcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Etapa3_DecodificadorBinarioParaBCD " "Found entity 1: Etapa3_DecodificadorBinarioParaBCD" {  } { { "../Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711124301575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124301575 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ProjetoMestre4Bits.v(17) " "Verilog HDL Module Instantiation warning at ProjetoMestre4Bits.v(17): ignored dangling comma in List of Port Connections" {  } { { "ProjetoMestre4Bits.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/ProjetoMestre4Bits.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1711124301576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetomestre4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file projetomestre4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoMestre4Bits " "Found entity 1: ProjetoMestre4Bits" {  } { { "ProjetoMestre4Bits.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/ProjetoMestre4Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711124301576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124301576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoMestre4Bits " "Elaborating entity \"ProjetoMestre4Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711124301596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Etapa1_DivisorDeFrequencia Etapa1_DivisorDeFrequencia:etapa1_DivisorDeFrequencia " "Elaborating entity \"Etapa1_DivisorDeFrequencia\" for hierarchy \"Etapa1_DivisorDeFrequencia:etapa1_DivisorDeFrequencia\"" {  } { { "ProjetoMestre4Bits.v" "etapa1_DivisorDeFrequencia" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/ProjetoMestre4Bits.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711124301602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Etapa2_Contador4Bits Etapa2_Contador4Bits:etapa2_Contador4Bits " "Elaborating entity \"Etapa2_Contador4Bits\" for hierarchy \"Etapa2_Contador4Bits:etapa2_Contador4Bits\"" {  } { { "ProjetoMestre4Bits.v" "etapa2_Contador4Bits" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/ProjetoMestre4Bits.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711124301611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Etapa3_DecodificadorBinarioParaBCD Etapa3_DecodificadorBinarioParaBCD:etapa3_DecodificadorBinarioParaBCD " "Elaborating entity \"Etapa3_DecodificadorBinarioParaBCD\" for hierarchy \"Etapa3_DecodificadorBinarioParaBCD:etapa3_DecodificadorBinarioParaBCD\"" {  } { { "ProjetoMestre4Bits.v" "etapa3_DecodificadorBinarioParaBCD" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/ProjetoMestre4Bits.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711124301619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Etapa3_DecodificadorBinarioParaBCD.v(27) " "Verilog HDL assignment warning at Etapa3_DecodificadorBinarioParaBCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711124301620 "|ProjetoMestre4Bits|Etapa3_DecodificadorBinarioParaBCD:etapa3_DecodificadorBinarioParaBCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Etapa3_DecodificadorBinarioParaBCD.v(29) " "Verilog HDL assignment warning at Etapa3_DecodificadorBinarioParaBCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" "" { Text "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa3_DecodificadorBinarioParaBCD/Etapa3_DecodificadorBinarioParaBCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711124301620 "|ProjetoMestre4Bits|Etapa3_DecodificadorBinarioParaBCD:etapa3_DecodificadorBinarioParaBCD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711124301877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711124301946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/output_files/ProjetoMestre4Bits.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/ProjetoMestre4Bits/output_files/ProjetoMestre4Bits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124302067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711124302161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711124302161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711124302188 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711124302188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711124302188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711124302188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711124302206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 13:18:22 2024 " "Processing ended: Fri Mar 22 13:18:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711124302206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711124302206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711124302206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711124302206 ""}
