; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mean_mul_sigmoid_17(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 3, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 31, !dbg !12
  %9 = shl i32 %7, 1, !dbg !12
  %10 = and i32 %9, 6, !dbg !12
  %11 = and i32 %7, 7, !dbg !12
  %12 = or disjoint i32 %6, %10, !dbg !13
  %13 = or disjoint i32 %6, %11, !dbg !13
  %14 = icmp slt i32 %12, 1024, !dbg !14
  %15 = icmp slt i32 %13, 1024, !dbg !14
  %16 = lshr i32 %7, 5, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %17 = sdiv i32 %.frozen, 256, !dbg !16
  %18 = mul i32 %17, 256, !dbg !17
  %.decomposed = sub i32 %.frozen, %18, !dbg !17
  %19 = shl i32 %7, 6, !dbg !18
  %20 = and i32 %19, 3840, !dbg !18
  %21 = add nsw i32 %.decomposed, %20, !dbg !19
  %22 = shl i32 %17, 12, !dbg !20
  %23 = add i32 %21, %22, !dbg !21
  %24 = sext i32 %23 to i64, !dbg !22
  %25 = getelementptr float, ptr addrspace(1) %1, i64 %24, !dbg !22
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %25, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !23
  %27 = extractvalue { i32, i32 } %26, 0, !dbg !23
  %28 = extractvalue { i32, i32 } %26, 1, !dbg !23
  %29 = bitcast i32 %27 to float, !dbg !23
  %30 = bitcast i32 %28 to float, !dbg !23
  %31 = fsub float 0.000000e+00, %29, !dbg !24
  %32 = fsub float 0.000000e+00, %30, !dbg !24
  %33 = fmul float %31, 0x3FF7154760000000, !dbg !28
  %34 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %33) #3, !dbg !28
  %35 = fmul float %32, 0x3FF7154760000000, !dbg !28
  %36 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %35) #3, !dbg !28
  %37 = fadd float %34, 1.000000e+00, !dbg !29
  %38 = fadd float %36, 1.000000e+00, !dbg !29
  %39 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %37) #3, !dbg !30
  %40 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %38) #3, !dbg !30
  %41 = fmul float %39, %29, !dbg !31
  %42 = fmul float %40, %30, !dbg !31
  %43 = select i1 %14, float %41, float 0.000000e+00, !dbg !32
  %44 = select i1 %14, float %42, float 0.000000e+00, !dbg !32
  %45 = bitcast float %43 to i32, !dbg !33
  %46 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %45, i32 16, i32 31), !dbg !33
  %47 = bitcast i32 %46 to float, !dbg !33
  %48 = fadd float %43, %47, !dbg !35
  %49 = bitcast float %48 to i32, !dbg !33
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 8, i32 31), !dbg !33
  %51 = bitcast i32 %50 to float, !dbg !33
  %52 = fadd float %48, %51, !dbg !35
  %53 = bitcast float %52 to i32, !dbg !33
  %54 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 4, i32 31), !dbg !33
  %55 = bitcast i32 %54 to float, !dbg !33
  %56 = fadd float %52, %55, !dbg !35
  %57 = bitcast float %44 to i32, !dbg !33
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %57, i32 16, i32 31), !dbg !33
  %59 = bitcast i32 %58 to float, !dbg !33
  %60 = fadd float %44, %59, !dbg !35
  %61 = bitcast float %60 to i32, !dbg !33
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 8, i32 31), !dbg !33
  %63 = bitcast i32 %62 to float, !dbg !33
  %64 = fadd float %60, %63, !dbg !35
  %65 = bitcast float %64 to i32, !dbg !33
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 4, i32 31), !dbg !33
  %67 = bitcast i32 %66 to float, !dbg !33
  %68 = fadd float %64, %67, !dbg !35
  %69 = icmp samesign ult i32 %8, 4, !dbg !33
  %70 = and i32 %16, 1, !dbg !33
  %71 = shl nuw nsw i32 %10, 1, !dbg !33
  %72 = or disjoint i32 %71, %70, !dbg !33
  %73 = getelementptr float, ptr addrspace(3) @global_smem, i32 %72, !dbg !33
  %74 = bitcast float %56 to <1 x i32>, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %73, <1 x i32> %74, i1 %69) #3, !dbg !33
  %75 = or disjoint i32 %71, 2, !dbg !33
  %76 = or disjoint i32 %75, %70, !dbg !33
  %77 = getelementptr float, ptr addrspace(3) @global_smem, i32 %76, !dbg !33
  %78 = bitcast float %68 to <1 x i32>, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %77, <1 x i32> %78, i1 %69) #3, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %79 = icmp slt i32 %7, 16, !dbg !33
  %80 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !33
  %81 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %80, i1 %79) #3, !dbg !33
  %82 = bitcast i32 %81 to float, !dbg !33
  %83 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 1, i32 31), !dbg !33
  %84 = bitcast i32 %83 to float, !dbg !33
  %85 = fadd float %82, %84, !dbg !35
  %86 = and i32 %7, 1, !dbg !33
  %87 = icmp eq i32 %86, 0, !dbg !33
  %88 = and i1 %79, %87, !dbg !33
  %89 = bitcast float %85 to <1 x i32>, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %89, i1 %88) #3, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %90 = getelementptr float, ptr addrspace(3) @global_smem, i32 %71, !dbg !33
  %91 = load i32, ptr addrspace(3) %90, align 16, !dbg !33
  %92 = getelementptr float, ptr addrspace(3) @global_smem, i32 %75, !dbg !33
  %93 = load i32, ptr addrspace(3) %92, align 8, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %94 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !37
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %94, i32 %91, i32 %93, i1 true) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %95 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !37
  %96 = load float, ptr addrspace(3) %95, align 4, !dbg !37
  %97 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %96, float 1.600000e+01) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %98 = sext i32 %13 to i64, !dbg !39
  %99 = getelementptr float, ptr addrspace(1) %0, i64 %98, !dbg !39
  %100 = lshr i32 %8, 3, !dbg !40
  %101 = shl nuw nsw i32 %70, 2, !dbg !40
  %102 = or disjoint i32 %101, %100, !dbg !40
  %103 = icmp eq i32 %102, 0, !dbg !40
  %104 = bitcast float %97 to i32, !dbg !40
  %105 = and i1 %103, %15, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %104, ptr addrspace(1) %99, i1 %105) #3, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbgupxie6wpwco4fayqq7rk2zyhuecwwbzvnliyasnxefkrl7erk.py", directory: "inductor_cache/bg")
!4 = !{ptr @triton_per_fused_mean_mul_sigmoid_17, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mean_mul_sigmoid_17, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mean_mul_sigmoid_17", linkageName: "triton_per_fused_mean_mul_sigmoid_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 39, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 33, column: 49, scope: !7)
!21 = !DILocation(line: 33, column: 44, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 54, scope: !7)
!24 = !DILocation(line: 47, column: 30, scope: !25, inlinedAt: !27)
!25 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = !DILocation(line: 34, column: 22, scope: !7)
!28 = !DILocation(line: 47, column: 29, scope: !25, inlinedAt: !27)
!29 = !DILocation(line: 47, column: 20, scope: !25, inlinedAt: !27)
!30 = !DILocation(line: 47, column: 16, scope: !25, inlinedAt: !27)
!31 = !DILocation(line: 35, column: 18, scope: !7)
!32 = !DILocation(line: 37, column: 33, scope: !7)
!33 = !DILocation(line: 267, column: 36, scope: !25, inlinedAt: !34)
!34 = !DILocation(line: 38, column: 24, scope: !7)
!35 = !DILocation(line: 256, column: 15, scope: !36, inlinedAt: !34)
!36 = distinct !DILexicalBlockFile(scope: !25, file: !26, discriminator: 0)
!37 = !DILocation(line: 40, column: 18, scope: !7)
!38 = !DILocation(line: 41, column: 4, scope: !7)
!39 = !DILocation(line: 42, column: 28, scope: !7)
!40 = !DILocation(line: 42, column: 39, scope: !7)
!41 = !DILocation(line: 42, column: 4, scope: !7)
