

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Mon Feb 27 10:43:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4931|     4931|  49.310 us|  49.310 us|  4931|  4931|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |     4929|     4929|       229|          3|          1|  1568|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 229


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 229
* Pipeline : 1
  Pipeline-0 : II = 3, D = 229, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.19>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 232 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 233 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 234 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 235 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%indvar_flatten406 = alloca i32 1"   --->   Operation 236 'alloca' 'indvar_flatten406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln2793 = store i11 0, i11 %indvar_flatten406" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 237 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln2793 = store i4 0, i4 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 238 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln2793 = store i8 0, i8 %indvar_flatten" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 239 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln2793 = store i4 0, i4 %h" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 240 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln2793 = store i4 0, i4 %w" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 241 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2801_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 242 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%h_4 = load i4 %h"   --->   Operation 243 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%och_2 = load i4 %och"   --->   Operation 244 'load' 'och_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%indvar_flatten406_load = load i11 %indvar_flatten406" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 245 'load' 'indvar_flatten406_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%empty = trunc i4 %och_2"   --->   Operation 246 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 247 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp_s"   --->   Operation 248 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0"   --->   Operation 249 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 250 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.87ns)   --->   "%empty_89 = sub i8 %p_shl_cast, i8 %p_cast"   --->   Operation 251 'sub' 'empty_89' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast2 = sext i8 %empty_89"   --->   Operation 252 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%empty_90 = trunc i8 %empty_89"   --->   Operation 253 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_90, i2 0"   --->   Operation 254 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (1.82ns)   --->   "%empty_91 = sub i9 %p_shl12, i9 %p_cast2"   --->   Operation 255 'sub' 'empty_91' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%empty_92 = or i8 %empty_89, i8 1"   --->   Operation 256 'or' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast3 = sext i8 %empty_92"   --->   Operation 257 'sext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%empty_93 = trunc i8 %empty_92"   --->   Operation 258 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl12_0_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_93, i2 0"   --->   Operation 259 'bitconcatenate' 'p_shl12_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.82ns)   --->   "%empty_94 = sub i9 %p_shl12_0_1, i9 %p_cast3"   --->   Operation 260 'sub' 'empty_94' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%empty_95 = or i8 %empty_89, i8 2"   --->   Operation 261 'or' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_cast4 = sext i8 %empty_95"   --->   Operation 262 'sext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%empty_96 = trunc i8 %empty_95"   --->   Operation 263 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl12_0_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_96, i2 0"   --->   Operation 264 'bitconcatenate' 'p_shl12_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.82ns)   --->   "%empty_97 = sub i9 %p_shl12_0_2, i9 %p_cast4"   --->   Operation 265 'sub' 'empty_97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%empty_98 = or i5 %tmp_s, i5 1"   --->   Operation 266 'or' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_98"   --->   Operation 267 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl9_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_98, i2 0"   --->   Operation 268 'bitconcatenate' 'p_shl9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl9_1_cast = zext i7 %p_shl9_1"   --->   Operation 269 'zext' 'p_shl9_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.87ns)   --->   "%empty_99 = sub i8 %p_shl9_1_cast, i8 %p_cast6"   --->   Operation 270 'sub' 'empty_99' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_cast7 = sext i8 %empty_99"   --->   Operation 271 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%empty_100 = trunc i8 %empty_99"   --->   Operation 272 'trunc' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl12_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_100, i2 0"   --->   Operation 273 'bitconcatenate' 'p_shl12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.82ns)   --->   "%empty_101 = sub i9 %p_shl12_1, i9 %p_cast7"   --->   Operation 274 'sub' 'empty_101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl13_0_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %h_4, i4 0"   --->   Operation 275 'bitconcatenate' 'p_shl13_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast = zext i8 %p_shl13_0_1"   --->   Operation 276 'zext' 'p_shl13_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl14_0_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %h_4, i1 0"   --->   Operation 277 'bitconcatenate' 'p_shl14_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast = zext i5 %p_shl14_0_1"   --->   Operation 278 'zext' 'p_shl14_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (1.91ns)   --->   "%empty_133 = sub i9 %p_shl13_0_1_cast, i9 %p_shl14_0_1_cast"   --->   Operation 279 'sub' 'empty_133' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (1.73ns)   --->   "%empty_134 = add i4 %h_4, i4 1"   --->   Operation 280 'add' 'empty_134' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (1.30ns)   --->   "%cmp25_0_2 = icmp_ugt  i4 %empty_134, i4 13"   --->   Operation 281 'icmp' 'cmp25_0_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl13_0_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_134, i4 0"   --->   Operation 282 'bitconcatenate' 'p_shl13_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast = zext i8 %p_shl13_0_2"   --->   Operation 283 'zext' 'p_shl13_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl14_0_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_134, i1 0"   --->   Operation 284 'bitconcatenate' 'p_shl14_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast = zext i5 %p_shl14_0_2"   --->   Operation 285 'zext' 'p_shl14_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.91ns)   --->   "%empty_135 = sub i9 %p_shl13_0_2_cast, i9 %p_shl14_0_2_cast"   --->   Operation 286 'sub' 'empty_135' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (1.88ns)   --->   "%icmp_ln2793 = icmp_eq  i11 %indvar_flatten406_load, i11 1568" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 287 'icmp' 'icmp_ln2793' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln2793 = br i1 %icmp_ln2793, void %for.inc69, void %for.end72" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 288 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 289 'load' 'w_load' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 290 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.73ns)   --->   "%add_ln2793 = add i4 %och_2, i4 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 291 'add' 'add_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (1.55ns)   --->   "%icmp_ln2795 = icmp_eq  i8 %indvar_flatten_load, i8 196" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 292 'icmp' 'icmp_ln2795' <Predicate = (!icmp_ln2793)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (1.02ns)   --->   "%select_ln2793 = select i1 %icmp_ln2795, i4 0, i4 %h_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 293 'select' 'select_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%empty_155 = trunc i4 %add_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 294 'trunc' 'empty_155' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_155, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 295 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 296 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_155, i4 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 297 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 298 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (1.87ns)   --->   "%p_mid1154 = sub i8 %p_shl_cast_mid1, i8 %p_cast_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 299 'sub' 'p_mid1154' <Predicate = (!icmp_ln2793)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = sext i8 %p_mid1154" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 300 'sext' 'p_cast2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%empty_157 = trunc i8 %p_mid1154" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 301 'trunc' 'empty_157' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl12_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_157, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 302 'bitconcatenate' 'p_shl12_0_0_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.82ns)   --->   "%p_mid1156 = sub i9 %p_shl12_0_0_mid1, i9 %p_cast2_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 303 'sub' 'p_mid1156' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_mid1158 = or i8 %p_mid1154, i8 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 304 'or' 'p_mid1158' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast3_mid1 = sext i8 %p_mid1158" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 305 'sext' 'p_cast3_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%empty_158 = trunc i8 %p_mid1158" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 306 'trunc' 'empty_158' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl12_0_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_158, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 307 'bitconcatenate' 'p_shl12_0_1_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.82ns)   --->   "%p_mid1160 = sub i9 %p_shl12_0_1_mid1, i9 %p_cast3_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 308 'sub' 'p_mid1160' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.96ns)   --->   "%select_ln2793_3 = select i1 %icmp_ln2795, i9 %p_mid1160, i9 %empty_94" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 309 'select' 'select_ln2793_3' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_mid1162 = or i8 %p_mid1154, i8 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 310 'or' 'p_mid1162' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_cast4_mid1 = sext i8 %p_mid1162" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 311 'sext' 'p_cast4_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%empty_159 = trunc i8 %p_mid1162" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 312 'trunc' 'empty_159' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl12_0_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_159, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 313 'bitconcatenate' 'p_shl12_0_2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.82ns)   --->   "%p_mid1164 = sub i9 %p_shl12_0_2_mid1, i9 %p_cast4_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 314 'sub' 'p_mid1164' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_mid1166 = or i5 %p_mid, i5 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 315 'or' 'p_mid1166' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_cast6_mid1 = zext i5 %p_mid1166" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 316 'zext' 'p_cast6_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_shl9_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1166, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 317 'bitconcatenate' 'p_shl9_1_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl9_1_cast_mid1 = zext i7 %p_shl9_1_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 318 'zext' 'p_shl9_1_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.87ns)   --->   "%p_mid1168 = sub i8 %p_shl9_1_cast_mid1, i8 %p_cast6_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 319 'sub' 'p_mid1168' <Predicate = (!icmp_ln2793)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast7_mid1 = sext i8 %p_mid1168" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 320 'sext' 'p_cast7_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%empty_160 = trunc i8 %p_mid1168" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 321 'trunc' 'empty_160' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl12_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_160, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 322 'bitconcatenate' 'p_shl12_1_0_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.82ns)   --->   "%p_mid1170 = sub i9 %p_shl12_1_0_mid1, i9 %p_cast7_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 323 'sub' 'p_mid1170' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.96ns)   --->   "%select_ln2793_12 = select i1 %icmp_ln2795, i9 %p_mid1170, i9 %empty_101" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 324 'select' 'select_ln2793_12' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.96ns)   --->   "%select_ln2793_13 = select i1 %icmp_ln2795, i9 %p_mid1164, i9 %empty_97" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 325 'select' 'select_ln2793_13' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.96ns)   --->   "%select_ln2793_14 = select i1 %icmp_ln2795, i9 %p_mid1156, i9 %empty_91" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 326 'select' 'select_ln2793_14' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_12)   --->   "%select_ln2793_18 = select i1 %icmp_ln2795, i9 0, i9 %empty_133" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 327 'select' 'select_ln2793_18' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.97ns)   --->   "%xor_ln2793 = xor i1 %icmp_ln2795, i1 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 328 'xor' 'xor_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_13)   --->   "%and_ln2793 = and i1 %cmp25_0_2, i1 %xor_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 329 'and' 'and_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_14)   --->   "%select_ln2793_19 = select i1 %icmp_ln2795, i9 14, i9 %empty_135" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 330 'select' 'select_ln2793_19' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (1.30ns)   --->   "%icmp_ln2797 = icmp_eq  i4 %w_load, i4 14" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 331 'icmp' 'icmp_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.97ns)   --->   "%and_ln2793_1 = and i1 %icmp_ln2797, i1 %xor_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 332 'and' 'and_ln2793_1' <Predicate = (!icmp_ln2793)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (1.73ns)   --->   "%p_dup7 = add i4 %select_ln2793, i4 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 333 'add' 'p_dup7' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795)   --->   "%or_ln2795 = or i1 %and_ln2793_1, i1 %icmp_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 334 'or' 'or_ln2795' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln2795 = select i1 %or_ln2795, i4 0, i4 %w_load" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 335 'select' 'select_ln2795' <Predicate = (!icmp_ln2793)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%p_shl13_0_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_dup7, i4 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 336 'bitconcatenate' 'p_shl13_0_1_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast_mid1 = zext i8 %p_shl13_0_1_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 337 'zext' 'p_shl13_0_1_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%p_shl14_0_1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_dup7, i1 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 338 'bitconcatenate' 'p_shl14_0_1_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast_mid1 = zext i5 %p_shl14_0_1_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 339 'zext' 'p_shl14_0_1_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (1.91ns)   --->   "%p_mid135 = sub i9 %p_shl13_0_1_cast_mid1, i9 %p_shl14_0_1_cast_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 340 'sub' 'p_mid135' <Predicate = (!icmp_ln2793)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_12 = select i1 %and_ln2793_1, i9 %p_mid135, i9 %select_ln2793_18" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 341 'select' 'select_ln2795_12' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (1.73ns)   --->   "%p_mid137 = add i4 %select_ln2793, i4 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 342 'add' 'p_mid137' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (1.30ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i4 %p_mid137, i4 13" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 343 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln2795_13 = select i1 %and_ln2793_1, i1 %cmp25_0_2_mid1, i1 %and_ln2793" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 344 'select' 'select_ln2795_13' <Predicate = (!icmp_ln2793)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl13_0_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_mid137, i4 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 345 'bitconcatenate' 'p_shl13_0_2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast_mid1 = zext i8 %p_shl13_0_2_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 346 'zext' 'p_shl13_0_2_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl14_0_2_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_mid137, i1 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 347 'bitconcatenate' 'p_shl14_0_2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast_mid1 = zext i5 %p_shl14_0_2_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 348 'zext' 'p_shl14_0_2_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.91ns)   --->   "%p_mid139 = sub i9 %p_shl13_0_2_cast_mid1, i9 %p_shl14_0_2_cast_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 349 'sub' 'p_mid139' <Predicate = (!icmp_ln2793)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_14 = select i1 %and_ln2793_1, i9 %p_mid139, i9 %select_ln2793_19" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 350 'select' 'select_ln2795_14' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node empty_88)   --->   "%empty_87 = shl i4 %och_2, i4 1"   --->   Operation 351 'shl' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node empty_88)   --->   "%p_shl6_cast = zext i4 %empty_87"   --->   Operation 352 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (1.87ns) (out node of the LUT)   --->   "%empty_88 = sub i8 %p_shl_cast, i8 %p_shl6_cast"   --->   Operation 353 'sub' 'empty_88' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (1.91ns)   --->   "%empty_102 = add i8 %empty_99, i8 1"   --->   Operation 354 'add' 'empty_102' <Predicate = (!icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast8 = sext i8 %empty_102"   --->   Operation 355 'sext' 'p_cast8' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%empty_103 = trunc i8 %empty_102"   --->   Operation 356 'trunc' 'empty_103' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%p_shl12_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_103, i2 0"   --->   Operation 357 'bitconcatenate' 'p_shl12_1_1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (1.82ns)   --->   "%empty_104 = sub i9 %p_shl12_1_1, i9 %p_cast8"   --->   Operation 358 'sub' 'empty_104' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (1.91ns)   --->   "%empty_105 = add i8 %empty_99, i8 2"   --->   Operation 359 'add' 'empty_105' <Predicate = (!icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%p_cast9 = sext i8 %empty_105"   --->   Operation 360 'sext' 'p_cast9' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%empty_106 = trunc i8 %empty_105"   --->   Operation 361 'trunc' 'empty_106' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%p_shl12_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_106, i2 0"   --->   Operation 362 'bitconcatenate' 'p_shl12_1_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (1.82ns)   --->   "%empty_107 = sub i9 %p_shl12_1_2, i9 %p_cast9"   --->   Operation 363 'sub' 'empty_107' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%empty_108 = or i5 %tmp_s, i5 2"   --->   Operation 364 'or' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%p_cast11 = zext i5 %empty_108"   --->   Operation 365 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl9_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_108, i2 0"   --->   Operation 366 'bitconcatenate' 'p_shl9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%p_shl9_2_cast = zext i7 %p_shl9_2"   --->   Operation 367 'zext' 'p_shl9_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (1.87ns)   --->   "%empty_109 = sub i8 %p_shl9_2_cast, i8 %p_cast11"   --->   Operation 368 'sub' 'empty_109' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast12 = sext i8 %empty_109"   --->   Operation 369 'sext' 'p_cast12' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%empty_110 = trunc i8 %empty_109"   --->   Operation 370 'trunc' 'empty_110' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl12_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_110, i2 0"   --->   Operation 371 'bitconcatenate' 'p_shl12_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (1.82ns)   --->   "%empty_111 = sub i9 %p_shl12_2, i9 %p_cast12"   --->   Operation 372 'sub' 'empty_111' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%empty_112 = or i8 %empty_109, i8 1"   --->   Operation 373 'or' 'empty_112' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%p_cast13 = sext i8 %empty_112"   --->   Operation 374 'sext' 'p_cast13' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%empty_113 = trunc i8 %empty_112"   --->   Operation 375 'trunc' 'empty_113' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl12_2_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_113, i2 0"   --->   Operation 376 'bitconcatenate' 'p_shl12_2_1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (1.82ns)   --->   "%empty_114 = sub i9 %p_shl12_2_1, i9 %p_cast13"   --->   Operation 377 'sub' 'empty_114' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (1.91ns)   --->   "%empty_115 = add i8 %empty_109, i8 2"   --->   Operation 378 'add' 'empty_115' <Predicate = (!icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%p_cast14 = sext i8 %empty_115"   --->   Operation 379 'sext' 'p_cast14' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%empty_116 = trunc i8 %empty_115"   --->   Operation 380 'trunc' 'empty_116' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl12_2_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_116, i2 0"   --->   Operation 381 'bitconcatenate' 'p_shl12_2_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (1.82ns)   --->   "%empty_117 = sub i9 %p_shl12_2_2, i9 %p_cast14"   --->   Operation 382 'sub' 'empty_117' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln2795_4 = zext i4 %h_4" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 383 'zext' 'zext_ln2795_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln2795_5 = zext i4 %h_4" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 384 'zext' 'zext_ln2795_5' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (1.91ns)   --->   "%empty_128 = add i8 %zext_ln2795_5, i8 %empty_88" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 385 'add' 'empty_128' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%empty_129 = trunc i8 %empty_128" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 386 'trunc' 'empty_129' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_129, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 387 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_128, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 388 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i9 %p_shl8" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 389 'sext' 'p_shl8_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (1.63ns)   --->   "%empty_130 = sub i11 %p_shl7, i11 %p_shl8_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 390 'sub' 'empty_130' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (1.73ns)   --->   "%empty_131 = add i5 %zext_ln2795_4, i5 31" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 391 'add' 'empty_131' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_131, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 392 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_131, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 393 'bitconcatenate' 'p_shl14' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast = sext i6 %p_shl14" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 394 'sext' 'p_shl14_0_0_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (1.82ns)   --->   "%empty_132 = sub i9 %p_shl13, i9 %p_shl14_0_0_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 395 'sub' 'empty_132' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (1.78ns)   --->   "%empty_136 = add i5 %zext_ln2795_4, i5 13" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 396 'add' 'empty_136' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%p_shl13_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_136, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 397 'bitconcatenate' 'p_shl13_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl14_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_136, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 398 'bitconcatenate' 'p_shl14_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast = zext i6 %p_shl14_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 399 'zext' 'p_shl14_1_0_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (1.82ns)   --->   "%empty_137 = sub i9 %p_shl13_1, i9 %p_shl14_1_0_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 400 'sub' 'empty_137' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (1.78ns)   --->   "%empty_138 = add i5 %zext_ln2795_4, i5 14" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 401 'add' 'empty_138' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%p_shl13_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_138, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 402 'bitconcatenate' 'p_shl13_1_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%p_shl14_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_138, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 403 'bitconcatenate' 'p_shl14_1_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast = zext i6 %p_shl14_1_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 404 'zext' 'p_shl14_1_1_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (1.82ns)   --->   "%empty_139 = sub i9 %p_shl13_1_1, i9 %p_shl14_1_1_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 405 'sub' 'empty_139' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (1.78ns)   --->   "%empty_140 = add i5 %zext_ln2795_4, i5 15" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 406 'add' 'empty_140' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl13_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_140, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 407 'bitconcatenate' 'p_shl13_1_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%p_shl14_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_140, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 408 'bitconcatenate' 'p_shl14_1_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast = zext i6 %p_shl14_1_2" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 409 'zext' 'p_shl14_1_2_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (1.82ns)   --->   "%empty_141 = sub i9 %p_shl13_1_2, i9 %p_shl14_1_2_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 410 'sub' 'empty_141' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_131, i32 4" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 411 'bitselect' 'tmp' <Predicate = (!and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_mid1152)   --->   "%empty_156 = shl i4 %add_ln2793, i4 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 412 'shl' 'empty_156' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_mid1152)   --->   "%p_shl6_cast_mid1 = zext i4 %empty_156" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 413 'zext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid1152 = sub i8 %p_shl_cast_mid1, i8 %p_shl6_cast_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 414 'sub' 'p_mid1152' <Predicate = (!icmp_ln2793)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln2793_1 = select i1 %icmp_ln2795, i8 %p_mid1152, i8 %empty_88" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 415 'select' 'select_ln2793_1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (1.82ns)   --->   "%add_ln2793_1 = add i9 %select_ln2793_3, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 416 'add' 'add_ln2793_1' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln2793_1 = zext i9 %add_ln2793_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 417 'zext' 'zext_ln2793_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%weight1_addr = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 418 'getelementptr' 'weight1_addr' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 419 'load' 'weight1_load' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 420 [1/1] (1.91ns)   --->   "%p_mid1172 = add i8 %p_mid1168, i8 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 420 'add' 'p_mid1172' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast8_mid1 = sext i8 %p_mid1172" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 421 'sext' 'p_cast8_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%empty_161 = trunc i8 %p_mid1172" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 422 'trunc' 'empty_161' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%p_shl12_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_161, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 423 'bitconcatenate' 'p_shl12_1_1_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (1.82ns)   --->   "%p_mid1174 = sub i9 %p_shl12_1_1_mid1, i9 %p_cast8_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 424 'sub' 'p_mid1174' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.96ns)   --->   "%select_ln2793_4 = select i1 %icmp_ln2795, i9 %p_mid1174, i9 %empty_104" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 425 'select' 'select_ln2793_4' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (1.91ns)   --->   "%p_mid1176 = add i8 %p_mid1168, i8 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 426 'add' 'p_mid1176' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%p_cast9_mid1 = sext i8 %p_mid1176" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 427 'sext' 'p_cast9_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%empty_162 = trunc i8 %p_mid1176" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 428 'trunc' 'empty_162' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%p_shl12_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_162, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 429 'bitconcatenate' 'p_shl12_1_2_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (1.82ns)   --->   "%p_mid1178 = sub i9 %p_shl12_1_2_mid1, i9 %p_cast9_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 430 'sub' 'p_mid1178' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%p_mid1180 = or i5 %p_mid, i5 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 431 'or' 'p_mid1180' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%p_cast11_mid1 = zext i5 %p_mid1180" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 432 'zext' 'p_cast11_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%p_shl9_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1180, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 433 'bitconcatenate' 'p_shl9_2_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%p_shl9_2_cast_mid1 = zext i7 %p_shl9_2_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 434 'zext' 'p_shl9_2_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (1.87ns)   --->   "%p_mid1182 = sub i8 %p_shl9_2_cast_mid1, i8 %p_cast11_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 435 'sub' 'p_mid1182' <Predicate = (!icmp_ln2793)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = sext i8 %p_mid1182" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 436 'sext' 'p_cast12_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%empty_163 = trunc i8 %p_mid1182" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 437 'trunc' 'empty_163' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%p_shl12_2_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_163, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 438 'bitconcatenate' 'p_shl12_2_0_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (1.82ns)   --->   "%p_mid1184 = sub i9 %p_shl12_2_0_mid1, i9 %p_cast12_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 439 'sub' 'p_mid1184' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%p_mid1186 = or i8 %p_mid1182, i8 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 440 'or' 'p_mid1186' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%p_cast13_mid1 = sext i8 %p_mid1186" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 441 'sext' 'p_cast13_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%empty_164 = trunc i8 %p_mid1186" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 442 'trunc' 'empty_164' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%p_shl12_2_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_164, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 443 'bitconcatenate' 'p_shl12_2_1_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (1.82ns)   --->   "%p_mid1188 = sub i9 %p_shl12_2_1_mid1, i9 %p_cast13_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 444 'sub' 'p_mid1188' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.96ns)   --->   "%select_ln2793_5 = select i1 %icmp_ln2795, i9 %p_mid1188, i9 %empty_114" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 445 'select' 'select_ln2793_5' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (1.91ns)   --->   "%p_mid1190 = add i8 %p_mid1182, i8 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 446 'add' 'p_mid1190' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%p_cast14_mid1 = sext i8 %p_mid1190" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 447 'sext' 'p_cast14_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%empty_165 = trunc i8 %p_mid1190" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 448 'trunc' 'empty_165' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%p_shl12_2_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_165, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 449 'bitconcatenate' 'p_shl12_2_2_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (1.82ns)   --->   "%p_mid1192 = sub i9 %p_shl12_2_2_mid1, i9 %p_cast14_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 450 'sub' 'p_mid1192' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.96ns)   --->   "%select_ln2793_9 = select i1 %icmp_ln2795, i9 %p_mid1192, i9 %empty_117" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 451 'select' 'select_ln2793_9' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.96ns)   --->   "%select_ln2793_10 = select i1 %icmp_ln2795, i9 %p_mid1184, i9 %empty_111" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 452 'select' 'select_ln2793_10' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.96ns)   --->   "%select_ln2793_11 = select i1 %icmp_ln2795, i9 %p_mid1178, i9 %empty_107" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 453 'select' 'select_ln2793_11' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (1.82ns)   --->   "%add_ln2793_16 = add i9 %select_ln2793_12, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 454 'add' 'add_ln2793_16' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln2793_26 = zext i9 %add_ln2793_16" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 455 'zext' 'zext_ln2793_26' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%weight1_addr_25 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 456 'getelementptr' 'weight1_addr_25' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 457 [2/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 457 'load' 'weight1_load_25' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 458 [1/1] (1.82ns)   --->   "%add_ln2793_17 = add i9 %select_ln2793_12, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 458 'add' 'add_ln2793_17' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln2793_27 = zext i9 %add_ln2793_17" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 459 'zext' 'zext_ln2793_27' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%weight1_addr_26 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 460 'getelementptr' 'weight1_addr_26' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 461 [2/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 461 'load' 'weight1_load_26' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln2793_28 = zext i9 %select_ln2793_12" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 462 'zext' 'zext_ln2793_28' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%weight1_addr_27 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 463 'getelementptr' 'weight1_addr_27' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 464 [2/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 464 'load' 'weight1_load_27' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 465 [1/1] (1.82ns)   --->   "%add_ln2793_18 = add i9 %select_ln2793_13, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 465 'add' 'add_ln2793_18' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln2793_29 = zext i9 %add_ln2793_18" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 466 'zext' 'zext_ln2793_29' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%weight1_addr_28 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 467 'getelementptr' 'weight1_addr_28' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 468 [2/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 468 'load' 'weight1_load_28' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%or_ln2793_2 = or i9 %select_ln2793_13, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 469 'or' 'or_ln2793_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln2793_30 = zext i9 %or_ln2793_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 470 'zext' 'zext_ln2793_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%weight1_addr_29 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 471 'getelementptr' 'weight1_addr_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 472 [2/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 472 'load' 'weight1_load_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln2793_31 = zext i9 %select_ln2793_13" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 473 'zext' 'zext_ln2793_31' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%weight1_addr_30 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 474 'getelementptr' 'weight1_addr_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 475 [2/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 475 'load' 'weight1_load_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 476 [1/1] (1.82ns)   --->   "%add_ln2793_19 = add i9 %select_ln2793_3, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 476 'add' 'add_ln2793_19' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln2793_32 = zext i9 %add_ln2793_19" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 477 'zext' 'zext_ln2793_32' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%weight1_addr_31 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 478 'getelementptr' 'weight1_addr_31' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 479 'load' 'weight1_load_31' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln2793_33 = zext i9 %select_ln2793_3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 480 'zext' 'zext_ln2793_33' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%weight1_addr_32 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 481 'getelementptr' 'weight1_addr_32' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 482 [2/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 482 'load' 'weight1_load_32' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln2793_3 = or i9 %select_ln2793_14, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 483 'or' 'or_ln2793_3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln2793_34 = zext i9 %or_ln2793_3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 484 'zext' 'zext_ln2793_34' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%weight1_addr_33 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 485 'getelementptr' 'weight1_addr_33' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 486 [2/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 486 'load' 'weight1_load_33' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln2793_4 = or i9 %select_ln2793_14, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 487 'or' 'or_ln2793_4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln2793_35 = zext i9 %or_ln2793_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 488 'zext' 'zext_ln2793_35' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%weight1_addr_34 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 489 'getelementptr' 'weight1_addr_34' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 490 [2/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 490 'load' 'weight1_load_34' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln2793_36 = zext i9 %select_ln2793_14" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 491 'zext' 'zext_ln2793_36' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%weight1_addr_35 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_36" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 492 'getelementptr' 'weight1_addr_35' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 493 [2/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 493 'load' 'weight1_load_35' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%empty_169 = trunc i8 %p_mid1152" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 494 'trunc' 'empty_169' <Predicate = (!icmp_ln2793 & icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%p_shl7_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_169, i4 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 495 'bitconcatenate' 'p_shl7_mid' <Predicate = (!icmp_ln2793 & icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%p_shl8_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1152, i1 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 496 'bitconcatenate' 'p_shl8_mid' <Predicate = (!icmp_ln2793 & icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1224 = sext i9 %p_shl8_mid" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 497 'sext' 'p_shl8_cast_mid1224' <Predicate = (!icmp_ln2793 & icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.63ns)   --->   "%p_mid1226 = sub i11 %p_shl7_mid, i11 %p_shl8_cast_mid1224" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 498 'sub' 'p_mid1226' <Predicate = (!icmp_ln2793 & icmp_ln2795 & !and_ln2793_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln2827)   --->   "%select_ln2793_15 = select i1 %icmp_ln2795, i11 %p_mid1226, i11 %empty_130" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 499 'select' 'select_ln2793_15' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln2811)   --->   "%select_ln2793_16 = select i1 %icmp_ln2795, i5 16, i5 %empty_131" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 500 'select' 'select_ln2793_16' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_11)   --->   "%select_ln2793_17 = select i1 %icmp_ln2795, i9 498, i9 %empty_132" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 501 'select' 'select_ln2793_17' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_15)   --->   "%select_ln2793_20 = select i1 %icmp_ln2795, i9 182, i9 %empty_137" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 502 'select' 'select_ln2793_20' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_16)   --->   "%select_ln2793_21 = select i1 %icmp_ln2795, i9 196, i9 %empty_139" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 503 'select' 'select_ln2793_21' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_17)   --->   "%select_ln2793_22 = select i1 %icmp_ln2795, i9 210, i9 %empty_141" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 504 'select' 'select_ln2793_22' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_24)   --->   "%or_ln2793_5 = or i1 %icmp_ln2795, i1 %tmp" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 505 'or' 'or_ln2793_5' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln2795_7 = zext i4 %p_dup7" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 506 'zext' 'zext_ln2795_7' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln2795_8 = zext i4 %p_dup7" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 507 'zext' 'zext_ln2795_8' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln2795_8, i8 %select_ln2793_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 508 'add' 'p_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%empty_170 = trunc i8 %p_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 509 'trunc' 'empty_170' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_170, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 510 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 511 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = sext i9 %p_shl8_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 512 'sext' 'p_shl8_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (1.63ns)   --->   "%p_mid127 = sub i11 %p_shl7_mid1, i11 %p_shl8_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 513 'sub' 'p_mid127' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln2827)   --->   "%select_ln2795_9 = select i1 %and_ln2793_1, i11 %p_mid127, i11 %select_ln2793_15" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 514 'select' 'select_ln2795_9' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (1.73ns)   --->   "%p_mid129 = add i5 %zext_ln2795_7, i5 31" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 515 'add' 'p_mid129' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln2811)   --->   "%select_ln2795_10 = select i1 %and_ln2793_1, i5 %p_mid129, i5 %select_ln2793_16" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 516 'select' 'select_ln2795_10' <Predicate = (!icmp_ln2793)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%p_shl13_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid129, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 517 'bitconcatenate' 'p_shl13_0_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%p_shl14_0_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid129, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 518 'bitconcatenate' 'p_shl14_0_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast_mid1 = sext i6 %p_shl14_0_0_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 519 'sext' 'p_shl14_0_0_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.82ns)   --->   "%p_mid133 = sub i9 %p_shl13_0_0_mid1, i9 %p_shl14_0_0_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 520 'sub' 'p_mid133' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_11 = select i1 %and_ln2793_1, i9 %p_mid133, i9 %select_ln2793_17" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 521 'select' 'select_ln2795_11' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (1.78ns)   --->   "%p_mid141 = add i5 %zext_ln2795_7, i5 13" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 522 'add' 'p_mid141' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%p_shl13_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid141, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 523 'bitconcatenate' 'p_shl13_1_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%p_shl14_1_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid141, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 524 'bitconcatenate' 'p_shl14_1_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast_mid1 = zext i6 %p_shl14_1_0_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 525 'zext' 'p_shl14_1_0_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (1.82ns)   --->   "%p_mid143 = sub i9 %p_shl13_1_0_mid1, i9 %p_shl14_1_0_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 526 'sub' 'p_mid143' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_15 = select i1 %and_ln2793_1, i9 %p_mid143, i9 %select_ln2793_20" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 527 'select' 'select_ln2795_15' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (1.78ns)   --->   "%p_mid145 = add i5 %zext_ln2795_7, i5 14" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 528 'add' 'p_mid145' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%p_shl13_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid145, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 529 'bitconcatenate' 'p_shl13_1_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%p_shl14_1_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid145, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 530 'bitconcatenate' 'p_shl14_1_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast_mid1 = zext i6 %p_shl14_1_1_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 531 'zext' 'p_shl14_1_1_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (1.82ns)   --->   "%p_mid147 = sub i9 %p_shl13_1_1_mid1, i9 %p_shl14_1_1_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 532 'sub' 'p_mid147' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_16 = select i1 %and_ln2793_1, i9 %p_mid147, i9 %select_ln2793_21" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 533 'select' 'select_ln2795_16' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (1.78ns)   --->   "%p_mid149 = add i5 %zext_ln2795_7, i5 15" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 534 'add' 'p_mid149' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%p_shl13_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid149, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 535 'bitconcatenate' 'p_shl13_1_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%p_shl14_1_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid149, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 536 'bitconcatenate' 'p_shl14_1_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast_mid1 = zext i6 %p_shl14_1_2_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 537 'zext' 'p_shl14_1_2_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (1.82ns)   --->   "%p_mid151 = sub i9 %p_shl13_1_2_mid1, i9 %p_shl14_1_2_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 538 'sub' 'p_mid151' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln2795_17 = select i1 %and_ln2793_1, i9 %p_mid151, i9 %select_ln2793_22" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 539 'select' 'select_ln2795_17' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_24)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid129, i32 4" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 540 'bitselect' 'tmp_5' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln2795_24 = select i1 %and_ln2793_1, i1 %tmp_5, i1 %or_ln2793_5" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 541 'select' 'select_ln2795_24' <Predicate = (!icmp_ln2793)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln2827)   --->   "%trunc_ln2808_cast53 = zext i4 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 542 'zext' 'trunc_ln2808_cast53' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln2808_cast48 = zext i4 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 543 'zext' 'trunc_ln2808_cast48' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln2808_cast = zext i4 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 544 'zext' 'trunc_ln2808_cast' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (1.73ns)   --->   "%add_ln2808 = add i5 %trunc_ln2808_cast, i5 31" [cnnlite_ip/src/cnn.c:2808]   --->   Operation 545 'add' 'add_ln2808' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln2811_1 = sext i5 %add_ln2808" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 546 'sext' 'sext_ln2811_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (1.21ns) (out node of the LUT)   --->   "%or_ln2811 = or i5 %add_ln2808, i5 %select_ln2795_10" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 547 'or' 'or_ln2811' <Predicate = (!icmp_ln2793)> <Delay = 1.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln2811, i32 4" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 548 'bitselect' 'tmp_6' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (1.73ns)   --->   "%add_ln2808_2 = add i4 %select_ln2795, i4 1" [cnnlite_ip/src/cnn.c:2808]   --->   Operation 549 'add' 'add_ln2808_2' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln2811_1 = zext i4 %add_ln2808_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 550 'zext' 'zext_ln2811_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln2808, i32 4" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 551 'bitselect' 'tmp_7' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (1.82ns)   --->   "%add_ln2819_3 = add i9 %sext_ln2811_1, i9 %select_ln2795_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 552 'add' 'add_ln2819_3' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln2819_3 = sext i9 %add_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 553 'sext' 'sext_ln2819_3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 554 'getelementptr' 'x_addr_17' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 555 [2/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 555 'load' 'x_load_17' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 556 [1/1] (1.82ns)   --->   "%add_ln2819_4 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 556 'add' 'add_ln2819_4' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln2819_4 = sext i9 %add_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 557 'sext' 'sext_ln2819_4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 558 'getelementptr' 'x_addr_18' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 559 [2/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 559 'load' 'x_load_18' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 560 [1/1] (1.82ns)   --->   "%add_ln2819_5 = add i9 %zext_ln2811_1, i9 %select_ln2795_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 560 'add' 'add_ln2819_5' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln2819_5 = sext i9 %add_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 561 'sext' 'sext_ln2819_5' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 562 'getelementptr' 'x_addr_19' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 563 [2/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 563 'load' 'x_load_19' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 564 [1/1] (1.82ns)   --->   "%add_ln2819_6 = add i9 %sext_ln2811_1, i9 %select_ln2795_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 564 'add' 'add_ln2819_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln2819_6 = sext i9 %add_ln2819_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 565 'sext' 'sext_ln2819_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%x_addr_20 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 566 'getelementptr' 'x_addr_20' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 567 [2/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 567 'load' 'x_load_20' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 568 [1/1] (1.82ns)   --->   "%add_ln2819_7 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 568 'add' 'add_ln2819_7' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln2819_7 = sext i9 %add_ln2819_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 569 'sext' 'sext_ln2819_7' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%x_addr_21 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 570 'getelementptr' 'x_addr_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_2 : Operation 571 [2/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 571 'load' 'x_load_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 572 [1/1] (1.82ns)   --->   "%add_ln2819_8 = add i9 %zext_ln2811_1, i9 %select_ln2795_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 572 'add' 'add_ln2819_8' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln2819_8 = sext i9 %add_ln2819_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 573 'sext' 'sext_ln2819_8' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%x_addr_22 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 574 'getelementptr' 'x_addr_22' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 575 [2/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 575 'load' 'x_load_22' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 576 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln2827 = add i11 %trunc_ln2808_cast53, i11 %select_ln2795_9" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 576 'add' 'add_ln2827' <Predicate = (!icmp_ln2793)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (1.58ns)   --->   "%store_ln2797 = store i4 %add_ln2808_2, i4 %w" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 577 'store' 'store_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.57>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%empty_118 = or i5 %tmp_s, i5 3"   --->   Operation 578 'or' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%p_cast16 = zext i5 %empty_118"   --->   Operation 579 'zext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%p_shl9_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_118, i2 0"   --->   Operation 580 'bitconcatenate' 'p_shl9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%p_shl9_3_cast = zext i7 %p_shl9_3"   --->   Operation 581 'zext' 'p_shl9_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (1.87ns)   --->   "%empty_119 = sub i8 %p_shl9_3_cast, i8 %p_cast16"   --->   Operation 582 'sub' 'empty_119' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%p_cast17 = sext i8 %empty_119"   --->   Operation 583 'sext' 'p_cast17' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%empty_120 = trunc i8 %empty_119"   --->   Operation 584 'trunc' 'empty_120' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%p_shl12_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_120, i2 0"   --->   Operation 585 'bitconcatenate' 'p_shl12_3' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (1.82ns)   --->   "%empty_121 = sub i9 %p_shl12_3, i9 %p_cast17"   --->   Operation 586 'sub' 'empty_121' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (1.91ns)   --->   "%empty_122 = add i8 %empty_119, i8 1"   --->   Operation 587 'add' 'empty_122' <Predicate = (!icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%p_cast18 = sext i8 %empty_122"   --->   Operation 588 'sext' 'p_cast18' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%empty_123 = trunc i8 %empty_122"   --->   Operation 589 'trunc' 'empty_123' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns)   --->   "%p_shl12_3_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_123, i2 0"   --->   Operation 590 'bitconcatenate' 'p_shl12_3_1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 591 [1/1] (1.82ns)   --->   "%empty_124 = sub i9 %p_shl12_3_1, i9 %p_cast18"   --->   Operation 591 'sub' 'empty_124' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (1.91ns)   --->   "%empty_125 = add i8 %empty_119, i8 2"   --->   Operation 592 'add' 'empty_125' <Predicate = (!icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%p_cast19 = sext i8 %empty_125"   --->   Operation 593 'sext' 'p_cast19' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%empty_126 = trunc i8 %empty_125"   --->   Operation 594 'trunc' 'empty_126' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%p_shl12_3_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_126, i2 0"   --->   Operation 595 'bitconcatenate' 'p_shl12_3_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (1.82ns)   --->   "%empty_127 = sub i9 %p_shl12_3_2, i9 %p_cast19"   --->   Operation 596 'sub' 'empty_127' <Predicate = (!icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln2795 = zext i4 %h_4" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 597 'zext' 'zext_ln2795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (1.82ns)   --->   "%empty_142 = add i6 %zext_ln2795, i6 27" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 598 'add' 'empty_142' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%p_shl13_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_142, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 599 'bitconcatenate' 'p_shl13_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%p_shl14_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_142, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 600 'bitconcatenate' 'p_shl14_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast = zext i7 %p_shl14_2" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 601 'zext' 'p_shl14_2_0_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (1.73ns)   --->   "%empty_143 = sub i10 %p_shl13_2, i10 %p_shl14_2_0_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 602 'sub' 'empty_143' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (1.82ns)   --->   "%empty_144 = add i6 %zext_ln2795, i6 28" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 603 'add' 'empty_144' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%p_shl13_2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_144, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 604 'bitconcatenate' 'p_shl13_2_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%p_shl14_2_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_144, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 605 'bitconcatenate' 'p_shl14_2_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast = zext i7 %p_shl14_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 606 'zext' 'p_shl14_2_1_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (1.73ns)   --->   "%empty_145 = sub i10 %p_shl13_2_1, i10 %p_shl14_2_1_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 607 'sub' 'empty_145' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (1.82ns)   --->   "%empty_146 = add i6 %zext_ln2795, i6 29" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 608 'add' 'empty_146' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%p_shl13_2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_146, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 609 'bitconcatenate' 'p_shl13_2_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%p_shl14_2_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_146, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 610 'bitconcatenate' 'p_shl14_2_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast = zext i7 %p_shl14_2_2" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 611 'zext' 'p_shl14_2_2_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (1.73ns)   --->   "%empty_147 = sub i10 %p_shl13_2_2, i10 %p_shl14_2_2_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 612 'sub' 'empty_147' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (1.82ns)   --->   "%empty_148 = add i6 %zext_ln2795, i6 41" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 613 'add' 'empty_148' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%p_shl13_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_148, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 614 'bitconcatenate' 'p_shl13_3' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%p_shl14_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_148, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 615 'bitconcatenate' 'p_shl14_3' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast = zext i7 %p_shl14_3" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 616 'zext' 'p_shl14_3_0_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (1.73ns)   --->   "%empty_149 = sub i10 %p_shl13_3, i10 %p_shl14_3_0_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 617 'sub' 'empty_149' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (1.63ns)   --->   "%add_ln2793_20 = add i11 %indvar_flatten406_load, i11 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 618 'add' 'add_ln2793_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (1.02ns)   --->   "%select_ln2793_2 = select i1 %icmp_ln2795, i4 %add_ln2793, i4 %och_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 619 'select' 'select_ln2793_2' <Predicate = (!icmp_ln2793)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 620 [1/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 620 'load' 'weight1_load' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 621 [1/1] (1.82ns)   --->   "%add_ln2793_2 = add i9 %select_ln2793_4, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 621 'add' 'add_ln2793_2' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln2793_2 = zext i9 %add_ln2793_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 622 'zext' 'zext_ln2793_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%weight1_addr_1 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 623 'getelementptr' 'weight1_addr_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 624 [2/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 624 'load' 'weight1_load_1' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 625 [1/1] (1.82ns)   --->   "%add_ln2793_3 = add i9 %select_ln2793_5, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 625 'add' 'add_ln2793_3' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln2793_3 = zext i9 %add_ln2793_3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 626 'zext' 'zext_ln2793_3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%weight1_addr_2 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 627 'getelementptr' 'weight1_addr_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 628 [2/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 628 'load' 'weight1_load_2' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%p_mid1194 = or i5 %p_mid, i5 3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 629 'or' 'p_mid1194' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%p_cast16_mid1 = zext i5 %p_mid1194" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 630 'zext' 'p_cast16_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%p_shl9_3_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1194, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 631 'bitconcatenate' 'p_shl9_3_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%p_shl9_3_cast_mid1 = zext i7 %p_shl9_3_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 632 'zext' 'p_shl9_3_cast_mid1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (1.87ns)   --->   "%p_mid1196 = sub i8 %p_shl9_3_cast_mid1, i8 %p_cast16_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 633 'sub' 'p_mid1196' <Predicate = (!icmp_ln2793)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%p_cast17_mid1 = sext i8 %p_mid1196" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 634 'sext' 'p_cast17_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%empty_166 = trunc i8 %p_mid1196" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 635 'trunc' 'empty_166' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%p_shl12_3_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_166, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 636 'bitconcatenate' 'p_shl12_3_0_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (1.82ns)   --->   "%p_mid1198 = sub i9 %p_shl12_3_0_mid1, i9 %p_cast17_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 637 'sub' 'p_mid1198' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (1.91ns)   --->   "%p_mid1200 = add i8 %p_mid1196, i8 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 638 'add' 'p_mid1200' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = sext i8 %p_mid1200" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 639 'sext' 'p_cast18_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%empty_167 = trunc i8 %p_mid1200" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 640 'trunc' 'empty_167' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%p_shl12_3_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_167, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 641 'bitconcatenate' 'p_shl12_3_1_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (1.82ns)   --->   "%p_mid1202 = sub i9 %p_shl12_3_1_mid1, i9 %p_cast18_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 642 'sub' 'p_mid1202' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.96ns)   --->   "%select_ln2793_6 = select i1 %icmp_ln2795, i9 %p_mid1202, i9 %empty_124" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 643 'select' 'select_ln2793_6' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (1.91ns)   --->   "%p_mid1204 = add i8 %p_mid1196, i8 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 644 'add' 'p_mid1204' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%p_cast19_mid1 = sext i8 %p_mid1204" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 645 'sext' 'p_cast19_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%empty_168 = trunc i8 %p_mid1204" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 646 'trunc' 'empty_168' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%p_shl12_3_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_168, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 647 'bitconcatenate' 'p_shl12_3_2_mid1' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (1.82ns)   --->   "%p_mid1206 = sub i9 %p_shl12_3_2_mid1, i9 %p_cast19_mid1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 648 'sub' 'p_mid1206' <Predicate = (!icmp_ln2793 & icmp_ln2795)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.96ns)   --->   "%select_ln2793_7 = select i1 %icmp_ln2795, i9 %p_mid1206, i9 %empty_127" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 649 'select' 'select_ln2793_7' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.96ns)   --->   "%select_ln2793_8 = select i1 %icmp_ln2795, i9 %p_mid1198, i9 %empty_121" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 650 'select' 'select_ln2793_8' <Predicate = (!icmp_ln2793)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (1.82ns)   --->   "%add_ln2793_11 = add i9 %select_ln2793_5, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 651 'add' 'add_ln2793_11' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln2793_16 = zext i9 %add_ln2793_11" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 652 'zext' 'zext_ln2793_16' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%weight1_addr_15 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 653 'getelementptr' 'weight1_addr_15' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 654 [2/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 654 'load' 'weight1_load_15' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln2793_17 = zext i9 %select_ln2793_5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 655 'zext' 'zext_ln2793_17' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%weight1_addr_16 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 656 'getelementptr' 'weight1_addr_16' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 657 [2/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 657 'load' 'weight1_load_16' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 658 [1/1] (1.82ns)   --->   "%add_ln2793_12 = add i9 %select_ln2793_10, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 658 'add' 'add_ln2793_12' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln2793_18 = zext i9 %add_ln2793_12" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 659 'zext' 'zext_ln2793_18' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%weight1_addr_17 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 660 'getelementptr' 'weight1_addr_17' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 661 [2/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 661 'load' 'weight1_load_17' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln2793_1 = or i9 %select_ln2793_10, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 662 'or' 'or_ln2793_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln2793_19 = zext i9 %or_ln2793_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 663 'zext' 'zext_ln2793_19' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%weight1_addr_18 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 664 'getelementptr' 'weight1_addr_18' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 665 [2/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 665 'load' 'weight1_load_18' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln2793_20 = zext i9 %select_ln2793_10" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 666 'zext' 'zext_ln2793_20' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%weight1_addr_19 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 667 'getelementptr' 'weight1_addr_19' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 668 [2/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 668 'load' 'weight1_load_19' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 669 [1/1] (1.82ns)   --->   "%add_ln2793_13 = add i9 %select_ln2793_11, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 669 'add' 'add_ln2793_13' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln2793_21 = zext i9 %add_ln2793_13" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 670 'zext' 'zext_ln2793_21' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%weight1_addr_20 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 671 'getelementptr' 'weight1_addr_20' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 672 [2/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 672 'load' 'weight1_load_20' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 673 [1/1] (1.82ns)   --->   "%add_ln2793_14 = add i9 %select_ln2793_11, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 673 'add' 'add_ln2793_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln2793_22 = zext i9 %add_ln2793_14" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 674 'zext' 'zext_ln2793_22' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%weight1_addr_21 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 675 'getelementptr' 'weight1_addr_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 676 [2/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 676 'load' 'weight1_load_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln2793_23 = zext i9 %select_ln2793_11" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 677 'zext' 'zext_ln2793_23' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%weight1_addr_22 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 678 'getelementptr' 'weight1_addr_22' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 679 [2/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 679 'load' 'weight1_load_22' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 680 [1/1] (1.82ns)   --->   "%add_ln2793_15 = add i9 %select_ln2793_4, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 680 'add' 'add_ln2793_15' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln2793_24 = zext i9 %add_ln2793_15" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 681 'zext' 'zext_ln2793_24' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%weight1_addr_23 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 682 'getelementptr' 'weight1_addr_23' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 683 [2/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 683 'load' 'weight1_load_23' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln2793_25 = zext i9 %select_ln2793_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 684 'zext' 'zext_ln2793_25' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%weight1_addr_24 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 685 'getelementptr' 'weight1_addr_24' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 686 [2/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 686 'load' 'weight1_load_24' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 687 [1/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 687 'load' 'weight1_load_25' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 688 [1/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 688 'load' 'weight1_load_26' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 689 [1/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 689 'load' 'weight1_load_27' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 690 [1/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 690 'load' 'weight1_load_28' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 691 [1/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 691 'load' 'weight1_load_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 692 [1/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 692 'load' 'weight1_load_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 693 [1/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 693 'load' 'weight1_load_31' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 694 [1/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 694 'load' 'weight1_load_32' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 695 [1/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 695 'load' 'weight1_load_33' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 696 [1/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 696 'load' 'weight1_load_34' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 697 [1/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 697 'load' 'weight1_load_35' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_18)   --->   "%select_ln2793_23 = select i1 %icmp_ln2795, i10 378, i10 %empty_143" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 698 'select' 'select_ln2793_23' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_19)   --->   "%select_ln2793_24 = select i1 %icmp_ln2795, i10 392, i10 %empty_145" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 699 'select' 'select_ln2793_24' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_20)   --->   "%select_ln2793_25 = select i1 %icmp_ln2795, i10 406, i10 %empty_147" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 700 'select' 'select_ln2793_25' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_21)   --->   "%select_ln2793_26 = select i1 %icmp_ln2795, i10 574, i10 %empty_149" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 701 'select' 'select_ln2793_26' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln2795_6 = zext i4 %p_dup7" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 702 'zext' 'zext_ln2795_6' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (1.82ns)   --->   "%p_mid153 = add i6 %zext_ln2795_6, i6 27" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 703 'add' 'p_mid153' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%p_shl13_2_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid153, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 704 'bitconcatenate' 'p_shl13_2_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%p_shl14_2_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid153, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 705 'bitconcatenate' 'p_shl14_2_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast_mid1 = zext i7 %p_shl14_2_0_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 706 'zext' 'p_shl14_2_0_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (1.73ns)   --->   "%p_mid155 = sub i10 %p_shl13_2_0_mid1, i10 %p_shl14_2_0_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 707 'sub' 'p_mid155' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_18 = select i1 %and_ln2793_1, i10 %p_mid155, i10 %select_ln2793_23" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 708 'select' 'select_ln2795_18' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (1.82ns)   --->   "%p_mid157 = add i6 %zext_ln2795_6, i6 28" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 709 'add' 'p_mid157' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%p_shl13_2_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid157, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 710 'bitconcatenate' 'p_shl13_2_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%p_shl14_2_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid157, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 711 'bitconcatenate' 'p_shl14_2_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast_mid1 = zext i7 %p_shl14_2_1_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 712 'zext' 'p_shl14_2_1_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (1.73ns)   --->   "%p_mid159 = sub i10 %p_shl13_2_1_mid1, i10 %p_shl14_2_1_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 713 'sub' 'p_mid159' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 714 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_19 = select i1 %and_ln2793_1, i10 %p_mid159, i10 %select_ln2793_24" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 714 'select' 'select_ln2795_19' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (1.82ns)   --->   "%p_mid161 = add i6 %zext_ln2795_6, i6 29" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 715 'add' 'p_mid161' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%p_shl13_2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid161, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 716 'bitconcatenate' 'p_shl13_2_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%p_shl14_2_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid161, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 717 'bitconcatenate' 'p_shl14_2_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast_mid1 = zext i7 %p_shl14_2_2_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 718 'zext' 'p_shl14_2_2_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (1.73ns)   --->   "%p_mid163 = sub i10 %p_shl13_2_2_mid1, i10 %p_shl14_2_2_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 719 'sub' 'p_mid163' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_20 = select i1 %and_ln2793_1, i10 %p_mid163, i10 %select_ln2793_25" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 720 'select' 'select_ln2795_20' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (1.82ns)   --->   "%p_mid165 = add i6 %zext_ln2795_6, i6 41" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 721 'add' 'p_mid165' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%p_shl13_3_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid165, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 722 'bitconcatenate' 'p_shl13_3_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%p_shl14_3_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid165, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 723 'bitconcatenate' 'p_shl14_3_0_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast_mid1 = zext i7 %p_shl14_3_0_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 724 'zext' 'p_shl14_3_0_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (1.73ns)   --->   "%p_mid167 = sub i10 %p_shl13_3_0_mid1, i10 %p_shl14_3_0_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 725 'sub' 'p_mid167' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_21 = select i1 %and_ln2793_1, i10 %p_mid167, i10 %select_ln2793_26" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 726 'select' 'select_ln2795_21' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (1.02ns)   --->   "%select_ln2795_25 = select i1 %and_ln2793_1, i4 %p_dup7, i4 %select_ln2793" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 727 'select' 'select_ln2795_25' <Predicate = (!icmp_ln2793)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (1.82ns)   --->   "%add_ln2819 = add i9 %sext_ln2811_1, i9 %select_ln2795_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 728 'add' 'add_ln2819' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln2819 = sext i9 %add_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 729 'sext' 'sext_ln2819' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %sext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 730 'getelementptr' 'x_addr' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 731 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 731 'load' 'x_load' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 732 [1/1] (1.82ns)   --->   "%add_ln2819_1 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 732 'add' 'add_ln2819_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln2819_1 = sext i9 %add_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 733 'sext' 'sext_ln2819_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 734 'getelementptr' 'x_addr_15' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 735 [2/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 735 'load' 'x_load_15' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 736 [1/1] (1.30ns)   --->   "%icmp_ln2811 = icmp_ugt  i4 %add_ln2808_2, i4 13" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 736 'icmp' 'icmp_ln2811' <Predicate = (!icmp_ln2793)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (1.82ns)   --->   "%add_ln2819_2 = add i9 %zext_ln2811_1, i9 %select_ln2795_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 737 'add' 'add_ln2819_2' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln2819_2 = sext i9 %add_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 738 'sext' 'sext_ln2819_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i32 %x, i64 0, i64 %sext_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 739 'getelementptr' 'x_addr_16' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 740 [2/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 740 'load' 'x_load_16' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 741 [1/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 741 'load' 'x_load_17' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 742 [1/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 742 'load' 'x_load_18' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 743 [1/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 743 'load' 'x_load_19' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 744 [1/1] (0.97ns)   --->   "%or_ln2811_5 = or i1 %tmp_7, i1 %select_ln2795_13" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 744 'or' 'or_ln2811_5' <Predicate = (!icmp_ln2793)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 745 'load' 'x_load_20' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 746 [1/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 746 'load' 'x_load_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 747 [1/1] (0.97ns)   --->   "%or_ln2811_6 = or i1 %select_ln2795_13, i1 %icmp_ln2811" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 747 'or' 'or_ln2811_6' <Predicate = (!icmp_ln2793)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 748 'load' 'x_load_22' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 749 [1/1] (1.82ns)   --->   "%add_ln2819_9 = add i9 %sext_ln2811_1, i9 %select_ln2795_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 749 'add' 'add_ln2819_9' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln2819 = zext i9 %add_ln2819_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 750 'zext' 'zext_ln2819' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%x_addr_23 = getelementptr i32 %x, i64 0, i64 %zext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 751 'getelementptr' 'x_addr_23' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_3 : Operation 752 [2/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 752 'load' 'x_load_23' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 753 [1/1] (1.82ns)   --->   "%add_ln2819_10 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 753 'add' 'add_ln2819_10' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln2819_9 = zext i9 %add_ln2819_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 754 'zext' 'zext_ln2819_9' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%x_addr_24 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 755 'getelementptr' 'x_addr_24' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_3 : Operation 756 [2/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 756 'load' 'x_load_24' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 757 [1/1] (1.82ns)   --->   "%add_ln2819_11 = add i9 %zext_ln2811_1, i9 %select_ln2795_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 757 'add' 'add_ln2819_11' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln2819_10 = zext i9 %add_ln2819_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 758 'zext' 'zext_ln2819_10' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%x_addr_25 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 759 'getelementptr' 'x_addr_25' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 760 [2/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 760 'load' 'x_load_25' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 761 [1/1] (1.82ns)   --->   "%add_ln2819_12 = add i9 %sext_ln2811_1, i9 %select_ln2795_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 761 'add' 'add_ln2819_12' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln2819_11 = zext i9 %add_ln2819_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 762 'zext' 'zext_ln2819_11' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%x_addr_26 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 763 'getelementptr' 'x_addr_26' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_3 : Operation 764 [2/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 764 'load' 'x_load_26' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 765 [1/1] (1.82ns)   --->   "%add_ln2819_13 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 765 'add' 'add_ln2819_13' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln2819_12 = zext i9 %add_ln2819_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 766 'zext' 'zext_ln2819_12' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%x_addr_27 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 767 'getelementptr' 'x_addr_27' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 768 [2/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 768 'load' 'x_load_27' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 769 [1/1] (1.82ns)   --->   "%add_ln2819_14 = add i9 %zext_ln2811_1, i9 %select_ln2795_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 769 'add' 'add_ln2819_14' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln2819_13 = zext i9 %add_ln2819_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 770 'zext' 'zext_ln2819_13' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%x_addr_28 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 771 'getelementptr' 'x_addr_28' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 772 [2/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 772 'load' 'x_load_28' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 773 [1/1] (1.82ns)   --->   "%add_ln2819_15 = add i9 %sext_ln2811_1, i9 %select_ln2795_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 773 'add' 'add_ln2819_15' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln2819_14 = zext i9 %add_ln2819_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 774 'zext' 'zext_ln2819_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%x_addr_29 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 775 'getelementptr' 'x_addr_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 776 [2/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 776 'load' 'x_load_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 777 [1/1] (1.82ns)   --->   "%add_ln2819_16 = add i9 %trunc_ln2808_cast48, i9 %select_ln2795_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 777 'add' 'add_ln2819_16' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln2819_15 = zext i9 %add_ln2819_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 778 'zext' 'zext_ln2819_15' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%x_addr_30 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 779 'getelementptr' 'x_addr_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_3 : Operation 780 [2/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 780 'load' 'x_load_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 781 [1/1] (1.82ns)   --->   "%add_ln2819_17 = add i9 %zext_ln2811_1, i9 %select_ln2795_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 781 'add' 'add_ln2819_17' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln2819_16 = zext i9 %add_ln2819_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 782 'zext' 'zext_ln2819_16' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%x_addr_31 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 783 'getelementptr' 'x_addr_31' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_3 : Operation 784 [2/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 784 'load' 'x_load_31' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 785 [1/1] (1.91ns)   --->   "%add_ln2795 = add i8 %indvar_flatten_load, i8 1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 785 'add' 'add_ln2795' <Predicate = (!icmp_ln2793 & !icmp_ln2795)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 786 [1/1] (1.24ns)   --->   "%select_ln2795_26 = select i1 %icmp_ln2795, i8 1, i8 %add_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 786 'select' 'select_ln2795_26' <Predicate = (!icmp_ln2793)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (1.58ns)   --->   "%store_ln2797 = store i11 %add_ln2793_20, i11 %indvar_flatten406" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 787 'store' 'store_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_3 : Operation 788 [1/1] (1.58ns)   --->   "%store_ln2797 = store i4 %select_ln2793_2, i4 %och" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 788 'store' 'store_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_3 : Operation 789 [1/1] (1.58ns)   --->   "%store_ln2797 = store i8 %select_ln2795_26, i8 %indvar_flatten" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 789 'store' 'store_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_3 : Operation 790 [1/1] (1.58ns)   --->   "%store_ln2797 = store i4 %select_ln2795_25, i4 %h" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 790 'store' 'store_ln2797' <Predicate = (!icmp_ln2793)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 791 [1/1] (1.82ns)   --->   "%empty_150 = add i6 %zext_ln2795, i6 42" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 791 'add' 'empty_150' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%p_shl13_3_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_150, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 792 'bitconcatenate' 'p_shl13_3_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%p_shl14_3_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_150, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 793 'bitconcatenate' 'p_shl14_3_1' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast = zext i7 %p_shl14_3_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 794 'zext' 'p_shl14_3_1_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (1.73ns)   --->   "%empty_151 = sub i10 %p_shl13_3_1, i10 %p_shl14_3_1_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 795 'sub' 'empty_151' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (1.82ns)   --->   "%empty_152 = add i6 %zext_ln2795, i6 43" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 796 'add' 'empty_152' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%p_shl13_3_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_152, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 797 'bitconcatenate' 'p_shl13_3_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%p_shl14_3_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_152, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 798 'bitconcatenate' 'p_shl14_3_2' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast = zext i7 %p_shl14_3_2" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 799 'zext' 'p_shl14_3_2_cast' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (1.73ns)   --->   "%empty_153 = sub i10 %p_shl13_3_2, i10 %p_shl14_3_2_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 800 'sub' 'empty_153' <Predicate = (!icmp_ln2795 & !and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 801 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [1/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 802 'load' 'weight1_load_1' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 803 [1/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 803 'load' 'weight1_load_2' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 804 [1/1] (1.82ns)   --->   "%add_ln2793_4 = add i9 %select_ln2793_6, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 804 'add' 'add_ln2793_4' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln2793_4 = zext i9 %add_ln2793_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 805 'zext' 'zext_ln2793_4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%weight1_addr_3 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 806 'getelementptr' 'weight1_addr_3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 807 [2/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 807 'load' 'weight1_load_3' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 808 [1/1] (1.82ns)   --->   "%add_ln2793_5 = add i9 %select_ln2793_7, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 808 'add' 'add_ln2793_5' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln2793_5 = zext i9 %add_ln2793_5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 809 'zext' 'zext_ln2793_5' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%weight1_addr_4 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 810 'getelementptr' 'weight1_addr_4' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 811 [2/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 811 'load' 'weight1_load_4' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 812 [1/1] (1.82ns)   --->   "%add_ln2793_6 = add i9 %select_ln2793_7, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 812 'add' 'add_ln2793_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln2793_6 = zext i9 %add_ln2793_6" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 813 'zext' 'zext_ln2793_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%weight1_addr_5 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 814 'getelementptr' 'weight1_addr_5' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 815 [2/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 815 'load' 'weight1_load_5' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln2793_7 = zext i9 %select_ln2793_7" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 816 'zext' 'zext_ln2793_7' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (0.00ns)   --->   "%weight1_addr_6 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 817 'getelementptr' 'weight1_addr_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 818 [2/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 818 'load' 'weight1_load_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 819 [1/1] (1.82ns)   --->   "%add_ln2793_7 = add i9 %select_ln2793_6, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 819 'add' 'add_ln2793_7' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln2793_8 = zext i9 %add_ln2793_7" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 820 'zext' 'zext_ln2793_8' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%weight1_addr_7 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 821 'getelementptr' 'weight1_addr_7' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_4 : Operation 822 [2/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 822 'load' 'weight1_load_7' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln2793_9 = zext i9 %select_ln2793_6" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 823 'zext' 'zext_ln2793_9' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%weight1_addr_8 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 824 'getelementptr' 'weight1_addr_8' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 825 [2/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 825 'load' 'weight1_load_8' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 826 [1/1] (1.82ns)   --->   "%add_ln2793_8 = add i9 %select_ln2793_8, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 826 'add' 'add_ln2793_8' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln2793_10 = zext i9 %add_ln2793_8" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 827 'zext' 'zext_ln2793_10' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%weight1_addr_9 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 828 'getelementptr' 'weight1_addr_9' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 829 [2/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 829 'load' 'weight1_load_9' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 830 [1/1] (1.82ns)   --->   "%add_ln2793_9 = add i9 %select_ln2793_8, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 830 'add' 'add_ln2793_9' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln2793_11 = zext i9 %add_ln2793_9" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 831 'zext' 'zext_ln2793_11' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%weight1_addr_10 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 832 'getelementptr' 'weight1_addr_10' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 833 [2/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 833 'load' 'weight1_load_10' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln2793_12 = zext i9 %select_ln2793_8" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 834 'zext' 'zext_ln2793_12' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%weight1_addr_11 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 835 'getelementptr' 'weight1_addr_11' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 836 [2/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 836 'load' 'weight1_load_11' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 837 [1/1] (1.82ns)   --->   "%add_ln2793_10 = add i9 %select_ln2793_9, i9 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 837 'add' 'add_ln2793_10' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln2793_13 = zext i9 %add_ln2793_10" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 838 'zext' 'zext_ln2793_13' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%weight1_addr_12 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 839 'getelementptr' 'weight1_addr_12' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 840 [2/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 840 'load' 'weight1_load_12' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln2793 = or i9 %select_ln2793_9, i9 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 841 'or' 'or_ln2793' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln2793_14 = zext i9 %or_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 842 'zext' 'zext_ln2793_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%weight1_addr_13 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 843 'getelementptr' 'weight1_addr_13' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 844 [2/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 844 'load' 'weight1_load_13' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln2793_15 = zext i9 %select_ln2793_9" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 845 'zext' 'zext_ln2793_15' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%weight1_addr_14 = getelementptr i32 %weight1, i64 0, i64 %zext_ln2793_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 846 'getelementptr' 'weight1_addr_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 847 [2/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 847 'load' 'weight1_load_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 848 [1/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 848 'load' 'weight1_load_15' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 849 [1/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 849 'load' 'weight1_load_16' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 850 [1/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 850 'load' 'weight1_load_17' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 851 [1/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 851 'load' 'weight1_load_18' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 852 [1/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 852 'load' 'weight1_load_19' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 853 [1/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 853 'load' 'weight1_load_20' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 854 [1/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 854 'load' 'weight1_load_21' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 855 [1/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 855 'load' 'weight1_load_22' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 856 [1/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 856 'load' 'weight1_load_23' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 857 [1/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 857 'load' 'weight1_load_24' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_22)   --->   "%select_ln2793_27 = select i1 %icmp_ln2795, i10 588, i10 %empty_151" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 858 'select' 'select_ln2793_27' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln2795_23)   --->   "%select_ln2793_28 = select i1 %icmp_ln2795, i10 602, i10 %empty_153" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 859 'select' 'select_ln2793_28' <Predicate = (!icmp_ln2793 & !and_ln2793_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (1.82ns)   --->   "%p_mid169 = add i6 %zext_ln2795_6, i6 42" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 860 'add' 'p_mid169' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%p_shl13_3_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid169, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 861 'bitconcatenate' 'p_shl13_3_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%p_shl14_3_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid169, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 862 'bitconcatenate' 'p_shl14_3_1_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast_mid1 = zext i7 %p_shl14_3_1_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 863 'zext' 'p_shl14_3_1_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (1.73ns)   --->   "%p_mid171 = sub i10 %p_shl13_3_1_mid1, i10 %p_shl14_3_1_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 864 'sub' 'p_mid171' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_22 = select i1 %and_ln2793_1, i10 %p_mid171, i10 %select_ln2793_27" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 865 'select' 'select_ln2795_22' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (1.82ns)   --->   "%p_mid173 = add i6 %zext_ln2795_6, i6 43" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 866 'add' 'p_mid173' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%p_shl13_3_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid173, i4 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 867 'bitconcatenate' 'p_shl13_3_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (0.00ns)   --->   "%p_shl14_3_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid173, i1 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 868 'bitconcatenate' 'p_shl14_3_2_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast_mid1 = zext i7 %p_shl14_3_2_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 869 'zext' 'p_shl14_3_2_cast_mid1' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (1.73ns)   --->   "%p_mid175 = sub i10 %p_shl13_3_2_mid1, i10 %p_shl14_3_2_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 870 'sub' 'p_mid175' <Predicate = (!icmp_ln2793 & and_ln2793_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln2795_23 = select i1 %and_ln2793_1, i10 %p_mid175, i10 %select_ln2793_28" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 871 'select' 'select_ln2795_23' <Predicate = (!icmp_ln2793)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln2808_cast51 = zext i4 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 872 'zext' 'trunc_ln2808_cast51' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln2811 = sext i5 %add_ln2808" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 873 'sext' 'sext_ln2811' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 874 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 874 'load' 'x_load' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 875 [1/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 875 'load' 'x_load_15' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln2811 = zext i4 %add_ln2808_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 876 'zext' 'zext_ln2811' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.97ns)   --->   "%or_ln2811_4 = or i1 %select_ln2795_24, i1 %icmp_ln2811" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 877 'or' 'or_ln2811_4' <Predicate = (!icmp_ln2793)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 878 [1/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 878 'load' 'x_load_16' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 879 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_17, i32 %weight1_load_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 879 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 880 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_18, i32 %weight1_load" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 880 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_19, i32 %weight1_load_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 881 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_20, i32 %weight1_load_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 882 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_21, i32 %weight1_load_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 883 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_22, i32 %weight1_load_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 884 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 885 'load' 'x_load_23' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 886 [1/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 886 'load' 'x_load_24' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 887 [1/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 887 'load' 'x_load_25' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 888 [1/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 888 'load' 'x_load_26' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 889 [1/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 889 'load' 'x_load_27' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 890 [1/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 890 'load' 'x_load_28' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 891 [1/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 891 'load' 'x_load_29' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 892 [1/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 892 'load' 'x_load_30' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 893 [1/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 893 'load' 'x_load_31' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 894 [1/1] (1.73ns)   --->   "%add_ln2819_18 = add i10 %sext_ln2811, i10 %select_ln2795_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 894 'add' 'add_ln2819_18' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln2819_17 = zext i10 %add_ln2819_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 895 'zext' 'zext_ln2819_17' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%x_addr_32 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 896 'getelementptr' 'x_addr_32' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 897 [2/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 897 'load' 'x_load_32' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 898 [1/1] (1.73ns)   --->   "%add_ln2819_19 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 898 'add' 'add_ln2819_19' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln2819_18 = zext i10 %add_ln2819_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 899 'zext' 'zext_ln2819_18' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%x_addr_33 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 900 'getelementptr' 'x_addr_33' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 901 [2/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 901 'load' 'x_load_33' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 902 [1/1] (1.73ns)   --->   "%add_ln2819_20 = add i10 %zext_ln2811, i10 %select_ln2795_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 902 'add' 'add_ln2819_20' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln2819_19 = zext i10 %add_ln2819_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 903 'zext' 'zext_ln2819_19' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%x_addr_34 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 904 'getelementptr' 'x_addr_34' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 905 [2/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 905 'load' 'x_load_34' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 906 [1/1] (1.73ns)   --->   "%add_ln2819_21 = add i10 %sext_ln2811, i10 %select_ln2795_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 906 'add' 'add_ln2819_21' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln2819_20 = zext i10 %add_ln2819_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 907 'zext' 'zext_ln2819_20' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%x_addr_35 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 908 'getelementptr' 'x_addr_35' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 909 [2/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 909 'load' 'x_load_35' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 910 [1/1] (1.73ns)   --->   "%add_ln2819_22 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 910 'add' 'add_ln2819_22' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln2819_21 = zext i10 %add_ln2819_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 911 'zext' 'zext_ln2819_21' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%x_addr_36 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 912 'getelementptr' 'x_addr_36' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 913 [2/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 913 'load' 'x_load_36' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 914 [1/1] (1.73ns)   --->   "%add_ln2819_23 = add i10 %zext_ln2811, i10 %select_ln2795_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 914 'add' 'add_ln2819_23' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln2819_22 = zext i10 %add_ln2819_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 915 'zext' 'zext_ln2819_22' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%x_addr_37 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 916 'getelementptr' 'x_addr_37' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_4 : Operation 917 [2/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 917 'load' 'x_load_37' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 918 [1/1] (1.73ns)   --->   "%add_ln2819_24 = add i10 %sext_ln2811, i10 %select_ln2795_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 918 'add' 'add_ln2819_24' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln2819_23 = zext i10 %add_ln2819_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 919 'zext' 'zext_ln2819_23' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%x_addr_38 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 920 'getelementptr' 'x_addr_38' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_4 : Operation 921 [2/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 921 'load' 'x_load_38' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 922 [1/1] (1.73ns)   --->   "%add_ln2819_25 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 922 'add' 'add_ln2819_25' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln2819_24 = zext i10 %add_ln2819_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 923 'zext' 'zext_ln2819_24' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%x_addr_39 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 924 'getelementptr' 'x_addr_39' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_4 : Operation 925 [2/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 925 'load' 'x_load_39' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 926 [1/1] (1.73ns)   --->   "%add_ln2819_26 = add i10 %zext_ln2811, i10 %select_ln2795_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 926 'add' 'add_ln2819_26' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln2819_25 = zext i10 %add_ln2819_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 927 'zext' 'zext_ln2819_25' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%x_addr_40 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 928 'getelementptr' 'x_addr_40' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_4 : Operation 929 [2/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 929 'load' 'x_load_40' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 930 [1/1] (1.73ns)   --->   "%add_ln2819_27 = add i10 %sext_ln2811, i10 %select_ln2795_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 930 'add' 'add_ln2819_27' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln2819_26 = zext i10 %add_ln2819_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 931 'zext' 'zext_ln2819_26' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%x_addr_41 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 932 'getelementptr' 'x_addr_41' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 933 [2/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 933 'load' 'x_load_41' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 934 [1/1] (1.73ns)   --->   "%add_ln2819_28 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 934 'add' 'add_ln2819_28' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln2819_27 = zext i10 %add_ln2819_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 935 'zext' 'zext_ln2819_27' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%x_addr_42 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 936 'getelementptr' 'x_addr_42' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 0.00>
ST_4 : Operation 937 [2/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 937 'load' 'x_load_42' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 938 [1/1] (1.73ns)   --->   "%add_ln2819_29 = add i10 %zext_ln2811, i10 %select_ln2795_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 938 'add' 'add_ln2819_29' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln2819_28 = zext i10 %add_ln2819_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 939 'zext' 'zext_ln2819_28' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%x_addr_43 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 940 'getelementptr' 'x_addr_43' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_4 : Operation 941 [2/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 941 'load' 'x_load_43' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 942 [1/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 942 'load' 'weight1_load_3' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 943 [1/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 943 'load' 'weight1_load_4' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 944 [1/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 944 'load' 'weight1_load_5' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 945 [1/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 945 'load' 'weight1_load_6' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 946 [1/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 946 'load' 'weight1_load_7' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 947 [1/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 947 'load' 'weight1_load_8' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 948 [1/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 948 'load' 'weight1_load_9' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 949 [1/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 949 'load' 'weight1_load_10' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 950 [1/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 950 'load' 'weight1_load_11' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 951 [1/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 951 'load' 'weight1_load_12' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 952 [1/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 952 'load' 'weight1_load_13' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 953 [1/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 953 'load' 'weight1_load_14' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 954 [4/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %weight1_load_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 954 'fmul' 'mul' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 955 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_15, i32 %weight1_load_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 955 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 956 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_16, i32 %weight1_load_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 956 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 957 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_17, i32 %weight1_load_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 957 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_18, i32 %weight1_load" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 958 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_19, i32 %weight1_load_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 959 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 960 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_20, i32 %weight1_load_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 960 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_21, i32 %weight1_load_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 961 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 962 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_22, i32 %weight1_load_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 962 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 963 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_23, i32 %weight1_load_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 963 'fmul' 'mul_1' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [4/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_24, i32 %weight1_load_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 964 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [4/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_25, i32 %weight1_load_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 965 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 966 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_26, i32 %weight1_load_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 966 'fmul' 'mul_1_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 967 [4/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_27, i32 %weight1_load_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 967 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [4/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_28, i32 %weight1_load_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 968 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_29, i32 %weight1_load_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 969 'fmul' 'mul_1_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 970 [4/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_30, i32 %weight1_load_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 970 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 971 [4/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_31, i32 %weight1_load_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 971 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 972 [1/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 972 'load' 'x_load_32' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 973 [1/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 973 'load' 'x_load_33' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 974 [1/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 974 'load' 'x_load_34' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 975 [1/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 975 'load' 'x_load_35' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 976 [1/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 976 'load' 'x_load_36' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 977 [1/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 977 'load' 'x_load_37' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 978 [1/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 978 'load' 'x_load_38' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 979 [1/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 979 'load' 'x_load_39' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 980 [1/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 980 'load' 'x_load_40' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 981 [1/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 981 'load' 'x_load_41' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 982 [1/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 982 'load' 'x_load_42' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 983 [1/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 983 'load' 'x_load_43' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 984 [1/1] (1.73ns)   --->   "%add_ln2819_30 = add i10 %sext_ln2811, i10 %select_ln2795_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 984 'add' 'add_ln2819_30' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln2819_29 = zext i10 %add_ln2819_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 985 'zext' 'zext_ln2819_29' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%x_addr_44 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 986 'getelementptr' 'x_addr_44' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 0.00>
ST_5 : Operation 987 [2/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 987 'load' 'x_load_44' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 988 [1/1] (1.73ns)   --->   "%add_ln2819_31 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 988 'add' 'add_ln2819_31' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln2819_30 = zext i10 %add_ln2819_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 989 'zext' 'zext_ln2819_30' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%x_addr_45 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 990 'getelementptr' 'x_addr_45' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_5 : Operation 991 [2/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 991 'load' 'x_load_45' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 992 [1/1] (1.73ns)   --->   "%add_ln2819_32 = add i10 %zext_ln2811, i10 %select_ln2795_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 992 'add' 'add_ln2819_32' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln2819_31 = zext i10 %add_ln2819_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 993 'zext' 'zext_ln2819_31' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%x_addr_46 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 994 'getelementptr' 'x_addr_46' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 0.00>
ST_5 : Operation 995 [2/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 995 'load' 'x_load_46' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 996 [1/1] (1.73ns)   --->   "%add_ln2819_33 = add i10 %sext_ln2811, i10 %select_ln2795_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 996 'add' 'add_ln2819_33' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln2819_32 = zext i10 %add_ln2819_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 997 'zext' 'zext_ln2819_32' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%x_addr_47 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 998 'getelementptr' 'x_addr_47' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 0.00>
ST_5 : Operation 999 [2/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 999 'load' 'x_load_47' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 1000 [1/1] (1.73ns)   --->   "%add_ln2819_34 = add i10 %trunc_ln2808_cast51, i10 %select_ln2795_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1000 'add' 'add_ln2819_34' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln2819_33 = zext i10 %add_ln2819_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1001 'zext' 'zext_ln2819_33' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (0.00ns)   --->   "%x_addr_48 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1002 'getelementptr' 'x_addr_48' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 0.00>
ST_5 : Operation 1003 [2/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1003 'load' 'x_load_48' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 1004 [1/1] (1.73ns)   --->   "%add_ln2819_35 = add i10 %zext_ln2811, i10 %select_ln2795_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1004 'add' 'add_ln2819_35' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln2819_34 = zext i10 %add_ln2819_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1005 'zext' 'zext_ln2819_34' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_5 : Operation 1006 [1/1] (0.00ns)   --->   "%x_addr_49 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1006 'getelementptr' 'x_addr_49' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 0.00>
ST_5 : Operation 1007 [2/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1007 'load' 'x_load_49' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 1008 [3/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %weight1_load_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1008 'fmul' 'mul' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1009 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_15, i32 %weight1_load_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1009 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_16, i32 %weight1_load_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1010 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1011 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_17, i32 %weight1_load_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1011 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_18, i32 %weight1_load" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1012 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_19, i32 %weight1_load_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1013 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_20, i32 %weight1_load_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1014 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_21, i32 %weight1_load_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1015 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_22, i32 %weight1_load_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1016 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1017 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_23, i32 %weight1_load_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1017 'fmul' 'mul_1' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [3/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_24, i32 %weight1_load_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1018 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [3/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_25, i32 %weight1_load_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1019 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_26, i32 %weight1_load_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1020 'fmul' 'mul_1_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [3/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_27, i32 %weight1_load_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1021 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1022 [3/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_28, i32 %weight1_load_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1022 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_29, i32 %weight1_load_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1023 'fmul' 'mul_1_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1024 [3/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_30, i32 %weight1_load_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1024 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [3/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_31, i32 %weight1_load_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1025 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_32, i32 %weight1_load_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1026 'fmul' 'mul_2' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [4/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_33, i32 %weight1_load_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1027 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1028 [4/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_34, i32 %weight1_load_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1028 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_35, i32 %weight1_load_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1029 'fmul' 'mul_2_1' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [4/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_36, i32 %weight1_load_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1030 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln2793)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1031 [4/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_37, i32 %weight1_load_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1031 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_38, i32 %weight1_load_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1032 'fmul' 'mul_2_2' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [4/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_39, i32 %weight1_load_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1033 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [4/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_40, i32 %weight1_load_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1034 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_41, i32 %weight1_load_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1035 'fmul' 'mul_3' <Predicate = (!icmp_ln2793 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [4/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_42, i32 %weight1_load_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1036 'fmul' 'mul_3_0_1' <Predicate = (!icmp_ln2793 & !select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [4/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_43, i32 %weight1_load_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1037 'fmul' 'mul_3_0_2' <Predicate = (!icmp_ln2793 & !or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1038 'load' 'x_load_44' <Predicate = (!icmp_ln2793 & !tmp_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 1039 [1/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1039 'load' 'x_load_45' <Predicate = (!icmp_ln2793)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 1040 [1/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1040 'load' 'x_load_46' <Predicate = (!icmp_ln2793 & !icmp_ln2811)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 1041 [1/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1041 'load' 'x_load_47' <Predicate = (!icmp_ln2793 & !select_ln2795_13 & !or_ln2811_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 1042 [1/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1042 'load' 'x_load_48' <Predicate = (!icmp_ln2793 & !select_ln2795_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 1043 [1/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1043 'load' 'x_load_49' <Predicate = (!icmp_ln2793 & !or_ln2811_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 1044 [2/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %weight1_load_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1044 'fmul' 'mul' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1045 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_15, i32 %weight1_load_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1045 'fmul' 'mul_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1046 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_16, i32 %weight1_load_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1046 'fmul' 'mul_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1047 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_17, i32 %weight1_load_32" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1047 'fmul' 'mul_0_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1048 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_18, i32 %weight1_load" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1048 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1049 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_19, i32 %weight1_load_31" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1049 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1050 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_20, i32 %weight1_load_30" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1050 'fmul' 'mul_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1051 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_21, i32 %weight1_load_29" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1051 'fmul' 'mul_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1052 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_22, i32 %weight1_load_28" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1052 'fmul' 'mul_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_23, i32 %weight1_load_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1053 'fmul' 'mul_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1054 [2/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_24, i32 %weight1_load_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1054 'fmul' 'mul_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1055 [2/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_25, i32 %weight1_load_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1055 'fmul' 'mul_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1056 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_26, i32 %weight1_load_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1056 'fmul' 'mul_1_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1057 [2/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_27, i32 %weight1_load_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1057 'fmul' 'mul_1_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1058 [2/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_28, i32 %weight1_load_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1058 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1059 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_29, i32 %weight1_load_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1059 'fmul' 'mul_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1060 [2/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_30, i32 %weight1_load_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1060 'fmul' 'mul_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1061 [2/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_31, i32 %weight1_load_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1061 'fmul' 'mul_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1062 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_32, i32 %weight1_load_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1062 'fmul' 'mul_2' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1063 [3/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_33, i32 %weight1_load_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1063 'fmul' 'mul_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1064 [3/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_34, i32 %weight1_load_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1064 'fmul' 'mul_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1065 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_35, i32 %weight1_load_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1065 'fmul' 'mul_2_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1066 [3/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_36, i32 %weight1_load_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1066 'fmul' 'mul_2_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1067 [3/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_37, i32 %weight1_load_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1067 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1068 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_38, i32 %weight1_load_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1068 'fmul' 'mul_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1069 [3/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_39, i32 %weight1_load_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1069 'fmul' 'mul_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1070 [3/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_40, i32 %weight1_load_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1070 'fmul' 'mul_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1071 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_41, i32 %weight1_load_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1071 'fmul' 'mul_3' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1072 [3/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_42, i32 %weight1_load_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1072 'fmul' 'mul_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1073 [3/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_43, i32 %weight1_load_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1073 'fmul' 'mul_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1074 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_44, i32 %weight1_load_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1074 'fmul' 'mul_3_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1075 [4/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_45, i32 %weight1_load_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1075 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1076 [4/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_46, i32 %weight1_load_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1076 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1077 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_47, i32 %weight1_load_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1077 'fmul' 'mul_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1078 [4/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_48, i32 %weight1_load_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1078 'fmul' 'mul_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1079 [4/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_49, i32 %weight1_load_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1079 'fmul' 'mul_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 1080 [1/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %weight1_load_35" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1080 'fmul' 'mul' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1081 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_15, i32 %weight1_load_34" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1081 'fmul' 'mul_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1082 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_16, i32 %weight1_load_33" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1082 'fmul' 'mul_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1083 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_23, i32 %weight1_load_27" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1083 'fmul' 'mul_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1084 [1/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_24, i32 %weight1_load_26" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1084 'fmul' 'mul_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1085 [1/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_25, i32 %weight1_load_25" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1085 'fmul' 'mul_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1086 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_26, i32 %weight1_load_24" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1086 'fmul' 'mul_1_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1087 [1/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_27, i32 %weight1_load_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1087 'fmul' 'mul_1_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1088 [1/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_28, i32 %weight1_load_23" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1088 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1089 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_29, i32 %weight1_load_22" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1089 'fmul' 'mul_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1090 [1/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_30, i32 %weight1_load_21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1090 'fmul' 'mul_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1091 [1/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_31, i32 %weight1_load_20" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1091 'fmul' 'mul_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1092 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_32, i32 %weight1_load_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1092 'fmul' 'mul_2' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1093 [2/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_33, i32 %weight1_load_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1093 'fmul' 'mul_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1094 [2/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_34, i32 %weight1_load_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1094 'fmul' 'mul_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1095 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_35, i32 %weight1_load_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1095 'fmul' 'mul_2_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1096 [2/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_36, i32 %weight1_load_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1096 'fmul' 'mul_2_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1097 [2/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_37, i32 %weight1_load_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1097 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1098 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_38, i32 %weight1_load_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1098 'fmul' 'mul_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1099 [2/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_39, i32 %weight1_load_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1099 'fmul' 'mul_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1100 [2/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_40, i32 %weight1_load_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1100 'fmul' 'mul_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1101 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_41, i32 %weight1_load_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1101 'fmul' 'mul_3' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1102 [2/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_42, i32 %weight1_load_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1102 'fmul' 'mul_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1103 [2/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_43, i32 %weight1_load_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1103 'fmul' 'mul_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1104 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_44, i32 %weight1_load_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1104 'fmul' 'mul_3_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1105 [3/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_45, i32 %weight1_load_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1105 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1106 [3/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_46, i32 %weight1_load_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1106 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1107 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_47, i32 %weight1_load_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1107 'fmul' 'mul_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1108 [3/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_48, i32 %weight1_load_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1108 'fmul' 'mul_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1109 [3/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_49, i32 %weight1_load_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1109 'fmul' 'mul_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 1110 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1110 'fadd' 'sum_9' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1111 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_32, i32 %weight1_load_19" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1111 'fmul' 'mul_2' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1112 [1/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_33, i32 %weight1_load_18" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1112 'fmul' 'mul_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1113 [1/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_34, i32 %weight1_load_17" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1113 'fmul' 'mul_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1114 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_35, i32 %weight1_load_16" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1114 'fmul' 'mul_2_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1115 [1/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_36, i32 %weight1_load_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1115 'fmul' 'mul_2_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1116 [1/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_37, i32 %weight1_load_15" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1116 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1117 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_38, i32 %weight1_load_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1117 'fmul' 'mul_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1118 [1/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_39, i32 %weight1_load_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1118 'fmul' 'mul_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1119 [1/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_40, i32 %weight1_load_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1119 'fmul' 'mul_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1120 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_41, i32 %weight1_load_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1120 'fmul' 'mul_3' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1121 [1/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_42, i32 %weight1_load_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1121 'fmul' 'mul_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1122 [1/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_43, i32 %weight1_load_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1122 'fmul' 'mul_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1123 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_44, i32 %weight1_load_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1123 'fmul' 'mul_3_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1124 [2/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_45, i32 %weight1_load_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1124 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1125 [2/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_46, i32 %weight1_load_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1125 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1126 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_47, i32 %weight1_load_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1126 'fmul' 'mul_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1127 [2/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_48, i32 %weight1_load_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1127 'fmul' 'mul_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1128 [2/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_49, i32 %weight1_load_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1128 'fmul' 'mul_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 1129 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1129 'fadd' 'sum_9' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1130 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_44, i32 %weight1_load_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1130 'fmul' 'mul_3_1' <Predicate = (!tmp_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_45, i32 %weight1_load_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1131 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1132 [1/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_46, i32 %weight1_load_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1132 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1133 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_47, i32 %weight1_load_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1133 'fmul' 'mul_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1134 [1/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_48, i32 %weight1_load_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1134 'fmul' 'mul_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1135 [1/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_49, i32 %weight1_load_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1135 'fmul' 'mul_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 1136 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1136 'fadd' 'sum_9' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 1137 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1137 'fadd' 'sum_9' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 1138 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1138 'fadd' 'sum_9' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 1139 [1/1] (0.69ns)   --->   "%select_ln2811 = select i1 %tmp_6, i32 0, i32 %sum_9" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1139 'select' 'select_ln2811' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 1140 [5/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1140 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 1141 [4/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1141 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 1142 [3/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1142 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 1143 [2/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1143 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 1144 [1/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1144 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.69>
ST_20 : Operation 1145 [1/1] (0.69ns)   --->   "%select_ln2811_7 = select i1 %select_ln2795_24, i32 %select_ln2811, i32 %sum_9_0_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1145 'select' 'select_ln2811_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 1146 [5/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln2811_7, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1146 'fadd' 'sum_9_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 1147 [4/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln2811_7, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1147 'fadd' 'sum_9_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 1148 [3/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln2811_7, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1148 'fadd' 'sum_9_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 1149 [2/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln2811_7, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1149 'fadd' 'sum_9_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 1150 [1/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln2811_7, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1150 'fadd' 'sum_9_0_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 1151 [1/1] (0.69ns)   --->   "%select_ln2811_8 = select i1 %or_ln2811_4, i32 %select_ln2811_7, i32 %sum_9_0_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1151 'select' 'select_ln2811_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 1152 [5/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln2811_8, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1152 'fadd' 'sum_9_0_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 1153 [4/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln2811_8, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1153 'fadd' 'sum_9_0_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 1154 [3/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln2811_8, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1154 'fadd' 'sum_9_0_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 1155 [2/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln2811_8, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1155 'fadd' 'sum_9_0_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 1156 [1/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln2811_8, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1156 'fadd' 'sum_9_0_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 1157 [1/1] (0.69ns)   --->   "%select_ln2811_9 = select i1 %tmp_7, i32 %select_ln2811_8, i32 %sum_9_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1157 'select' 'select_ln2811_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 1158 [5/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln2811_9, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1158 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 1159 [4/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln2811_9, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1159 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 1160 [3/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln2811_9, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1160 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 1161 [2/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln2811_9, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1161 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 1162 [1/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln2811_9, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1162 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 1163 [5/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1163 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 1164 [4/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1164 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 1165 [3/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1165 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 1166 [2/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1166 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 1167 [1/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1167 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 0.69>
ST_43 : Operation 1168 [1/1] (0.69ns)   --->   "%select_ln2811_10 = select i1 %icmp_ln2811, i32 %sum_9_0_1_1, i32 %sum_9_0_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1168 'select' 'select_ln2811_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 1169 [5/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln2811_10, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1169 'fadd' 'sum_9_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 1170 [4/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln2811_10, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1170 'fadd' 'sum_9_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 1171 [3/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln2811_10, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1171 'fadd' 'sum_9_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 1172 [2/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln2811_10, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1172 'fadd' 'sum_9_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 1173 [1/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln2811_10, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1173 'fadd' 'sum_9_0_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 0.69>
ST_49 : Operation 1174 [1/1] (0.69ns)   --->   "%select_ln2811_11 = select i1 %or_ln2811_5, i32 %select_ln2811_10, i32 %sum_9_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1174 'select' 'select_ln2811_11' <Predicate = (!select_ln2795_13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 1175 [5/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln2811_11, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1175 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 1176 [4/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln2811_11, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1176 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 1177 [3/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln2811_11, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1177 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 1178 [2/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln2811_11, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1178 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 1179 [1/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln2811_11, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1179 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 0.69>
ST_55 : Operation 1180 [1/1] (0.69ns)   --->   "%sum_3_0_2_1 = select i1 %select_ln2795_13, i32 %select_ln2811_10, i32 %sum_9_0_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 1180 'select' 'sum_3_0_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 1181 [5/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1181 'fadd' 'sum_9_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 1182 [4/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1182 'fadd' 'sum_9_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 1183 [3/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1183 'fadd' 'sum_9_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 1184 [2/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1184 'fadd' 'sum_9_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 1185 [1/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1185 'fadd' 'sum_9_0_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 0.69>
ST_61 : Operation 1186 [1/1] (0.69ns)   --->   "%select_ln2811_12 = select i1 %or_ln2811_6, i32 %sum_3_0_2_1, i32 %sum_9_0_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1186 'select' 'select_ln2811_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 1187 [5/5] (7.25ns)   --->   "%sum_9_1 = fadd i32 %select_ln2811_12, i32 %mul_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1187 'fadd' 'sum_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 1188 [4/5] (7.25ns)   --->   "%sum_9_1 = fadd i32 %select_ln2811_12, i32 %mul_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1188 'fadd' 'sum_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 1189 [3/5] (7.25ns)   --->   "%sum_9_1 = fadd i32 %select_ln2811_12, i32 %mul_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1189 'fadd' 'sum_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 1190 [2/5] (7.25ns)   --->   "%sum_9_1 = fadd i32 %select_ln2811_12, i32 %mul_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1190 'fadd' 'sum_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 1191 [1/5] (7.25ns)   --->   "%sum_9_1 = fadd i32 %select_ln2811_12, i32 %mul_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1191 'fadd' 'sum_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 0.69>
ST_67 : Operation 1192 [1/1] (0.69ns)   --->   "%select_ln2811_13 = select i1 %tmp_6, i32 %select_ln2811_12, i32 %sum_9_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1192 'select' 'select_ln2811_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 1193 [5/5] (7.25ns)   --->   "%sum_9_1_0_1 = fadd i32 %select_ln2811_13, i32 %mul_1_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1193 'fadd' 'sum_9_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 1194 [4/5] (7.25ns)   --->   "%sum_9_1_0_1 = fadd i32 %select_ln2811_13, i32 %mul_1_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1194 'fadd' 'sum_9_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 1195 [3/5] (7.25ns)   --->   "%sum_9_1_0_1 = fadd i32 %select_ln2811_13, i32 %mul_1_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1195 'fadd' 'sum_9_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 1196 [2/5] (7.25ns)   --->   "%sum_9_1_0_1 = fadd i32 %select_ln2811_13, i32 %mul_1_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1196 'fadd' 'sum_9_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 1197 [1/5] (7.25ns)   --->   "%sum_9_1_0_1 = fadd i32 %select_ln2811_13, i32 %mul_1_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1197 'fadd' 'sum_9_1_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.69>
ST_73 : Operation 1198 [1/1] (0.69ns)   --->   "%select_ln2811_14 = select i1 %select_ln2795_24, i32 %select_ln2811_13, i32 %sum_9_1_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1198 'select' 'select_ln2811_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 1199 [5/5] (7.25ns)   --->   "%sum_9_1_0_2 = fadd i32 %select_ln2811_14, i32 %mul_1_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1199 'fadd' 'sum_9_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 1200 [4/5] (7.25ns)   --->   "%sum_9_1_0_2 = fadd i32 %select_ln2811_14, i32 %mul_1_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1200 'fadd' 'sum_9_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 1201 [3/5] (7.25ns)   --->   "%sum_9_1_0_2 = fadd i32 %select_ln2811_14, i32 %mul_1_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1201 'fadd' 'sum_9_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 1202 [2/5] (7.25ns)   --->   "%sum_9_1_0_2 = fadd i32 %select_ln2811_14, i32 %mul_1_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1202 'fadd' 'sum_9_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 1203 [1/5] (7.25ns)   --->   "%sum_9_1_0_2 = fadd i32 %select_ln2811_14, i32 %mul_1_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1203 'fadd' 'sum_9_1_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 0.69>
ST_79 : Operation 1204 [1/1] (0.69ns)   --->   "%select_ln2811_15 = select i1 %or_ln2811_4, i32 %select_ln2811_14, i32 %sum_9_1_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1204 'select' 'select_ln2811_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 1205 [5/5] (7.25ns)   --->   "%sum_9_1_1 = fadd i32 %select_ln2811_15, i32 %mul_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1205 'fadd' 'sum_9_1_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 1206 [4/5] (7.25ns)   --->   "%sum_9_1_1 = fadd i32 %select_ln2811_15, i32 %mul_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1206 'fadd' 'sum_9_1_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 1207 [3/5] (7.25ns)   --->   "%sum_9_1_1 = fadd i32 %select_ln2811_15, i32 %mul_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1207 'fadd' 'sum_9_1_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 1208 [2/5] (7.25ns)   --->   "%sum_9_1_1 = fadd i32 %select_ln2811_15, i32 %mul_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1208 'fadd' 'sum_9_1_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 1209 [1/5] (7.25ns)   --->   "%sum_9_1_1 = fadd i32 %select_ln2811_15, i32 %mul_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1209 'fadd' 'sum_9_1_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 0.69>
ST_85 : Operation 1210 [1/1] (0.69ns)   --->   "%select_ln2811_16 = select i1 %tmp_7, i32 %select_ln2811_15, i32 %sum_9_1_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1210 'select' 'select_ln2811_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 1211 [5/5] (7.25ns)   --->   "%sum_9_1_1_1 = fadd i32 %select_ln2811_16, i32 %mul_1_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1211 'fadd' 'sum_9_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 1212 [4/5] (7.25ns)   --->   "%sum_9_1_1_1 = fadd i32 %select_ln2811_16, i32 %mul_1_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1212 'fadd' 'sum_9_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 1213 [3/5] (7.25ns)   --->   "%sum_9_1_1_1 = fadd i32 %select_ln2811_16, i32 %mul_1_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1213 'fadd' 'sum_9_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 1214 [2/5] (7.25ns)   --->   "%sum_9_1_1_1 = fadd i32 %select_ln2811_16, i32 %mul_1_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1214 'fadd' 'sum_9_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 1215 [1/5] (7.25ns)   --->   "%sum_9_1_1_1 = fadd i32 %select_ln2811_16, i32 %mul_1_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1215 'fadd' 'sum_9_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 1216 [5/5] (7.25ns)   --->   "%sum_9_1_1_2 = fadd i32 %sum_9_1_1_1, i32 %mul_1_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1216 'fadd' 'sum_9_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 1217 [4/5] (7.25ns)   --->   "%sum_9_1_1_2 = fadd i32 %sum_9_1_1_1, i32 %mul_1_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1217 'fadd' 'sum_9_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 1218 [3/5] (7.25ns)   --->   "%sum_9_1_1_2 = fadd i32 %sum_9_1_1_1, i32 %mul_1_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1218 'fadd' 'sum_9_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 1219 [2/5] (7.25ns)   --->   "%sum_9_1_1_2 = fadd i32 %sum_9_1_1_1, i32 %mul_1_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1219 'fadd' 'sum_9_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 1220 [1/5] (7.25ns)   --->   "%sum_9_1_1_2 = fadd i32 %sum_9_1_1_1, i32 %mul_1_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1220 'fadd' 'sum_9_1_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 0.69>
ST_96 : Operation 1221 [1/1] (0.69ns)   --->   "%select_ln2811_17 = select i1 %icmp_ln2811, i32 %sum_9_1_1_1, i32 %sum_9_1_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1221 'select' 'select_ln2811_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 1222 [5/5] (7.25ns)   --->   "%sum_9_1_2 = fadd i32 %select_ln2811_17, i32 %mul_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1222 'fadd' 'sum_9_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 1223 [4/5] (7.25ns)   --->   "%sum_9_1_2 = fadd i32 %select_ln2811_17, i32 %mul_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1223 'fadd' 'sum_9_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 1224 [3/5] (7.25ns)   --->   "%sum_9_1_2 = fadd i32 %select_ln2811_17, i32 %mul_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1224 'fadd' 'sum_9_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 1225 [2/5] (7.25ns)   --->   "%sum_9_1_2 = fadd i32 %select_ln2811_17, i32 %mul_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1225 'fadd' 'sum_9_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 1226 [1/5] (7.25ns)   --->   "%sum_9_1_2 = fadd i32 %select_ln2811_17, i32 %mul_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1226 'fadd' 'sum_9_1_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 0.69>
ST_102 : Operation 1227 [1/1] (0.69ns)   --->   "%select_ln2811_18 = select i1 %or_ln2811_5, i32 %select_ln2811_17, i32 %sum_9_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1227 'select' 'select_ln2811_18' <Predicate = (!select_ln2795_13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 1228 [5/5] (7.25ns)   --->   "%sum_9_1_2_1 = fadd i32 %select_ln2811_18, i32 %mul_1_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1228 'fadd' 'sum_9_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 1229 [4/5] (7.25ns)   --->   "%sum_9_1_2_1 = fadd i32 %select_ln2811_18, i32 %mul_1_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1229 'fadd' 'sum_9_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 1230 [3/5] (7.25ns)   --->   "%sum_9_1_2_1 = fadd i32 %select_ln2811_18, i32 %mul_1_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1230 'fadd' 'sum_9_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 1231 [2/5] (7.25ns)   --->   "%sum_9_1_2_1 = fadd i32 %select_ln2811_18, i32 %mul_1_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1231 'fadd' 'sum_9_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 1232 [1/5] (7.25ns)   --->   "%sum_9_1_2_1 = fadd i32 %select_ln2811_18, i32 %mul_1_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1232 'fadd' 'sum_9_1_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 0.69>
ST_108 : Operation 1233 [1/1] (0.69ns)   --->   "%sum_3_1_2_1 = select i1 %select_ln2795_13, i32 %select_ln2811_17, i32 %sum_9_1_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 1233 'select' 'sum_3_1_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 1234 [5/5] (7.25ns)   --->   "%sum_9_1_2_2 = fadd i32 %sum_3_1_2_1, i32 %mul_1_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1234 'fadd' 'sum_9_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 1235 [4/5] (7.25ns)   --->   "%sum_9_1_2_2 = fadd i32 %sum_3_1_2_1, i32 %mul_1_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1235 'fadd' 'sum_9_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 1236 [3/5] (7.25ns)   --->   "%sum_9_1_2_2 = fadd i32 %sum_3_1_2_1, i32 %mul_1_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1236 'fadd' 'sum_9_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 1237 [2/5] (7.25ns)   --->   "%sum_9_1_2_2 = fadd i32 %sum_3_1_2_1, i32 %mul_1_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1237 'fadd' 'sum_9_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 1238 [1/5] (7.25ns)   --->   "%sum_9_1_2_2 = fadd i32 %sum_3_1_2_1, i32 %mul_1_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1238 'fadd' 'sum_9_1_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 0.69>
ST_114 : Operation 1239 [1/1] (0.69ns)   --->   "%select_ln2811_19 = select i1 %or_ln2811_6, i32 %sum_3_1_2_1, i32 %sum_9_1_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1239 'select' 'select_ln2811_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 1240 [5/5] (7.25ns)   --->   "%sum_9_2 = fadd i32 %select_ln2811_19, i32 %mul_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1240 'fadd' 'sum_9_2' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 1241 [4/5] (7.25ns)   --->   "%sum_9_2 = fadd i32 %select_ln2811_19, i32 %mul_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1241 'fadd' 'sum_9_2' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 1242 [3/5] (7.25ns)   --->   "%sum_9_2 = fadd i32 %select_ln2811_19, i32 %mul_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1242 'fadd' 'sum_9_2' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 1243 [2/5] (7.25ns)   --->   "%sum_9_2 = fadd i32 %select_ln2811_19, i32 %mul_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1243 'fadd' 'sum_9_2' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 1244 [1/5] (7.25ns)   --->   "%sum_9_2 = fadd i32 %select_ln2811_19, i32 %mul_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1244 'fadd' 'sum_9_2' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 0.69>
ST_120 : Operation 1245 [1/1] (0.69ns)   --->   "%select_ln2811_20 = select i1 %tmp_6, i32 %select_ln2811_19, i32 %sum_9_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1245 'select' 'select_ln2811_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 1246 [5/5] (7.25ns)   --->   "%sum_9_2_0_1 = fadd i32 %select_ln2811_20, i32 %mul_2_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1246 'fadd' 'sum_9_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 1247 [4/5] (7.25ns)   --->   "%sum_9_2_0_1 = fadd i32 %select_ln2811_20, i32 %mul_2_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1247 'fadd' 'sum_9_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 1248 [3/5] (7.25ns)   --->   "%sum_9_2_0_1 = fadd i32 %select_ln2811_20, i32 %mul_2_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1248 'fadd' 'sum_9_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 1249 [2/5] (7.25ns)   --->   "%sum_9_2_0_1 = fadd i32 %select_ln2811_20, i32 %mul_2_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1249 'fadd' 'sum_9_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 1250 [1/5] (7.25ns)   --->   "%sum_9_2_0_1 = fadd i32 %select_ln2811_20, i32 %mul_2_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1250 'fadd' 'sum_9_2_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 0.69>
ST_126 : Operation 1251 [1/1] (0.69ns)   --->   "%select_ln2811_21 = select i1 %select_ln2795_24, i32 %select_ln2811_20, i32 %sum_9_2_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1251 'select' 'select_ln2811_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 1252 [5/5] (7.25ns)   --->   "%sum_9_2_0_2 = fadd i32 %select_ln2811_21, i32 %mul_2_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1252 'fadd' 'sum_9_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 1253 [4/5] (7.25ns)   --->   "%sum_9_2_0_2 = fadd i32 %select_ln2811_21, i32 %mul_2_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1253 'fadd' 'sum_9_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 1254 [3/5] (7.25ns)   --->   "%sum_9_2_0_2 = fadd i32 %select_ln2811_21, i32 %mul_2_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1254 'fadd' 'sum_9_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 1255 [2/5] (7.25ns)   --->   "%sum_9_2_0_2 = fadd i32 %select_ln2811_21, i32 %mul_2_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1255 'fadd' 'sum_9_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 1256 [1/5] (7.25ns)   --->   "%sum_9_2_0_2 = fadd i32 %select_ln2811_21, i32 %mul_2_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1256 'fadd' 'sum_9_2_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 0.69>
ST_132 : Operation 1257 [1/1] (0.69ns)   --->   "%select_ln2811_22 = select i1 %or_ln2811_4, i32 %select_ln2811_21, i32 %sum_9_2_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1257 'select' 'select_ln2811_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 1258 [5/5] (7.25ns)   --->   "%sum_9_2_1 = fadd i32 %select_ln2811_22, i32 %mul_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1258 'fadd' 'sum_9_2_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 1259 [4/5] (7.25ns)   --->   "%sum_9_2_1 = fadd i32 %select_ln2811_22, i32 %mul_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1259 'fadd' 'sum_9_2_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 1260 [3/5] (7.25ns)   --->   "%sum_9_2_1 = fadd i32 %select_ln2811_22, i32 %mul_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1260 'fadd' 'sum_9_2_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 1261 [2/5] (7.25ns)   --->   "%sum_9_2_1 = fadd i32 %select_ln2811_22, i32 %mul_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1261 'fadd' 'sum_9_2_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 1262 [1/5] (7.25ns)   --->   "%sum_9_2_1 = fadd i32 %select_ln2811_22, i32 %mul_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1262 'fadd' 'sum_9_2_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 0.69>
ST_138 : Operation 1263 [1/1] (0.69ns)   --->   "%select_ln2811_23 = select i1 %tmp_7, i32 %select_ln2811_22, i32 %sum_9_2_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1263 'select' 'select_ln2811_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 1264 [5/5] (7.25ns)   --->   "%sum_9_2_1_1 = fadd i32 %select_ln2811_23, i32 %mul_2_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1264 'fadd' 'sum_9_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1265 [4/5] (7.25ns)   --->   "%sum_9_2_1_1 = fadd i32 %select_ln2811_23, i32 %mul_2_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1265 'fadd' 'sum_9_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1266 [3/5] (7.25ns)   --->   "%sum_9_2_1_1 = fadd i32 %select_ln2811_23, i32 %mul_2_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1266 'fadd' 'sum_9_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1267 [2/5] (7.25ns)   --->   "%sum_9_2_1_1 = fadd i32 %select_ln2811_23, i32 %mul_2_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1267 'fadd' 'sum_9_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1268 [1/5] (7.25ns)   --->   "%sum_9_2_1_1 = fadd i32 %select_ln2811_23, i32 %mul_2_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1268 'fadd' 'sum_9_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1269 [5/5] (7.25ns)   --->   "%sum_9_2_1_2 = fadd i32 %sum_9_2_1_1, i32 %mul_2_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1269 'fadd' 'sum_9_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1270 [4/5] (7.25ns)   --->   "%sum_9_2_1_2 = fadd i32 %sum_9_2_1_1, i32 %mul_2_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1270 'fadd' 'sum_9_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1271 [3/5] (7.25ns)   --->   "%sum_9_2_1_2 = fadd i32 %sum_9_2_1_1, i32 %mul_2_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1271 'fadd' 'sum_9_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 1272 [2/5] (7.25ns)   --->   "%sum_9_2_1_2 = fadd i32 %sum_9_2_1_1, i32 %mul_2_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1272 'fadd' 'sum_9_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 1273 [1/5] (7.25ns)   --->   "%sum_9_2_1_2 = fadd i32 %sum_9_2_1_1, i32 %mul_2_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1273 'fadd' 'sum_9_2_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 0.69>
ST_149 : Operation 1274 [1/1] (0.69ns)   --->   "%select_ln2811_24 = select i1 %icmp_ln2811, i32 %sum_9_2_1_1, i32 %sum_9_2_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1274 'select' 'select_ln2811_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1275 [5/5] (7.25ns)   --->   "%sum_9_2_2 = fadd i32 %select_ln2811_24, i32 %mul_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1275 'fadd' 'sum_9_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1276 [4/5] (7.25ns)   --->   "%sum_9_2_2 = fadd i32 %select_ln2811_24, i32 %mul_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1276 'fadd' 'sum_9_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1277 [3/5] (7.25ns)   --->   "%sum_9_2_2 = fadd i32 %select_ln2811_24, i32 %mul_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1277 'fadd' 'sum_9_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1278 [2/5] (7.25ns)   --->   "%sum_9_2_2 = fadd i32 %select_ln2811_24, i32 %mul_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1278 'fadd' 'sum_9_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1279 [1/5] (7.25ns)   --->   "%sum_9_2_2 = fadd i32 %select_ln2811_24, i32 %mul_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1279 'fadd' 'sum_9_2_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 0.69>
ST_155 : Operation 1280 [1/1] (0.69ns)   --->   "%select_ln2811_25 = select i1 %or_ln2811_5, i32 %select_ln2811_24, i32 %sum_9_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1280 'select' 'select_ln2811_25' <Predicate = (!select_ln2795_13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1281 [5/5] (7.25ns)   --->   "%sum_9_2_2_1 = fadd i32 %select_ln2811_25, i32 %mul_2_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1281 'fadd' 'sum_9_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1282 [4/5] (7.25ns)   --->   "%sum_9_2_2_1 = fadd i32 %select_ln2811_25, i32 %mul_2_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1282 'fadd' 'sum_9_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1283 [3/5] (7.25ns)   --->   "%sum_9_2_2_1 = fadd i32 %select_ln2811_25, i32 %mul_2_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1283 'fadd' 'sum_9_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1284 [2/5] (7.25ns)   --->   "%sum_9_2_2_1 = fadd i32 %select_ln2811_25, i32 %mul_2_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1284 'fadd' 'sum_9_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1285 [1/5] (7.25ns)   --->   "%sum_9_2_2_1 = fadd i32 %select_ln2811_25, i32 %mul_2_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1285 'fadd' 'sum_9_2_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 0.69>
ST_161 : Operation 1286 [1/1] (0.69ns)   --->   "%sum_3_2_2_1 = select i1 %select_ln2795_13, i32 %select_ln2811_24, i32 %sum_9_2_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 1286 'select' 'sum_3_2_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 1287 [5/5] (7.25ns)   --->   "%sum_9_2_2_2 = fadd i32 %sum_3_2_2_1, i32 %mul_2_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1287 'fadd' 'sum_9_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1288 [4/5] (7.25ns)   --->   "%sum_9_2_2_2 = fadd i32 %sum_3_2_2_1, i32 %mul_2_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1288 'fadd' 'sum_9_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1289 [3/5] (7.25ns)   --->   "%sum_9_2_2_2 = fadd i32 %sum_3_2_2_1, i32 %mul_2_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1289 'fadd' 'sum_9_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 1290 [2/5] (7.25ns)   --->   "%sum_9_2_2_2 = fadd i32 %sum_3_2_2_1, i32 %mul_2_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1290 'fadd' 'sum_9_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 1291 [1/5] (7.25ns)   --->   "%sum_9_2_2_2 = fadd i32 %sum_3_2_2_1, i32 %mul_2_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1291 'fadd' 'sum_9_2_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 0.69>
ST_167 : Operation 1292 [1/1] (0.69ns)   --->   "%select_ln2811_26 = select i1 %or_ln2811_6, i32 %sum_3_2_2_1, i32 %sum_9_2_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1292 'select' 'select_ln2811_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1293 [5/5] (7.25ns)   --->   "%sum_9_3 = fadd i32 %select_ln2811_26, i32 %mul_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1293 'fadd' 'sum_9_3' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1294 [4/5] (7.25ns)   --->   "%sum_9_3 = fadd i32 %select_ln2811_26, i32 %mul_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1294 'fadd' 'sum_9_3' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1295 [3/5] (7.25ns)   --->   "%sum_9_3 = fadd i32 %select_ln2811_26, i32 %mul_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1295 'fadd' 'sum_9_3' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1296 [2/5] (7.25ns)   --->   "%sum_9_3 = fadd i32 %select_ln2811_26, i32 %mul_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1296 'fadd' 'sum_9_3' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1297 [1/5] (7.25ns)   --->   "%sum_9_3 = fadd i32 %select_ln2811_26, i32 %mul_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1297 'fadd' 'sum_9_3' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 0.69>
ST_173 : Operation 1298 [1/1] (0.69ns)   --->   "%select_ln2811_27 = select i1 %tmp_6, i32 %select_ln2811_26, i32 %sum_9_3" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1298 'select' 'select_ln2811_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 1299 [5/5] (7.25ns)   --->   "%sum_9_3_0_1 = fadd i32 %select_ln2811_27, i32 %mul_3_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1299 'fadd' 'sum_9_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 1300 [4/5] (7.25ns)   --->   "%sum_9_3_0_1 = fadd i32 %select_ln2811_27, i32 %mul_3_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1300 'fadd' 'sum_9_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 1301 [3/5] (7.25ns)   --->   "%sum_9_3_0_1 = fadd i32 %select_ln2811_27, i32 %mul_3_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1301 'fadd' 'sum_9_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 1302 [2/5] (7.25ns)   --->   "%sum_9_3_0_1 = fadd i32 %select_ln2811_27, i32 %mul_3_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1302 'fadd' 'sum_9_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 1303 [1/5] (7.25ns)   --->   "%sum_9_3_0_1 = fadd i32 %select_ln2811_27, i32 %mul_3_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1303 'fadd' 'sum_9_3_0_1' <Predicate = (!select_ln2795_24)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 0.69>
ST_179 : Operation 1304 [1/1] (0.69ns)   --->   "%select_ln2811_28 = select i1 %select_ln2795_24, i32 %select_ln2811_27, i32 %sum_9_3_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1304 'select' 'select_ln2811_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1305 [5/5] (7.25ns)   --->   "%sum_9_3_0_2 = fadd i32 %select_ln2811_28, i32 %mul_3_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1305 'fadd' 'sum_9_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1306 [4/5] (7.25ns)   --->   "%sum_9_3_0_2 = fadd i32 %select_ln2811_28, i32 %mul_3_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1306 'fadd' 'sum_9_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1307 [3/5] (7.25ns)   --->   "%sum_9_3_0_2 = fadd i32 %select_ln2811_28, i32 %mul_3_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1307 'fadd' 'sum_9_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1308 [2/5] (7.25ns)   --->   "%sum_9_3_0_2 = fadd i32 %select_ln2811_28, i32 %mul_3_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1308 'fadd' 'sum_9_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1309 [1/5] (7.25ns)   --->   "%sum_9_3_0_2 = fadd i32 %select_ln2811_28, i32 %mul_3_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1309 'fadd' 'sum_9_3_0_2' <Predicate = (!or_ln2811_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 0.69>
ST_185 : Operation 1310 [1/1] (0.69ns)   --->   "%select_ln2811_29 = select i1 %or_ln2811_4, i32 %select_ln2811_28, i32 %sum_9_3_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1310 'select' 'select_ln2811_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1311 [5/5] (7.25ns)   --->   "%sum_9_3_1 = fadd i32 %select_ln2811_29, i32 %mul_3_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1311 'fadd' 'sum_9_3_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1312 [4/5] (7.25ns)   --->   "%sum_9_3_1 = fadd i32 %select_ln2811_29, i32 %mul_3_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1312 'fadd' 'sum_9_3_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1313 [3/5] (7.25ns)   --->   "%sum_9_3_1 = fadd i32 %select_ln2811_29, i32 %mul_3_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1313 'fadd' 'sum_9_3_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 1314 [2/5] (7.25ns)   --->   "%sum_9_3_1 = fadd i32 %select_ln2811_29, i32 %mul_3_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1314 'fadd' 'sum_9_3_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 1315 [1/5] (7.25ns)   --->   "%sum_9_3_1 = fadd i32 %select_ln2811_29, i32 %mul_3_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1315 'fadd' 'sum_9_3_1' <Predicate = (!tmp_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 0.69>
ST_191 : Operation 1316 [1/1] (0.69ns)   --->   "%select_ln2811_30 = select i1 %tmp_7, i32 %select_ln2811_29, i32 %sum_9_3_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1316 'select' 'select_ln2811_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 192 <SV = 191> <Delay = 0.00>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 1317 [5/5] (7.25ns)   --->   "%sum_9_3_1_1 = fadd i32 %select_ln2811_30, i32 %mul_3_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1317 'fadd' 'sum_9_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 1318 [4/5] (7.25ns)   --->   "%sum_9_3_1_1 = fadd i32 %select_ln2811_30, i32 %mul_3_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1318 'fadd' 'sum_9_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 1319 [3/5] (7.25ns)   --->   "%sum_9_3_1_1 = fadd i32 %select_ln2811_30, i32 %mul_3_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1319 'fadd' 'sum_9_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 1320 [2/5] (7.25ns)   --->   "%sum_9_3_1_1 = fadd i32 %select_ln2811_30, i32 %mul_3_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1320 'fadd' 'sum_9_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 1321 [1/5] (7.25ns)   --->   "%sum_9_3_1_1 = fadd i32 %select_ln2811_30, i32 %mul_3_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1321 'fadd' 'sum_9_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 0.00>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 1322 [5/5] (7.25ns)   --->   "%sum_9_3_1_2 = fadd i32 %sum_9_3_1_1, i32 %mul_3_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1322 'fadd' 'sum_9_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 1323 [4/5] (7.25ns)   --->   "%sum_9_3_1_2 = fadd i32 %sum_9_3_1_1, i32 %mul_3_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1323 'fadd' 'sum_9_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 1324 [3/5] (7.25ns)   --->   "%sum_9_3_1_2 = fadd i32 %sum_9_3_1_1, i32 %mul_3_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1324 'fadd' 'sum_9_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 1325 [2/5] (7.25ns)   --->   "%sum_9_3_1_2 = fadd i32 %sum_9_3_1_1, i32 %mul_3_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1325 'fadd' 'sum_9_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 1326 [1/5] (7.25ns)   --->   "%sum_9_3_1_2 = fadd i32 %sum_9_3_1_1, i32 %mul_3_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1326 'fadd' 'sum_9_3_1_2' <Predicate = (!icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 0.69>
ST_204 : Operation 1327 [1/1] (0.69ns)   --->   "%select_ln2811_31 = select i1 %icmp_ln2811, i32 %sum_9_3_1_1, i32 %sum_9_3_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1327 'select' 'select_ln2811_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 1328 [5/5] (7.25ns)   --->   "%sum_9_3_2 = fadd i32 %select_ln2811_31, i32 %mul_3_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1328 'fadd' 'sum_9_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 1329 [4/5] (7.25ns)   --->   "%sum_9_3_2 = fadd i32 %select_ln2811_31, i32 %mul_3_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1329 'fadd' 'sum_9_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 1330 [3/5] (7.25ns)   --->   "%sum_9_3_2 = fadd i32 %select_ln2811_31, i32 %mul_3_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1330 'fadd' 'sum_9_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 1331 [2/5] (7.25ns)   --->   "%sum_9_3_2 = fadd i32 %select_ln2811_31, i32 %mul_3_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1331 'fadd' 'sum_9_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 1332 [1/5] (7.25ns)   --->   "%sum_9_3_2 = fadd i32 %select_ln2811_31, i32 %mul_3_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1332 'fadd' 'sum_9_3_2' <Predicate = (!select_ln2795_13 & !or_ln2811_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 0.69>
ST_210 : Operation 1333 [1/1] (0.69ns)   --->   "%select_ln2811_32 = select i1 %or_ln2811_5, i32 %select_ln2811_31, i32 %sum_9_3_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1333 'select' 'select_ln2811_32' <Predicate = (!select_ln2795_13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 1334 [5/5] (7.25ns)   --->   "%sum_9_3_2_1 = fadd i32 %select_ln2811_32, i32 %mul_3_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1334 'fadd' 'sum_9_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 1335 [4/5] (7.25ns)   --->   "%sum_9_3_2_1 = fadd i32 %select_ln2811_32, i32 %mul_3_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1335 'fadd' 'sum_9_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 1336 [3/5] (7.25ns)   --->   "%sum_9_3_2_1 = fadd i32 %select_ln2811_32, i32 %mul_3_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1336 'fadd' 'sum_9_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.25>
ST_214 : Operation 1337 [2/5] (7.25ns)   --->   "%sum_9_3_2_1 = fadd i32 %select_ln2811_32, i32 %mul_3_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1337 'fadd' 'sum_9_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 1338 [1/5] (7.25ns)   --->   "%sum_9_3_2_1 = fadd i32 %select_ln2811_32, i32 %mul_3_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1338 'fadd' 'sum_9_3_2_1' <Predicate = (!select_ln2795_13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 0.69>
ST_216 : Operation 1339 [1/1] (0.69ns)   --->   "%sum_3_3_2_1 = select i1 %select_ln2795_13, i32 %select_ln2811_31, i32 %sum_9_3_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 1339 'select' 'sum_3_3_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 217 <SV = 216> <Delay = 0.00>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 1340 [5/5] (7.25ns)   --->   "%sum_9_3_2_2 = fadd i32 %sum_3_3_2_1, i32 %mul_3_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1340 'fadd' 'sum_9_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 1341 [4/5] (7.25ns)   --->   "%sum_9_3_2_2 = fadd i32 %sum_3_3_2_1, i32 %mul_3_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1341 'fadd' 'sum_9_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln2793 = zext i4 %select_ln2793_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 1342 'zext' 'zext_ln2793' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1343 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr i32 %bias1, i64 0, i64 %zext_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 1343 'getelementptr' 'bias1_addr' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1344 [2/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 1344 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_220 : Operation 1345 [3/5] (7.25ns)   --->   "%sum_9_3_2_2 = fadd i32 %sum_3_3_2_1, i32 %mul_3_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1345 'fadd' 'sum_9_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 1346 [1/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 1346 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_221 : Operation 1347 [2/5] (7.25ns)   --->   "%sum_9_3_2_2 = fadd i32 %sum_3_3_2_1, i32 %mul_3_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1347 'fadd' 'sum_9_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 1348 [1/5] (7.25ns)   --->   "%sum_9_3_2_2 = fadd i32 %sum_3_3_2_1, i32 %mul_3_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 1348 'fadd' 'sum_9_3_2_2' <Predicate = (!or_ln2811_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 0.69>
ST_223 : Operation 1349 [1/1] (0.69ns)   --->   "%select_ln2811_33 = select i1 %or_ln2811_6, i32 %sum_3_3_2_1, i32 %sum_9_3_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 1349 'select' 'select_ln2811_33' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 1350 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_33, i32 %bias1_load" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 1350 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 1351 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_33, i32 %bias1_load" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 1351 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.25>
ST_226 : Operation 1352 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_33, i32 %bias1_load" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 1352 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1365 [1/1] (0.00ns)   --->   "%ret_ln2831 = ret" [cnnlite_ip/src/cnn.c:2831]   --->   Operation 1365 'ret' 'ret_ln2831' <Predicate = (icmp_ln2793)> <Delay = 0.00>

State 227 <SV = 226> <Delay = 7.25>
ST_227 : Operation 1353 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_33, i32 %bias1_load" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 1353 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.25>
ST_228 : Operation 1354 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_33, i32 %bias1_load" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 1354 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 3.25>
ST_229 : Operation 1355 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_str"   --->   Operation 1355 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1356 [1/1] (0.00ns)   --->   "%empty_154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1568, i64 1568, i64 1568"   --->   Operation 1356 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1357 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1357 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1358 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_str"   --->   Operation 1358 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1360 [1/1] (0.00ns)   --->   "%specloopname_ln2797 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 1360 'specloopname' 'specloopname_ln2797' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln2827 = zext i11 %add_ln2827" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 1361 'zext' 'zext_ln2827' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1362 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln2827" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 1362 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1363 [1/1] (3.25ns)   --->   "%store_ln2827 = store i32 %sum, i11 %y_addr" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 1363 'store' 'store_ln2827' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_229 : Operation 1364 [1/1] (0.00ns)   --->   "%br_ln2797 = br void %VITIS_LOOP_2801_4" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 1364 'br' 'br_ln2797' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.19ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', cnnlite_ip/src/cnn.c:2795) on local variable 'indvar_flatten' [178]  (0 ns)
	'icmp' operation ('icmp_ln2795', cnnlite_ip/src/cnn.c:2795) [182]  (1.55 ns)
	'select' operation ('select_ln2793', cnnlite_ip/src/cnn.c:2793) [183]  (1.02 ns)
	'add' operation ('p_dup7', cnnlite_ip/src/cnn.c:2793) [438]  (1.74 ns)
	'sub' operation ('p_mid135', cnnlite_ip/src/cnn.c:2793) [463]  (1.92 ns)
	'select' operation ('select_ln2795_12', cnnlite_ip/src/cnn.c:2795) [464]  (0.968 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'shl' operation ('empty_87') [25]  (0 ns)
	'sub' operation ('empty_88') [27]  (1.87 ns)
	'add' operation ('empty_128', cnnlite_ip/src/cnn.c:2795) [103]  (1.92 ns)
	'sub' operation ('empty_130', cnnlite_ip/src/cnn.c:2795) [108]  (1.64 ns)
	'select' operation ('select_ln2793_15', cnnlite_ip/src/cnn.c:2793) [418]  (0 ns)
	'select' operation ('select_ln2795_9', cnnlite_ip/src/cnn.c:2795) [451]  (0 ns)
	'add' operation ('add_ln2827', cnnlite_ip/src/cnn.c:2827) [799]  (1.64 ns)

 <State 3>: 6.58ns
The critical path consists of the following:
	'or' operation ('empty_118') [81]  (0 ns)
	'sub' operation ('empty_119') [85]  (1.87 ns)
	'add' operation ('empty_122') [90]  (1.92 ns)
	'sub' operation ('empty_124') [94]  (1.82 ns)
	'select' operation ('select_ln2793_6', cnnlite_ip/src/cnn.c:2793) [279]  (0.968 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_0_1', cnnlite_ip/src/cnn.c:2819) [573]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [546]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [546]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [546]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [546]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnnlite_ip/src/cnn.c:2819) [547]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnnlite_ip/src/cnn.c:2819) [547]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnnlite_ip/src/cnn.c:2819) [547]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnnlite_ip/src/cnn.c:2819) [547]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnnlite_ip/src/cnn.c:2819) [547]  (7.26 ns)

 <State 14>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811', cnnlite_ip/src/cnn.c:2811) [548]  (0.698 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnnlite_ip/src/cnn.c:2819) [554]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnnlite_ip/src/cnn.c:2819) [554]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnnlite_ip/src/cnn.c:2819) [554]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnnlite_ip/src/cnn.c:2819) [554]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnnlite_ip/src/cnn.c:2819) [554]  (7.26 ns)

 <State 20>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_7', cnnlite_ip/src/cnn.c:2811) [555]  (0.698 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnnlite_ip/src/cnn.c:2819) [566]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnnlite_ip/src/cnn.c:2819) [566]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnnlite_ip/src/cnn.c:2819) [566]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnnlite_ip/src/cnn.c:2819) [566]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnnlite_ip/src/cnn.c:2819) [566]  (7.26 ns)

 <State 26>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_8', cnnlite_ip/src/cnn.c:2811) [567]  (0.698 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnnlite_ip/src/cnn.c:2819) [574]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnnlite_ip/src/cnn.c:2819) [574]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnnlite_ip/src/cnn.c:2819) [574]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnnlite_ip/src/cnn.c:2819) [574]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnnlite_ip/src/cnn.c:2819) [574]  (7.26 ns)

 <State 32>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_9', cnnlite_ip/src/cnn.c:2811) [575]  (0.698 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnnlite_ip/src/cnn.c:2819) [581]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnnlite_ip/src/cnn.c:2819) [581]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnnlite_ip/src/cnn.c:2819) [581]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnnlite_ip/src/cnn.c:2819) [581]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnnlite_ip/src/cnn.c:2819) [581]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnnlite_ip/src/cnn.c:2819) [587]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnnlite_ip/src/cnn.c:2819) [587]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnnlite_ip/src/cnn.c:2819) [587]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnnlite_ip/src/cnn.c:2819) [587]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnnlite_ip/src/cnn.c:2819) [587]  (7.26 ns)

 <State 43>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_10', cnnlite_ip/src/cnn.c:2811) [588]  (0.698 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnnlite_ip/src/cnn.c:2819) [595]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnnlite_ip/src/cnn.c:2819) [595]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnnlite_ip/src/cnn.c:2819) [595]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnnlite_ip/src/cnn.c:2819) [595]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnnlite_ip/src/cnn.c:2819) [595]  (7.26 ns)

 <State 49>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_11', cnnlite_ip/src/cnn.c:2811) [596]  (0.698 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnnlite_ip/src/cnn.c:2819) [602]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnnlite_ip/src/cnn.c:2819) [602]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnnlite_ip/src/cnn.c:2819) [602]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnnlite_ip/src/cnn.c:2819) [602]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnnlite_ip/src/cnn.c:2819) [602]  (7.26 ns)

 <State 55>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_3_0_2_1', cnnlite_ip/src/cnn.c:2795) [603]  (0.698 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnnlite_ip/src/cnn.c:2819) [610]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnnlite_ip/src/cnn.c:2819) [610]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnnlite_ip/src/cnn.c:2819) [610]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnnlite_ip/src/cnn.c:2819) [610]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnnlite_ip/src/cnn.c:2819) [610]  (7.26 ns)

 <State 61>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_12', cnnlite_ip/src/cnn.c:2811) [611]  (0.698 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', cnnlite_ip/src/cnn.c:2819) [617]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', cnnlite_ip/src/cnn.c:2819) [617]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', cnnlite_ip/src/cnn.c:2819) [617]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', cnnlite_ip/src/cnn.c:2819) [617]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', cnnlite_ip/src/cnn.c:2819) [617]  (7.26 ns)

 <State 67>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_13', cnnlite_ip/src/cnn.c:2811) [618]  (0.698 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_1', cnnlite_ip/src/cnn.c:2819) [624]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_1', cnnlite_ip/src/cnn.c:2819) [624]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_1', cnnlite_ip/src/cnn.c:2819) [624]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_1', cnnlite_ip/src/cnn.c:2819) [624]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_1', cnnlite_ip/src/cnn.c:2819) [624]  (7.26 ns)

 <State 73>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_14', cnnlite_ip/src/cnn.c:2811) [625]  (0.698 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_2', cnnlite_ip/src/cnn.c:2819) [631]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_2', cnnlite_ip/src/cnn.c:2819) [631]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_2', cnnlite_ip/src/cnn.c:2819) [631]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_2', cnnlite_ip/src/cnn.c:2819) [631]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_0_2', cnnlite_ip/src/cnn.c:2819) [631]  (7.26 ns)

 <State 79>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_15', cnnlite_ip/src/cnn.c:2811) [632]  (0.698 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1', cnnlite_ip/src/cnn.c:2819) [638]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1', cnnlite_ip/src/cnn.c:2819) [638]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1', cnnlite_ip/src/cnn.c:2819) [638]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1', cnnlite_ip/src/cnn.c:2819) [638]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1', cnnlite_ip/src/cnn.c:2819) [638]  (7.26 ns)

 <State 85>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_16', cnnlite_ip/src/cnn.c:2811) [639]  (0.698 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_1', cnnlite_ip/src/cnn.c:2819) [645]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_1', cnnlite_ip/src/cnn.c:2819) [645]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_1', cnnlite_ip/src/cnn.c:2819) [645]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_1', cnnlite_ip/src/cnn.c:2819) [645]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_1', cnnlite_ip/src/cnn.c:2819) [645]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_2', cnnlite_ip/src/cnn.c:2819) [651]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_2', cnnlite_ip/src/cnn.c:2819) [651]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_2', cnnlite_ip/src/cnn.c:2819) [651]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_2', cnnlite_ip/src/cnn.c:2819) [651]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_1_2', cnnlite_ip/src/cnn.c:2819) [651]  (7.26 ns)

 <State 96>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_17', cnnlite_ip/src/cnn.c:2811) [652]  (0.698 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2', cnnlite_ip/src/cnn.c:2819) [658]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2', cnnlite_ip/src/cnn.c:2819) [658]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2', cnnlite_ip/src/cnn.c:2819) [658]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2', cnnlite_ip/src/cnn.c:2819) [658]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2', cnnlite_ip/src/cnn.c:2819) [658]  (7.26 ns)

 <State 102>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_18', cnnlite_ip/src/cnn.c:2811) [659]  (0.698 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_1', cnnlite_ip/src/cnn.c:2819) [665]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_1', cnnlite_ip/src/cnn.c:2819) [665]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_1', cnnlite_ip/src/cnn.c:2819) [665]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_1', cnnlite_ip/src/cnn.c:2819) [665]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_1', cnnlite_ip/src/cnn.c:2819) [665]  (7.26 ns)

 <State 108>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_3_1_2_1', cnnlite_ip/src/cnn.c:2795) [666]  (0.698 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_2', cnnlite_ip/src/cnn.c:2819) [672]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_2', cnnlite_ip/src/cnn.c:2819) [672]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_2', cnnlite_ip/src/cnn.c:2819) [672]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_2', cnnlite_ip/src/cnn.c:2819) [672]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1_2_2', cnnlite_ip/src/cnn.c:2819) [672]  (7.26 ns)

 <State 114>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_19', cnnlite_ip/src/cnn.c:2811) [673]  (0.698 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', cnnlite_ip/src/cnn.c:2819) [679]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', cnnlite_ip/src/cnn.c:2819) [679]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', cnnlite_ip/src/cnn.c:2819) [679]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', cnnlite_ip/src/cnn.c:2819) [679]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', cnnlite_ip/src/cnn.c:2819) [679]  (7.26 ns)

 <State 120>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_20', cnnlite_ip/src/cnn.c:2811) [680]  (0.698 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_1', cnnlite_ip/src/cnn.c:2819) [686]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_1', cnnlite_ip/src/cnn.c:2819) [686]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_1', cnnlite_ip/src/cnn.c:2819) [686]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_1', cnnlite_ip/src/cnn.c:2819) [686]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_1', cnnlite_ip/src/cnn.c:2819) [686]  (7.26 ns)

 <State 126>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_21', cnnlite_ip/src/cnn.c:2811) [687]  (0.698 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_2', cnnlite_ip/src/cnn.c:2819) [693]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_2', cnnlite_ip/src/cnn.c:2819) [693]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_2', cnnlite_ip/src/cnn.c:2819) [693]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_2', cnnlite_ip/src/cnn.c:2819) [693]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_0_2', cnnlite_ip/src/cnn.c:2819) [693]  (7.26 ns)

 <State 132>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_22', cnnlite_ip/src/cnn.c:2811) [694]  (0.698 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1', cnnlite_ip/src/cnn.c:2819) [700]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1', cnnlite_ip/src/cnn.c:2819) [700]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1', cnnlite_ip/src/cnn.c:2819) [700]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1', cnnlite_ip/src/cnn.c:2819) [700]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1', cnnlite_ip/src/cnn.c:2819) [700]  (7.26 ns)

 <State 138>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_23', cnnlite_ip/src/cnn.c:2811) [701]  (0.698 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_1', cnnlite_ip/src/cnn.c:2819) [707]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_1', cnnlite_ip/src/cnn.c:2819) [707]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_1', cnnlite_ip/src/cnn.c:2819) [707]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_1', cnnlite_ip/src/cnn.c:2819) [707]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_1', cnnlite_ip/src/cnn.c:2819) [707]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_2', cnnlite_ip/src/cnn.c:2819) [713]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_2', cnnlite_ip/src/cnn.c:2819) [713]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_2', cnnlite_ip/src/cnn.c:2819) [713]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_2', cnnlite_ip/src/cnn.c:2819) [713]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_1_2', cnnlite_ip/src/cnn.c:2819) [713]  (7.26 ns)

 <State 149>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_24', cnnlite_ip/src/cnn.c:2811) [714]  (0.698 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2', cnnlite_ip/src/cnn.c:2819) [720]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2', cnnlite_ip/src/cnn.c:2819) [720]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2', cnnlite_ip/src/cnn.c:2819) [720]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2', cnnlite_ip/src/cnn.c:2819) [720]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2', cnnlite_ip/src/cnn.c:2819) [720]  (7.26 ns)

 <State 155>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_25', cnnlite_ip/src/cnn.c:2811) [721]  (0.698 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_1', cnnlite_ip/src/cnn.c:2819) [727]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_1', cnnlite_ip/src/cnn.c:2819) [727]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_1', cnnlite_ip/src/cnn.c:2819) [727]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_1', cnnlite_ip/src/cnn.c:2819) [727]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_1', cnnlite_ip/src/cnn.c:2819) [727]  (7.26 ns)

 <State 161>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_3_2_2_1', cnnlite_ip/src/cnn.c:2795) [728]  (0.698 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_2', cnnlite_ip/src/cnn.c:2819) [734]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_2', cnnlite_ip/src/cnn.c:2819) [734]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_2', cnnlite_ip/src/cnn.c:2819) [734]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_2', cnnlite_ip/src/cnn.c:2819) [734]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2_2_2', cnnlite_ip/src/cnn.c:2819) [734]  (7.26 ns)

 <State 167>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_26', cnnlite_ip/src/cnn.c:2811) [735]  (0.698 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', cnnlite_ip/src/cnn.c:2819) [741]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', cnnlite_ip/src/cnn.c:2819) [741]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', cnnlite_ip/src/cnn.c:2819) [741]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', cnnlite_ip/src/cnn.c:2819) [741]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', cnnlite_ip/src/cnn.c:2819) [741]  (7.26 ns)

 <State 173>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_27', cnnlite_ip/src/cnn.c:2811) [742]  (0.698 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_1', cnnlite_ip/src/cnn.c:2819) [748]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_1', cnnlite_ip/src/cnn.c:2819) [748]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_1', cnnlite_ip/src/cnn.c:2819) [748]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_1', cnnlite_ip/src/cnn.c:2819) [748]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_1', cnnlite_ip/src/cnn.c:2819) [748]  (7.26 ns)

 <State 179>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_28', cnnlite_ip/src/cnn.c:2811) [749]  (0.698 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_2', cnnlite_ip/src/cnn.c:2819) [755]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_2', cnnlite_ip/src/cnn.c:2819) [755]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_2', cnnlite_ip/src/cnn.c:2819) [755]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_2', cnnlite_ip/src/cnn.c:2819) [755]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_0_2', cnnlite_ip/src/cnn.c:2819) [755]  (7.26 ns)

 <State 185>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_29', cnnlite_ip/src/cnn.c:2811) [756]  (0.698 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1', cnnlite_ip/src/cnn.c:2819) [762]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1', cnnlite_ip/src/cnn.c:2819) [762]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1', cnnlite_ip/src/cnn.c:2819) [762]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1', cnnlite_ip/src/cnn.c:2819) [762]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1', cnnlite_ip/src/cnn.c:2819) [762]  (7.26 ns)

 <State 191>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_30', cnnlite_ip/src/cnn.c:2811) [763]  (0.698 ns)

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_1', cnnlite_ip/src/cnn.c:2819) [769]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_1', cnnlite_ip/src/cnn.c:2819) [769]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_1', cnnlite_ip/src/cnn.c:2819) [769]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_1', cnnlite_ip/src/cnn.c:2819) [769]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_1', cnnlite_ip/src/cnn.c:2819) [769]  (7.26 ns)

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_2', cnnlite_ip/src/cnn.c:2819) [775]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_2', cnnlite_ip/src/cnn.c:2819) [775]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_2', cnnlite_ip/src/cnn.c:2819) [775]  (7.26 ns)

 <State 202>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_2', cnnlite_ip/src/cnn.c:2819) [775]  (7.26 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_1_2', cnnlite_ip/src/cnn.c:2819) [775]  (7.26 ns)

 <State 204>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_31', cnnlite_ip/src/cnn.c:2811) [776]  (0.698 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2', cnnlite_ip/src/cnn.c:2819) [782]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2', cnnlite_ip/src/cnn.c:2819) [782]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2', cnnlite_ip/src/cnn.c:2819) [782]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2', cnnlite_ip/src/cnn.c:2819) [782]  (7.26 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2', cnnlite_ip/src/cnn.c:2819) [782]  (7.26 ns)

 <State 210>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_32', cnnlite_ip/src/cnn.c:2811) [783]  (0.698 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_1', cnnlite_ip/src/cnn.c:2819) [789]  (7.26 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_1', cnnlite_ip/src/cnn.c:2819) [789]  (7.26 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_1', cnnlite_ip/src/cnn.c:2819) [789]  (7.26 ns)

 <State 214>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_1', cnnlite_ip/src/cnn.c:2819) [789]  (7.26 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_1', cnnlite_ip/src/cnn.c:2819) [789]  (7.26 ns)

 <State 216>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_3_3_2_1', cnnlite_ip/src/cnn.c:2795) [790]  (0.698 ns)

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_2', cnnlite_ip/src/cnn.c:2819) [796]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_2', cnnlite_ip/src/cnn.c:2819) [796]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_2', cnnlite_ip/src/cnn.c:2819) [796]  (7.26 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_2', cnnlite_ip/src/cnn.c:2819) [796]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3_2_2', cnnlite_ip/src/cnn.c:2819) [796]  (7.26 ns)

 <State 223>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_33', cnnlite_ip/src/cnn.c:2811) [797]  (0.698 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [798]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [798]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [798]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [798]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [798]  (7.26 ns)

 <State 229>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnnlite_ip/src/cnn.c:2827) [801]  (0 ns)
	'store' operation ('store_ln2827', cnnlite_ip/src/cnn.c:2827) of variable 'sum', cnnlite_ip/src/cnn.c:2825 on array 'y' [802]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
