<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L194'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMSubtarget.cpp - ARM Subtarget Information ----------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the ARM specific subclass of TargetSubtargetInfo.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARM.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMCallLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMLegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMRegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Thumb1FrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Thumb1InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Thumb2InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Twine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/InstructionSelect.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/GlobalValue.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAsmInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCTargetOptions.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CodeGen.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetOptions.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/ARMTargetParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/Triple.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;arm-subtarget&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_CTOR</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenSubtargetInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>UseFusedMulOps(&quot;arm-use-mulops&quot;,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               cl::init(true), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum ITMode {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DefaultIT,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RestrictedIT</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;ITMode&gt;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IT(cl::desc(&quot;IT block support&quot;), cl::Hidden, cl::init(DefaultIT),</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       cl::values(clEnumValN(DefaultIT, &quot;arm-default-it&quot;,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             &quot;Generate any type of IT block&quot;),</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  clEnumValN(RestrictedIT, &quot;arm-restrict-it&quot;,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             &quot;Disallow complex IT blocks&quot;)));</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// ForceFastISel - Use the fast-isel, even for subtargets where it is not</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// currently supported (for testing only).</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ForceFastISel(&quot;arm-force-fast-isel&quot;,</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               cl::init(false), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableSubRegLiveness(&quot;arm-enable-subreg-liveness&quot;,</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          cl::init(false), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// initializeSubtargetDependencies - Initializes using a CPU and feature string</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// so that we can use initializer lists for subtarget initialization.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ARMSubtarget &amp;ARMSubtarget::initializeSubtargetDependencies(StringRef CPU,</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>                                                            StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  initializeEnvironment();</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  initSubtargetFeatures(CPU, FS);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  return *this;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ARMFrameLowering *ARMSubtarget::initializeFrameLowering(StringRef CPU,</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>                                                        StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  ARMSubtarget &amp;STI = initializeSubtargetDependencies(CPU, FS);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (STI.isThumb1Only())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>827</span>, <span class='None'>False</span>: <span class='covered-line'>7.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>    return (ARMFrameLowering *)new Thumb1FrameLowering(STI);</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>  return new ARMFrameLowering(STI);</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ARMSubtarget::ARMSubtarget(const Triple &amp;TT, const std::string &amp;CPU,</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const std::string &amp;FS,</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const ARMBaseTargetMachine &amp;TM, bool IsLittle,</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           bool MinSize)</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    : ARMGenSubtargetInfo(TT, CPU, /*TuneCPU*/ CPU, FS),</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      UseMulOps(UseFusedMulOps), CPUString(CPU), OptMinSize(MinSize),</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      IsLittle(IsLittle), TargetTriple(TT), Options(TM.Options), TM(TM),</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      FrameLowering(initializeFrameLowering(CPU, FS)),</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // At this point initializeSubtargetDependencies has been called so</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we can query directly.</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      InstrInfo(isThumb1Only()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>827</span>, <span class='None'>False</span>: <span class='covered-line'>7.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>                    ? <div class='tooltip'>(ARMBaseInstrInfo *)new Thumb1InstrInfo(*this)<span class='tooltip-content'>827</span></div></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>                    : <div class='tooltip'>!isThumb()<span class='tooltip-content'>7.44k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.81k</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>                          ? <div class='tooltip'>(ARMBaseInstrInfo *)new ARMInstrInfo(*this)<span class='tooltip-content'>3.81k</span></div></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>                          : <div class='tooltip'>(ARMBaseInstrInfo *)new Thumb2InstrInfo(*this)<span class='tooltip-content'>3.63k</span></div>),</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      TLInfo(TM, *this) {</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  CallLoweringInfo.reset(new ARMCallLowering(*getTargetLowering()));</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  Legalizer.reset(new ARMLegalizerInfo(*this));</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  auto *RBI = new ARMRegisterBankInfo(*getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: At this point, we can&apos;t rely on Subtarget having RBI.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It&apos;s awkward to mix passing RBI and the Subtarget; should we pass</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TII/TRI as well?</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  InstSelector.reset(createARMInstructionSelector(</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      *static_cast&lt;const ARMBaseTargetMachine *&gt;(&amp;TM), *this, *RBI));</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  RegBankInfo.reset(RBI);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>904</pre></td><td class='code'><pre>const CallLowering *ARMSubtarget::getCallLowering() const {</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>904</pre></td><td class='code'><pre>  return CallLoweringInfo.get();</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>904</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>696</pre></td><td class='code'><pre>InstructionSelector *ARMSubtarget::getInstructionSelector() const {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>696</pre></td><td class='code'><pre>  return InstSelector.get();</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>696</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>const LegalizerInfo *ARMSubtarget::getLegalizerInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>  return Legalizer.get();</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>881k</pre></td><td class='code'><pre>const RegisterBankInfo *ARMSubtarget::getRegBankInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>881k</pre></td><td class='code'><pre>  return RegBankInfo.get();</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>881k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>bool ARMSubtarget::isXRaySupported() const {</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t currently suppport Thumb, but Windows requires Thumb.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return hasV6Ops() &amp;&amp; hasARMOps() &amp;&amp; !isTargetWindows();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:10</span></a></span>) to (<span class='line-number'><a href='#L141'><span>141:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (141:10)
     Condition C2 --> (141:24)
     Condition C3 --> (141:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>void ARMSubtarget::initializeEnvironment() {</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MCAsmInfo isn&apos;t always present (e.g. in opt) so we can&apos;t initialize this</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // directly from it, but we can try to make sure they&apos;re consistent when both</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // available.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  UseSjLjEH = (isTargetDarwin() &amp;&amp; <div class='tooltip'>!isTargetWatchABI()<span class='tooltip-content'>839</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>839</span>, <span class='None'>False</span>: <span class='covered-line'>7.43k</span>]
  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>802</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>               <div class='tooltip'>Options.ExceptionModel == ExceptionHandling::None<span class='tooltip-content'>802</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>802</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>              <div class='tooltip'>Options.ExceptionModel == ExceptionHandling::SjLj<span class='tooltip-content'>7.46k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>7.46k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L148'><span>148:15</span></a></span>) to (<span class='line-number'><a href='#L148'><span>150:64</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (148:16)
     Condition C2 --> (148:36)
     Condition C3 --> (149:16)
     Condition C4 --> (150:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  F  = F      }
  2 { T,  F,  -,  F  = F      }
  3 { F,  -,  -,  T  = T      }
  4 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: not covered
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  assert((!TM.getMCAsmInfo() ||</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>          (TM.getMCAsmInfo()-&gt;getExceptionHandlingType() ==</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>           ExceptionHandling::SjLj) == UseSjLjEH) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>         &quot;inconsistent sjlj choice between CodeGen and MC&quot;);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>void ARMSubtarget::initSubtargetFeatures(StringRef CPU, StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (CPUString.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.66k</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>    CPUString = &quot;generic&quot;;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>    if (isTargetDarwin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>617</span>, <span class='None'>False</span>: <span class='covered-line'>6.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>617</pre></td><td class='code'><pre>      StringRef ArchName = TargetTriple.getArchName();</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>617</pre></td><td class='code'><pre>      ARM::ArchKind AK = ARM::parseArch(ArchName);</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>617</pre></td><td class='code'><pre>      if (AK == ARM::ArchKind::ARMV7S)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Default to the Swift CPU when targeting armv7s/thumbv7s.</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        CPUString = &quot;swift&quot;;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>      else if (AK == ARM::ArchKind::ARMV7K)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>547</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Default to the Cortex-a7 CPU when targeting armv7k/thumbv7k.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // ARMv7k does not use SjLj exception handling.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        CPUString = &quot;cortex-a7&quot;;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>617</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert the architecture feature derived from the target triple into the</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // feature string. This is important for setting features that are implied</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // based on the architecture version.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  std::string ArchFS = ARM_MC::ParseARMTriple(TargetTriple, CPUString);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (!FS.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.55k</span>, <span class='None'>False</span>: <span class='covered-line'>3.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>    if (!ArchFS.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.64k</span>, <span class='None'>False</span>: <span class='covered-line'>909</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>      ArchFS = (Twine(ArchFS) + &quot;,&quot; + FS).str();</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>      ArchFS = std::string(FS);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  ParseSubtargetFeatures(CPUString, /*TuneCPU*/ CPUString, ArchFS);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This used enable V6T2 support implicitly for Thumb2 mode.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assert this for now to make the change obvious.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  assert(hasV6T2Ops() || !hasThumb2());</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (genExecuteOnly()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>8.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Execute only support for &gt;= v8-M Baseline requires movt support</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    if (hasV8MBaselineOps())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      NoMovt = false;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    if (!hasV6MOps())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;Cannot generate execute-only code for this target&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep a pointer to static instruction cost data for the specified CPU.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  SchedModel = getSchedModelForCPU(CPUString);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialize scheduling itinerary for the specified CPU.</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  InstrItins = getInstrItineraryForCPU(CPUString);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: this is invalid for WindowsCE</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (isTargetWindows())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>8.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    NoARM = true;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (isAAPCS_ABI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.46k</span>, <span class='None'>False</span>: <span class='covered-line'>803</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>7.46k</pre></td><td class='code'><pre>    stackAlignment = Align(8);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (isTargetNaCl() || <div class='tooltip'>isAAPCS16_ABI()<span class='tooltip-content'>8.25k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>8.22k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L210'><span>210:7</span></a></span>) to (<span class='line-number'><a href='#L210'><span>210:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (210:7)
     Condition C2 --> (210:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    stackAlignment = Align(16);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Completely disable sibcall for Thumb1 since ThumbRegisterInfo::</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitEpilogue is not ready for them. Thumb tail calls also use t2B, as</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the Thumb1 16-bit unconditional branch doesn&apos;t have sufficient relocation</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // support in the assembler and linker to be used. This would need to be</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fixed to fully support tail calls in Thumb1.</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For ARMv8-M, we /do/ implement tail calls.  Doing this is tricky for v8-M</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // baseline, since the LDM/POP instruction on Thumb doesn&apos;t take LR.  This</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // means if we need to reload LR, it takes extra instructions, which outweighs</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the value of the tail call; but here we don&apos;t know yet whether LR is going</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to be used. We take the optimistic approach of generating the tail call and</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // perhaps taking a hit if we need to restore the LR.</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Thumb1 PIC calls to external symbols use BX, so they can be tail calls,</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but we need to make sure there are enough registers; the only valid</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers are the 4 used for parameters.  We don&apos;t currently do this</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // case.</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  SupportsTailCall = !isThumb1Only() || <div class='tooltip'>hasV8MBaselineOps()<span class='tooltip-content'>827</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.44k</span>, <span class='None'>False</span>: <span class='covered-line'>827</span>]
  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>706</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L231'><span>231:22</span></a></span>) to (<span class='line-number'><a href='#L231'><span>231:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (231:22)
     Condition C2 --> (231:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (isTargetMachO() &amp;&amp; <div class='tooltip'>isTargetIOS()<span class='tooltip-content'>894</span></div> &amp;&amp; <div class='tooltip'>getTargetTriple().isOSVersionLT(5, 0)<span class='tooltip-content'>420</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>894</span>, <span class='None'>False</span>: <span class='covered-line'>7.37k</span>]
  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>474</span>]
  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305</span>, <span class='None'>False</span>: <span class='covered-line'>115</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L233'><span>233:7</span></a></span>) to (<span class='line-number'><a href='#L233'><span>233:80</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (233:7)
     Condition C2 --> (233:26)
     Condition C3 --> (233:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>    SupportsTailCall = false;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  switch (IT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>  case DefaultIT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.23k</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>    RestrictIT = false;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  case RestrictedIT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>8.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    RestrictIT = true;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NEON f32 ops are non-IEEE 754 compliant. Darwin is ok with it by default.</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  const FeatureBitset &amp;Bits = getFeatureBits();</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if ((Bits[ARM::ProcA5] || <div class='tooltip'>Bits[ARM::ProcA8]<span class='tooltip-content'>8.25k</span></div>) &amp;&amp; // Where this matters</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334</span>, <span class='None'>False</span>: <span class='covered-line'>7.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>353</span></div><div class='tooltip'>Options.UnsafeFPMath<span class='tooltip-content'>353</span></div> || <div class='tooltip'>isTargetDarwin()<span class='tooltip-content'>323</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L247'><span>247:7</span></a></span>) to (<span class='line-number'><a href='#L247'><span>248:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (247:8)
     Condition C2 --> (247:29)
     Condition C3 --> (248:8)
     Condition C4 --> (248:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  F  = F      }
  3 { T,  -,  T,  -  = T      }
  4 { F,  T,  F,  F  = F      }
  5 { F,  T,  T,  -  = T      }
  6 { T,  -,  F,  T  = T      }
  7 { F,  T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  C4-Pair: covered: (2,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    HasNEONForFP = true;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (isRWPI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>8.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>    ReserveR9 = true;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If MVEVectorCostFactor is still 0 (has not been set to anything else), default it to 2</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (MVEVectorCostFactor == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    MVEVectorCostFactor = 2;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Teach TableGen to deal with these instead of doing it manually here.</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  switch (ARMProcFamily) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>  case Others:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.16k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>  case CortexA5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  case CortexA7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>8.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    LdStMultipleTiming = DoubleIssue;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  case CortexA8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    LdStMultipleTiming = DoubleIssue;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  case CortexA9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L269' href='#L269'><span>269:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>8.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    LdStMultipleTiming = DoubleIssueCheckUnalignedAccess;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    PreISelOperandLatencyAdjustment = 1;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case CortexA12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  case CortexA15:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>8.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    MaxInterleaveFactor = 2;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    PreISelOperandLatencyAdjustment = 1;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    PartialUpdateClearance = 12;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case CortexA17:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case CortexA32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case CortexA35:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  case CortexA53:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  case CortexA55:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  case CortexA57:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>8.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  case CortexA72:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA73:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA75:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA76:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA77:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA78:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA78AE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA78C:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case CortexA710:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case CortexR4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  case CortexR5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  case CortexR7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  case CortexM3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>8.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  case CortexM7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>8.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>  case CortexR52:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>8.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>  case CortexX1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>  case CortexX1C:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case Exynos:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>8.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    LdStMultipleTiming = SingleIssuePlusExtras;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    MaxInterleaveFactor = 4;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    if (!isThumb())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      PrefLoopLogAlignment = 3;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Kryo:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span>;</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case Krait:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    PreISelOperandLatencyAdjustment = 1;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case NeoverseV1:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L315' href='#L315'><span>315:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span>;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case Swift:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L317' href='#L317'><span>317:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>8.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    MaxInterleaveFactor = 2;</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    LdStMultipleTiming = SingleIssuePlusExtras;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    PreISelOperandLatencyAdjustment = 1;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    PartialUpdateClearance = 12;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>6.48k</pre></td><td class='code'><pre>bool ARMSubtarget::isTargetHardFloat() const { return TM.isTargetHardFloat(); }</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>bool ARMSubtarget::isAPCS_ABI() const {</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  assert(TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN);</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  return TM.TargetABI == ARMBaseTargetMachine::ARM_ABI_APCS;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>186k</pre></td><td class='code'><pre>bool ARMSubtarget::isAAPCS_ABI() const {</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>186k</pre></td><td class='code'><pre>  assert(TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>186k</pre></td><td class='code'><pre>  return TM.TargetABI == ARMBaseTargetMachine::ARM_ABI_AAPCS ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>186k</pre></td><td class='code'><pre>         <div class='tooltip'>TM.TargetABI == ARMBaseTargetMachine::ARM_ABI_AAPCS16<span class='tooltip-content'>29.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>969</span>, <span class='None'>False</span>: <span class='covered-line'>28.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L334'><span>334:10</span></a></span>) to (<span class='line-number'><a href='#L334'><span>335:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (334:10)
     Condition C2 --> (335:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>186k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>bool ARMSubtarget::isAAPCS16_ABI() const {</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>  assert(TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN);</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>  return TM.TargetABI == ARMBaseTargetMachine::ARM_ABI_AAPCS16;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>40.1k</pre></td><td class='code'><pre>bool ARMSubtarget::isROPI() const {</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>40.1k</pre></td><td class='code'><pre>  return TM.getRelocationModel() == Reloc::ROPI ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>498</span>, <span class='None'>False</span>: <span class='covered-line'>39.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>40.1k</pre></td><td class='code'><pre>         <div class='tooltip'>TM.getRelocationModel() == Reloc::ROPI_RWPI<span class='tooltip-content'>39.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311</span>, <span class='None'>False</span>: <span class='covered-line'>39.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L343'><span>343:10</span></a></span>) to (<span class='line-number'><a href='#L343'><span>344:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (343:10)
     Condition C2 --> (344:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>40.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>bool ARMSubtarget::isRWPI() const {</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  return TM.getRelocationModel() == Reloc::RWPI ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>         <div class='tooltip'>TM.getRelocationModel() == Reloc::ROPI_RWPI<span class='tooltip-content'>17.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L347'><span>347:10</span></a></span>) to (<span class='line-number'><a href='#L347'><span>348:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (347:10)
     Condition C2 --> (348:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>bool ARMSubtarget::isGVIndirectSymbol(const GlobalValue *GV) const {</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  if (!TM.shouldAssumeDSOLocal(GV))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 32 bit macho has no relocation for a-b if a is undefined, even if b is in</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the section that is being relocated. This means we have to use o load even</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for GVs that are known to be local to the dso.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  if (isTargetMachO() &amp;&amp; <div class='tooltip'>TM.isPositionIndependent()<span class='tooltip-content'>1.35k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.01k</span></div><div class='tooltip'>GV-&gt;isDeclarationForLinker()<span class='tooltip-content'>1.01k</span></div> || <div class='tooltip'>GV-&gt;hasCommonLinkage()<span class='tooltip-content'>951</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>951</span>]
  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>951</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L358'><span>358:7</span></a></span>) to (<span class='line-number'><a href='#L358'><span>359:63</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (358:7)
     Condition C2 --> (358:26)
     Condition C3 --> (359:8)
     Condition C4 --> (359:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>bool ARMSubtarget::isGVInGOT(const GlobalValue *GV) const {</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  return isTargetELF() &amp;&amp; <div class='tooltip'>TM.isPositionIndependent()<span class='tooltip-content'>109</span></div> &amp;&amp; <div class='tooltip'>!GV-&gt;isDSOLocal()<span class='tooltip-content'>32</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L366'><span>366:10</span></a></span>) to (<span class='line-number'><a href='#L366'><span>366:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (366:10)
     Condition C2 --> (366:27)
     Condition C3 --> (366:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>unsigned ARMSubtarget::getMispredictionPenalty() const {</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  return SchedModel.MispredictPenalty;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>bool ARMSubtarget::enableMachineScheduler() const {</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MachineScheduler can increase register usage, so we use more high</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers and end up with more T2 instructions that cannot be converted to</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // T1 instructions. At least until we do better at converting to thumb1</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions, on cortex-m at Oz where we are size-paranoid, don&apos;t use the</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Machine scheduler, relying on the DAG register pressure scheduler instead.</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>  if (isMClass() &amp;&amp; <div class='tooltip'>hasMinSize()<span class='tooltip-content'>78.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.2k</span>, <span class='None'>False</span>: <span class='covered-line'>86.1k</span>]
  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>840</span>, <span class='None'>False</span>: <span class='covered-line'>77.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L379'><span>379:7</span></a></span>) to (<span class='line-number'><a href='#L379'><span>379:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (379:7)
     Condition C2 --> (379:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>840</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Enable the MachineScheduler before register allocation for subtargets</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with the use-misched feature.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  return useMachineScheduler();</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>38.1k</pre></td><td class='code'><pre>bool ARMSubtarget::enableSubRegLiveness() const {</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>38.1k</pre></td><td class='code'><pre>  if (EnableSubRegLiveness.getNumOccurrences())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>38.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return EnableSubRegLiveness;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Enable SubRegLiveness for MVE to better optimize s subregs for mqpr regs</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and q subregs for qqqqpr regs.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>38.1k</pre></td><td class='code'><pre>  return hasMVEIntegerOps();</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>38.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>6.03k</pre></td><td class='code'><pre>bool ARMSubtarget::enableMachinePipeliner() const {</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Enable the MachinePipeliner before register allocation for subtargets</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with the use-mipipeliner feature.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>6.03k</pre></td><td class='code'><pre>  return getSchedModel().hasInstrSchedModel() &amp;&amp; <div class='tooltip'>useMachinePipeliner()<span class='tooltip-content'>151</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>5.88k</span>]
  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L397'><span>397:10</span></a></span>) to (<span class='line-number'><a href='#L397'><span>397:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (397:10)
     Condition C2 --> (397:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>6.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>bool ARMSubtarget::useDFAforSMS() const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>bool ARMSubtarget::enablePostRAScheduler() const {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>  if (enableMachineScheduler())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>  if (disablePostRAScheduler())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Thumb1 cores will generally not benefit from post-ra scheduling</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>  return !isThumb1Only();</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>31.1k</pre></td><td class='code'><pre>bool ARMSubtarget::enablePostRAMachineScheduler() const {</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>31.1k</pre></td><td class='code'><pre>  if (!enableMachineScheduler())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  if (disablePostRAScheduler())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>800</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>800</pre></td><td class='code'><pre>  return !isThumb1Only();</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>bool ARMSubtarget::useStride4VFPs() const {</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For general targets, the prologue can grow when VFPs are allocated with</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stride 4 (more vpush instructions). But WatchOS uses a compact unwind</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // format which it&apos;s more important to get right.</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  return isTargetWatchABI() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>1.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>1.93k</span></div><div class='tooltip'>useWideStrideVFP()<span class='tooltip-content'>1.93k</span></div> &amp;&amp; <div class='tooltip'>!OptMinSize<span class='tooltip-content'>107</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>1.83k</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L424'><span>424:10</span></a></span>) to (<span class='line-number'><a href='#L424'><span>425:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (424:10)
     Condition C2 --> (425:11)
     Condition C3 --> (425:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>bool ARMSubtarget::useMovt() const {</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NOTE Windows on ARM needs to use mov.w/mov.t pairs to materialise 32-bit</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediates as it is inherently position independent, and may be out of</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // range otherwise.</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>  return !NoMovt &amp;&amp; <div class='tooltip'>hasV8MBaselineOps()<span class='tooltip-content'>19.0k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.0k</span>, <span class='None'>False</span>: <span class='covered-line'>623</span>]
  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>5.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>13.8k</span></div><div class='tooltip'>isTargetWindows()<span class='tooltip-content'>13.8k</span></div> || <div class='tooltip'>!OptMinSize<span class='tooltip-content'>13.4k</span></div> || <div class='tooltip'>genExecuteOnly()<span class='tooltip-content'>153</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3k</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L432'><span>432:10</span></a></span>) to (<span class='line-number'><a href='#L432'><span>433:64</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (432:10)
     Condition C2 --> (432:21)
     Condition C3 --> (433:11)
     Condition C4 --> (433:32)
     Condition C5 --> (433:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  F,  F  = F      }
  4 { T,  T,  T,  -,  -  = T      }
  5 { T,  T,  F,  F,  T  = T      }
  6 { T,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,6)
  C5-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>bool ARMSubtarget::useFastISel() const {</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Enable fast-isel for any target, for testing only.</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  if (ForceFastISel)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>1.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Limit fast-isel to the targets that are or have been tested.</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  if (!hasV6Ops())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>83.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Thumb2 support on iOS; ARM support on iOS, Linux and NaCl.</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  return TM.Options.EnableFastISel &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>67.2k</span></div><div class='tooltip'>(<span class='tooltip-content'>67.2k</span></div><div class='tooltip'>isTargetMachO()<span class='tooltip-content'>67.2k</span></div> &amp;&amp; <div class='tooltip'>!isThumb1Only()<span class='tooltip-content'>44.3k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.3k</span>, <span class='None'>False</span>: <span class='covered-line'>22.8k</span>]
  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>67.2k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>22.8k</span></div><div class='tooltip'>isTargetLinux()<span class='tooltip-content'>22.8k</span></div> &amp;&amp; <div class='tooltip'>!isThumb()<span class='tooltip-content'>10.7k</span></div>) || <div class='tooltip'>(<span class='tooltip-content'>18.7k</span></div><div class='tooltip'>isTargetNaCl()<span class='tooltip-content'>18.7k</span></div> &amp;&amp; <div class='tooltip'>!isThumb()<span class='tooltip-content'>152</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.15k</span>, <span class='None'>False</span>: <span class='covered-line'>6.59k</span>]
  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>18.5k</span>]
  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>unsigned ARMSubtarget::getGPRAllocationOrder(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The GPR register class has multiple possible allocation orders, with</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // tradeoffs preferred by different sub-architectures and optimisation goals.</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The allocation orders are:</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0: (the default tablegen order, not used)</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1: r14, r0-r13</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2: r0-r7</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3: r0-r7, r12, lr, r8-r11</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note that the register allocator will change this order so that</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // callee-saved registers are used later, as they require extra work in the</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // prologue/epilogue (though we sometimes override that).</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For thumb1-only targets, only the low registers are allocatable.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  if (isThumb1Only())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L464' href='#L464'><span>464:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return 2;</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Allocate low registers first, so we can select more 16-bit instructions.</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We also (in ignoreCSRForAllocationOrder) override  the default behaviour</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with regards to callee-saved registers, because pushing extra registers is</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // much cheaper (in terms of code size) than using high registers. After</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that, we allocate r12 (doesn&apos;t need to be saved), lr (saving it means we</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can return with the pop, don&apos;t need an extra &quot;bx lr&quot;) and then the rest of</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the high registers.</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  if (isThumb2() &amp;&amp; <div class='tooltip'>MF.getFunction().hasMinSize()<span class='tooltip-content'>6.73k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.73k</span>, <span class='None'>False</span>: <span class='covered-line'>3.32k</span>]
  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>6.49k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L474'><span>474:7</span></a></span>) to (<span class='line-number'><a href='#L474'><span>474:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (474:7)
     Condition C2 --> (474:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    return 3;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, allocate in the default order, using LR first because saving it</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // allows a shorter epilogue sequence.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>9.81k</pre></td><td class='code'><pre>  return 1;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool ARMSubtarget::ignoreCSRForAllocationOrder(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>74.9M</pre></td><td class='code'><pre>                                               unsigned PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To minimize code size in Thumb2, we prefer the usage of low regs (lower</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cost per use) so we can  use narrow encoding. By default, caller-saved</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers (e.g. lr, r12) are always  allocated first, regardless of</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // their cost per use. When optForMinSize, we prefer the low regs even if</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // they are CSR because usually push/pop can be folded into existing ones.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>74.9M</pre></td><td class='code'><pre>  return isThumb2() &amp;&amp; <div class='tooltip'>MF.getFunction().hasMinSize()<span class='tooltip-content'>42.0M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L489' href='#L489'><span>489:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.0M</span>, <span class='None'>False</span>: <span class='covered-line'>32.8M</span>]
  Branch (<span class='line-number'><a name='L489' href='#L489'><span>489:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>429k</span>, <span class='None'>False</span>: <span class='covered-line'>41.6M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>74.9M</pre></td><td class='code'><pre>         <div class='tooltip'>ARM::GPRRegClass.contains(PhysReg)<span class='tooltip-content'>429k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.6k</span>, <span class='None'>False</span>: <span class='covered-line'>417k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L489'><span>489:10</span></a></span>) to (<span class='line-number'><a href='#L489'><span>490:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (489:10)
     Condition C2 --> (489:24)
     Condition C3 --> (490:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>74.9M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>bool ARMSubtarget::splitFramePointerPush(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>  if (!MF.getTarget().getMCAsmInfo()-&gt;usesWindowsCFI() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03M</span>, <span class='None'>False</span>: <span class='covered-line'>9.81k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>      <div class='tooltip'>!F.needsUnwindTableEntry()<span class='tooltip-content'>9.81k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>319</span>, <span class='None'>False</span>: <span class='covered-line'>9.49k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L495'><span>495:7</span></a></span>) to (<span class='line-number'><a href='#L495'><span>496:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (495:7)
     Condition C2 --> (496:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>9.49k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>9.49k</pre></td><td class='code'><pre>  return MFI.hasVarSizedObjects() || <div class='tooltip'>getRegisterInfo()-&gt;hasStackRealignment(MF)<span class='tooltip-content'>8.93k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553</span>, <span class='None'>False</span>: <span class='covered-line'>8.93k</span>]
  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.93k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L499'><span>499:10</span></a></span>) to (<span class='line-number'><a href='#L499'><span>499:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (499:10)
     Condition C2 --> (499:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>