{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1369388293666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1369388293666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 13:38:13 2013 " "Processing started: Fri May 24 13:38:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1369388293666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1369388293666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Z80_cpu -c Z80_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Z80_cpu -c Z80_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1369388293666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1369388294028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Memory " "Found design unit 1: Memory-Memory" {  } { { "Memory.vhd" "" { Text "D:/VHDL/Z80_cpu/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/VHDL/Z80_cpu/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80_cpu-Z80 " "Found design unit 1: Z80_cpu-Z80" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_cpu " "Found entity 1: Z80_cpu" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "D:/VHDL/Z80_cpu/ALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/VHDL/Z80_cpu/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-rtl " "Found design unit 1: UART-rtl" {  } { { "uart.vhd" "" { Text "D:/VHDL/Z80_cpu/uart.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294569 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "D:/VHDL/Z80_cpu/uart.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80_top-RTL " "Found design unit 1: Z80_top-RTL" {  } { { "Z80_top.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_top " "Found entity 1: Z80_top" {  } { { "Z80_top.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "D:/VHDL/Z80_cpu/altpll0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369388294575 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "D:/VHDL/Z80_cpu/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388294575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388294575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Z80_top " "Elaborating entity \"Z80_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1369388294643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Mem1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Mem1\"" {  } { { "Z80_top.vhd" "Mem1" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369388294656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADDR_r Memory.vhd(49) " "Verilog HDL or VHDL warning at Memory.vhd(49): object \"ADDR_r\" assigned a value but never read" {  } { { "Memory.vhd" "" { Text "D:/VHDL/Z80_cpu/Memory.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294658 "|Z80_top|Memory:Mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_cpu Z80_cpu:Z80 " "Elaborating entity \"Z80_cpu\" for hierarchy \"Z80_cpu:Z80\"" {  } { { "Z80_top.vhd" "Z80" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369388294667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_RX_VALID Z80_cpu.vhd(108) " "Verilog HDL or VHDL warning at Z80_cpu.vhd(108): object \"rs_RX_VALID\" assigned a value but never read" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294669 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_TX_BUSY Z80_cpu.vhd(110) " "Verilog HDL or VHDL warning at Z80_cpu.vhd(110): object \"rs_TX_BUSY\" assigned a value but never read" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294670 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_RX_BUSY Z80_cpu.vhd(111) " "Verilog HDL or VHDL warning at Z80_cpu.vhd(111): object \"rs_RX_BUSY\" assigned a value but never read" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294670 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recieving_reg_started Z80_cpu.vhd(487) " "Verilog HDL or VHDL warning at Z80_cpu.vhd(487): object \"recieving_reg_started\" assigned a value but never read" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294671 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recieving_RAM_started Z80_cpu.vhd(489) " "Verilog HDL or VHDL warning at Z80_cpu.vhd(489): object \"recieving_RAM_started\" assigned a value but never read" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1369388294672 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs_RESET Z80_cpu.vhd(150) " "VHDL Process Statement warning at Z80_cpu.vhd(150): inferring latch(es) for signal or variable \"rs_RESET\", which holds its previous value in one or more paths through the process" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1369388295078 "|Z80_top|Z80_cpu:Z80"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED Z80_cpu.vhd(150) " "VHDL Process Statement warning at Z80_cpu.vhd(150): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1369388295079 "|Z80_top|Z80_cpu:Z80"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[8\] Z80_cpu.vhd(150) " "Inferred latch for \"LED\[8\]\" at Z80_cpu.vhd(150)" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388295271 "|Z80_top|Z80_cpu:Z80"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[9\] Z80_cpu.vhd(150) " "Inferred latch for \"LED\[9\]\" at Z80_cpu.vhd(150)" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388295271 "|Z80_top|Z80_cpu:Z80"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[14\] Z80_cpu.vhd(150) " "Inferred latch for \"LED\[14\]\" at Z80_cpu.vhd(150)" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388295272 "|Z80_top|Z80_cpu:Z80"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs_RESET Z80_cpu.vhd(150) " "Inferred latch for \"rs_RESET\" at Z80_cpu.vhd(150)" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388295275 "|Z80_top|Z80_cpu:Z80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Z80_cpu:Z80\|ALU:Alu1 " "Elaborating entity \"ALU\" for hierarchy \"Z80_cpu:Z80\|ALU:Alu1\"" {  } { { "Z80_cpu.vhd" "Alu1" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369388297089 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FLAGS\[5\] ALU.vhd(22) " "Using initial value X (don't care) for net \"FLAGS\[5\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/VHDL/Z80_cpu/ALU.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388297097 "|Z80_top|Z80_cpu:Z80|ALU:Alu1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FLAGS\[3\] ALU.vhd(22) " "Using initial value X (don't care) for net \"FLAGS\[3\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/VHDL/Z80_cpu/ALU.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369388297097 "|Z80_top|Z80_cpu:Z80|ALU:Alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART Z80_cpu:Z80\|UART:Uart1 " "Elaborating entity \"UART\" for hierarchy \"Z80_cpu:Z80\|UART:Uart1\"" {  } { { "Z80_cpu.vhd" "Uart1" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369388297112 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Mem1\|ram " "RAM logic \"Memory:Mem1\|ram\" is uninferred due to asynchronous read logic" {  } { { "Memory.vhd" "ram" { Text "D:/VHDL/Z80_cpu/Memory.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1369388302612 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1369388302612 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Z80_cpu:Z80\|Add26 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Z80_cpu:Z80\|Add26\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add26" { Text "d:/altera_free/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1369388418677 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Z80_cpu:Z80\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Z80_cpu:Z80\|Add28\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add28" { Text "d:/altera_free/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1369388418677 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1369388418677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_cpu:Z80\|lpm_add_sub:Add26 " "Elaborated megafunction instantiation \"Z80_cpu:Z80\|lpm_add_sub:Add26\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera_free/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1369388418748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_cpu:Z80\|lpm_add_sub:Add26 " "Instantiated megafunction \"Z80_cpu:Z80\|lpm_add_sub:Add26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1369388418749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1369388418749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1369388418749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1369388418749 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera_free/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1369388418749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "D:/VHDL/Z80_cpu/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369388418841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369388418841 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 494 -1 0 } } { "Z80_cpu.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_cpu.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1369388422149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1369388422150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Z80_top.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1369388437135 "|Z80_top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Z80_top.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1369388437135 "|Z80_top|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[14\] GND " "Pin \"LED\[14\]\" is stuck at GND" {  } { { "Z80_top.vhd" "" { Text "D:/VHDL/Z80_cpu/Z80_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1369388437135 "|Z80_top|LED[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1369388437135 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:prog_load_counter\[31\] Low " "Register Z80_cpu:Z80\|\\main:prog_load_counter\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:prog_load_counter\[0\] Low " "Register Z80_cpu:Z80\|\\main:prog_load_counter\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[1\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[1\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[0\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[2\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[2\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[31\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[30\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[30\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[29\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[29\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[28\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[28\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[27\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[27\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[26\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[26\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[25\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[25\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[24\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[24\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[23\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[23\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[22\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[22\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[21\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[21\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[20\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[20\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[19\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[19\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[18\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[18\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[17\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[17\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[16\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[16\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[15\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[15\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[14\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[14\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[13\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[13\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[12\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[12\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[11\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[11\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[10\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[10\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[9\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[9\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[8\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[8\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[7\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[7\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[6\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[6\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[5\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[4\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[4\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Z80_cpu:Z80\|\\main:SecCycle\[3\] Low " "Register Z80_cpu:Z80\|\\main:SecCycle\[3\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1369388437645 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1369388437645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1369388470007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1369388470800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1369388470800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9480 " "Implemented 9480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1369388471399 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1369388471399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9460 " "Implemented 9460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1369388471399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1369388471399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1369388471433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 13:41:11 2013 " "Processing ended: Fri May 24 13:41:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1369388471433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1369388471433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:57 " "Total CPU time (on all processors): 00:02:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1369388471433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1369388471433 ""}
