\hypertarget{group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver driver options}
\label{group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Clock Driver driver options@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Clock Driver driver options}}
Collaboration diagram for C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver driver options\+:
% FIG 0
The clock driver has options that configure it\textquotesingle{}s operation at build-\/time.~\newline


{\bfseries M\+A\+X\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+R\+EQ}~\newline
 This macro defines the maximum frequency supported by the Chip \mbox{[}204\+M\+Hz for L\+P\+C43xx 180\+M\+Hz for L\+P\+C18xx\mbox{]}. A\+PI \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga18737e4a022570724c77c5cdea9c0258}{Chip\+\_\+\+Setup\+Xtal\+Clocking()} and \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga6eff97a8da15798119eada6c5f000404}{Chip\+\_\+\+Setup\+Irc\+Clocking()} will use this macro to set the C\+PU Core frequency to the maximum supported.~\newline
 To set a Core frequency other than the maximum frequency \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga54251628aeac543524d98d4db12c39f9}{Chip\+\_\+\+Setup\+Core\+Clock()} A\+PI must be used. {\bfseries Using this macro to set the Core freqency is not recommended.} 