
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.266 ; gain = 5.961 ; free physical = 57760 ; free virtual = 62027
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.266 ; gain = 0.000 ; free physical = 55972 ; free virtual = 60239
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/nathaniel/workspace/fpga-fpu/fpu/fpu.srcs/sources_1/new/main.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [/home/nathaniel/workspace/fpga-fpu/fpu/fpu.srcs/sources_1/new/main.vhd:20]
WARNING: [Synth 8-3848] Net led_out1 in module/entity main does not have driver. [/home/nathaniel/workspace/fpga-fpu/fpu/fpu.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-3848] Net led_out2 in module/entity main does not have driver. [/home/nathaniel/workspace/fpga-fpu/fpu/fpu.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-3330] design main has an empty top module
WARNING: [Synth 8-7129] Port led_out1[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2617.266 ; gain = 0.000 ; free physical = 57070 ; free virtual = 61340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2617.266 ; gain = 0.000 ; free physical = 57071 ; free virtual = 61341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2617.266 ; gain = 0.000 ; free physical = 57071 ; free virtual = 61341
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.266 ; gain = 0.000 ; free physical = 57066 ; free virtual = 61336
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nathaniel/workspace/fpga-fpu/lib/lib.srcs/constrs_1/new/nexys_a7_100t.xdc]
Finished Parsing XDC File [/home/nathaniel/workspace/fpga-fpu/lib/lib.srcs/constrs_1/new/nexys_a7_100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nathaniel/workspace/fpga-fpu/lib/lib.srcs/constrs_1/new/nexys_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.297 ; gain = 0.000 ; free physical = 56970 ; free virtual = 61254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.297 ; gain = 0.000 ; free physical = 56970 ; free virtual = 61254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57029 ; free virtual = 61313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57029 ; free virtual = 61313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57029 ; free virtual = 61313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57027 ; free virtual = 61312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design main has an empty top module
WARNING: [Synth 8-7129] Port led_out1[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out1[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out2[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57024 ; free virtual = 61314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56900 ; free virtual = 61197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56900 ; free virtual = 61197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56898 ; free virtual = 61196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    14|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56881 ; free virtual = 61179
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2681.297 ; gain = 0.000 ; free physical = 56932 ; free virtual = 61230
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 56932 ; free virtual = 61230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.297 ; gain = 0.000 ; free physical = 56969 ; free virtual = 61267
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.297 ; gain = 0.000 ; free physical = 56959 ; free virtual = 61257
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b8f13298
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2681.297 ; gain = 64.031 ; free physical = 57160 ; free virtual = 61459
INFO: [Common 17-1381] The checkpoint '/home/nathaniel/workspace/fpga-fpu/fpu/fpu.runs/synth_1/main.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 13:28:22 2022...
