--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml KGP_RISC.twx KGP_RISC.ncd -o KGP_RISC.twr KGP_RISC.pcf
-ucf timing.ucf

Design file:              KGP_RISC.ncd
Physical constraint file: KGP_RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Paths for end point a0/counter_3 (SLICE_X50Y87.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_1 (FF)
  Destination:          a0/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_1 to a0/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.BQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_1
    SLICE_X50Y87.B2      net (fanout=1)        0.653   a0/counter<1>
    SLICE_X50Y87.CLK     Tas                   0.658   a0/counter<3>
                                                       a0/counter<1>_rt
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (1.176ns logic, 0.653ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_2 (SLICE_X50Y87.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_1 (FF)
  Destination:          a0/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_1 to a0/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.BQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_1
    SLICE_X50Y87.B2      net (fanout=1)        0.653   a0/counter<1>
    SLICE_X50Y87.CLK     Tas                   0.593   a0/counter<3>
                                                       a0/counter<1>_rt
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (1.111ns logic, 0.653ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_3 (SLICE_X50Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_0 (FF)
  Destination:          a0/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_0 to a0/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.AQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_0
    SLICE_X50Y87.A3      net (fanout=1)        0.521   a0/counter<0>
    SLICE_X50Y87.CLK     Tas                   0.623   a0/counter<3>
                                                       a0/Mcount_counter_lut<0>_INV_0
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (1.141ns logic, 0.521ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point a0/counter_3 (SLICE_X50Y87.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_3 (FF)
  Destination:          a0/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_3 to a0/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.DQ      Tcko                  0.164   a0/counter<3>
                                                       a0/counter_3
    SLICE_X50Y87.D3      net (fanout=2)        0.151   a0/counter<3>
    SLICE_X50Y87.CLK     Tah         (-Th)     0.025   a0/counter<3>
                                                       a0/counter<3>_rt
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.139ns logic, 0.151ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_0 (SLICE_X50Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_0 (FF)
  Destination:          a0/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_0 to a0/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.AQ      Tcko                  0.164   a0/counter<3>
                                                       a0/counter_0
    SLICE_X50Y87.A3      net (fanout=1)        0.163   a0/counter<0>
    SLICE_X50Y87.CLK     Tah         (-Th)     0.019   a0/counter<3>
                                                       a0/Mcount_counter_lut<0>_INV_0
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.145ns logic, 0.163ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_1 (SLICE_X50Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_0 (FF)
  Destination:          a0/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_0 to a0/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y87.AQ      Tcko                  0.164   a0/counter<3>
                                                       a0/counter_0
    SLICE_X50Y87.A3      net (fanout=1)        0.163   a0/counter<0>
    SLICE_X50Y87.CLK     Tah         (-Th)    -0.016   a0/counter<3>
                                                       a0/Mcount_counter_lut<0>_INV_0
                                                       a0/Mcount_counter_xor<3>
                                                       a0/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.180ns logic, 0.163ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: a0/counter<3>/CLK
  Logical resource: a0/counter_0/CK
  Location pin: SLICE_X50Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: a0/counter<3>/CLK
  Logical resource: a0/counter_0/CK
  Location pin: SLICE_X50Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.864|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 6 connections

Design statistics:
   Minimum period:   2.155ns{1}   (Maximum frequency: 464.037MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 10 11:48:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4966 MB



