# verilog-pipelined-fp-multiplier
A high-performance, 16-bit half-precision pipelined IEEE-754 floating-point multiplier with a self-checking testbench for automated verification.
