Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == M_AXI_BREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID == r_start_wire
S_AXI_CTRL_AWVALID == reset_wire
S_AXI_CTRL_AWVALID == w_done_wire
S_AXI_CTRL_AWVALID == M_AXI_WVALID
S_AXI_CTRL_AWVALID == M_AXI_BVALID
S_AXI_CTRL_AWVALID == M_AXI_RLAST
S_AXI_CTRL_AWVALID == M_AXI_RVALID
S_AXI_CTRL_AWVALID == i_config
S_AXI_CTRL_AWVALID == reg01_config
S_AXI_CTRL_AWVALID == M_AXI_WVALID_wire
S_AXI_CTRL_AWVALID == M_AXI_BRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_BVALID_wire
S_AXI_CTRL_AWVALID == B_STATE
S_AXI_CTRL_AWVALID == AW_EN_RST
S_AXI_CTRL_AWVALID == AR_EN_RST
S_AXI_CTRL_BVALID == M_AXI_AWADDR
S_AXI_CTRL_BVALID == M_AXI_AWLEN
S_AXI_CTRL_BVALID == M_AXI_AWSIZE
S_AXI_CTRL_BVALID == M_AXI_AWBURST
S_AXI_CTRL_BVALID == M_AXI_AWCACHE
S_AXI_CTRL_BVALID == M_AXI_AWVALID
S_AXI_CTRL_BVALID == M_AXI_WDATA
S_AXI_CTRL_BVALID == M_AXI_WSTRB
S_AXI_CTRL_BVALID == M_AXI_WLAST
S_AXI_CTRL_BVALID == M_AXI_ARID
S_AXI_CTRL_BVALID == M_AXI_ARVALID
S_AXI_CTRL_BVALID == reg02_r_anomaly
S_AXI_CTRL_BVALID == reg04_w_anomaly
S_AXI_CTRL_BVALID == reg05_w_anomaly
S_AXI_CTRL_BVALID == M_AXI_AWADDR_wire
S_AXI_CTRL_BVALID == M_AXI_AWVALID_wire
S_AXI_CTRL_BVALID == M_AXI_WDATA_wire
S_AXI_CTRL_BVALID == M_AXI_WLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RRESP_wire
S_AXI_CTRL_BVALID == M_AXI_RLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RVALID_wire
S_AXI_CTRL_BVALID == AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_STATE
S_AXI_CTRL_BVALID == AR_STATE
S_AXI_CTRL_BVALID == R_STATE
S_AXI_CTRL_BVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_BVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_BVALID == W_DATA_TO_SERVE
S_AXI_CTRL_BVALID == W_B_TO_SERVE
S_AXI_CTRL_BVALID == W_CH_EN
S_AXI_CTRL_BVALID == AW_CH_DIS
S_AXI_CTRL_BVALID == reg0_config
M_AXI_ARBURST == M_AXI_ARREADY_wire
M_AXI_ARBURST == AR_CH_EN
M_AXI_ARBURST == AR_ADDR_VALID_FLAG
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AW_ADDR_VALID
M_AXI_RREADY == AW_ADDR_VALID_FLAG
M_AXI_ARVALID_wire == AR_CH_DIS
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_S_AXI_CTRL_WDATA
shadow_o_data == shadow_S_AXI_CTRL_AWPROT
shadow_o_data == shadow_S_AXI_CTRL_AWADDR
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_S_AXI_CTRL_RRESP
shadow_o_data == shadow_S_AXI_CTRL_RDATA
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AW_ADDR_VALID
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWADDR_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_S_AXI_CTRL_ARPROT
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_S_AXI_CTRL_ARADDR
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_M_AXI_WSTRB
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AW_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_M_AXI_WDATA
shadow_o_data == shadow_S_AXI_CTRL_BRESP
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_S_AXI_CTRL_WSTRB
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_ACLK
shadow_o_data == shadow_ARESETN
shadow_o_data == shadow_INTR_LINE_R
shadow_o_data == shadow_INTR_LINE_W
shadow_o_data == shadow_S_AXI_CTRL_AWVALID
shadow_o_data == shadow_S_AXI_CTRL_AWREADY
shadow_o_data == shadow_S_AXI_CTRL_WVALID
shadow_o_data == shadow_S_AXI_CTRL_WREADY
shadow_o_data == shadow_S_AXI_CTRL_BVALID
shadow_o_data == shadow_S_AXI_CTRL_BREADY
shadow_o_data == shadow_S_AXI_CTRL_ARVALID
shadow_o_data == shadow_S_AXI_CTRL_ARREADY
shadow_o_data == shadow_S_AXI_CTRL_RVALID
shadow_o_data == shadow_S_AXI_CTRL_RREADY
shadow_o_data == shadow_r_start_wire
shadow_o_data == shadow_w_start_wire
shadow_o_data == shadow_reset_wire
shadow_o_data == shadow_data_val_wire
shadow_o_data == shadow_w_done_wire
shadow_o_data == shadow_r_done_wire
shadow_o_data == shadow_M_AXI_AWLOCK
shadow_o_data == shadow_M_AXI_AWVALID
shadow_o_data == shadow_M_AXI_AWREADY
shadow_o_data == shadow_M_AXI_WLAST
shadow_o_data == shadow_M_AXI_WVALID
shadow_o_data == shadow_M_AXI_WREADY
shadow_o_data == shadow_M_AXI_BVALID
shadow_o_data == shadow_M_AXI_BREADY
shadow_o_data == shadow_M_AXI_ARLOCK
shadow_o_data == shadow_M_AXI_ARVALID
shadow_o_data == shadow_M_AXI_ARREADY
shadow_o_data == shadow_M_AXI_RLAST
shadow_o_data == shadow_M_AXI_RVALID
shadow_o_data == shadow_M_AXI_RREADY
shadow_o_data == shadow_i_config
shadow_o_data == shadow_axi_awready
shadow_o_data == shadow_axi_wready
shadow_o_data == shadow_axi_bvalid
shadow_o_data == shadow_axi_arready
shadow_o_data == shadow_axi_rvalid
shadow_o_data == shadow_regXX_rden
shadow_o_data == shadow_regXX_wren
shadow_o_data == shadow_aw_en
shadow_o_data == shadow_M_AXI_AWLOCK_wire
shadow_o_data == shadow_M_AXI_AWVALID_wire
shadow_o_data == shadow_M_AXI_AWREADY_wire
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_WREADY_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_M_AXI_BREADY_wire
shadow_o_data == shadow_M_AXI_ARLOCK_wire
shadow_o_data == shadow_M_AXI_ARVALID_wire
shadow_o_data == shadow_M_AXI_ARREADY_wire
shadow_o_data == shadow_M_AXI_RLAST_wire
shadow_o_data == shadow_M_AXI_RVALID_wire
shadow_o_data == shadow_M_AXI_RREADY_wire
shadow_o_data == shadow_M_AXI_AWLOCK_INT
shadow_o_data == shadow_M_AXI_ARLOCK_INT
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_AR_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_R_STATE
shadow_o_data == shadow_AW_ILLEGAL_REQ
shadow_o_data == shadow_AR_ILLEGAL_REQ
shadow_o_data == shadow_W_DATA_TO_SERVE
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_W_CH_EN
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AR_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == shadow_AR_CH_DIS
shadow_o_data == shadow_AW_EN_RST
shadow_o_data == shadow_AR_EN_RST
shadow_o_data == shadow_AW_ADDR_VALID_FLAG
shadow_o_data == shadow_AR_ADDR_VALID_FLAG
ARESETN == 1
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_AWVALID == 0
S_AXI_CTRL_WDATA one of { 0, 1, 4294967295L }
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_BVALID one of { -1, 0 }
w_start_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_RDATA one of { 0, 3 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
axi_awaddr one of { -1, 0, 4 }
reg00_config one of { -1, 4294967295L }
reg03_r_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
M_AXI_ARLEN_wire == 8
M_AXI_ARVALID_wire one of { -1, 0, 1 }
AR_ILL_TRANS_FIL_PTR one of { -1, 1, 4 }
AW_HIGH_ADDR one of { -1, 36 }
internal_data one of { -1, 65535 }
shadow_o_data == 0
shadow_w_phase_wire == 1
DERIVED_taint_reg_count == 1
DERIVED_taint_reg_delta == 0
S_AXI_CTRL_AWADDR % AR_ILL_TRANS_FIL_PTR == 0
S_AXI_CTRL_WDATA % M_AXI_RREADY == 0
S_AXI_CTRL_BVALID % M_AXI_ARADDR_wire == 0
S_AXI_CTRL_BVALID % AR_ILL_TRANS_FIL_PTR == 0
S_AXI_CTRL_BVALID % AR_HIGH_ADDR == 0
r_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire % M_AXI_RREADY == 0
M_AXI_ARADDR % M_AXI_RREADY == 0
M_AXI_ARADDR % M_AXI_ARADDR_wire == 0
M_AXI_ARLEN % M_AXI_RREADY == 0
M_AXI_ARLEN % byte_index == 0
M_AXI_ARLEN % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARSIZE % M_AXI_RREADY == 0
M_AXI_ARBURST % M_AXI_RREADY == 0
M_AXI_ARCACHE % M_AXI_RREADY == 0
axi_awaddr % M_AXI_RREADY == 0
reg03_r_anomaly % M_AXI_RREADY == 0
M_AXI_ARADDR_wire % M_AXI_RREADY == 0
M_AXI_ARVALID_wire % M_AXI_RREADY == 0
AR_ILL_TRANS_FIL_PTR % M_AXI_RREADY == 0
AR_ADDR_VALID % M_AXI_RREADY == 0
AR_HIGH_ADDR % M_AXI_RREADY == 0
o_data % AR_ILL_TRANS_FIL_PTR == 0
axi_awaddr % byte_index == 0
axi_awaddr % AR_ILL_TRANS_FIL_PTR == 0
reg03_r_anomaly % byte_index == 0
reg03_r_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg06_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg10_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg22_w_config % AR_ILL_TRANS_FIL_PTR == 0
reg25_w_config % AR_ILL_TRANS_FIL_PTR == 0
byte_index % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARVALID_wire % AR_ILL_TRANS_FIL_PTR == 0
AW_HIGH_ADDR % AR_ILL_TRANS_FIL_PTR == 0
===========================================================================
..tick():::EXIT
ARESETN == M_AXI_BREADY
ARESETN == orig(ARESETN)
ARESETN == orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWVALID == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID == r_start_wire
S_AXI_CTRL_AWVALID == reset_wire
S_AXI_CTRL_AWVALID == w_done_wire
S_AXI_CTRL_AWVALID == M_AXI_WVALID
S_AXI_CTRL_AWVALID == M_AXI_BVALID
S_AXI_CTRL_AWVALID == M_AXI_RLAST
S_AXI_CTRL_AWVALID == M_AXI_RVALID
S_AXI_CTRL_AWVALID == i_config
S_AXI_CTRL_AWVALID == reg01_config
S_AXI_CTRL_AWVALID == M_AXI_WVALID_wire
S_AXI_CTRL_AWVALID == M_AXI_BRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_BVALID_wire
S_AXI_CTRL_AWVALID == B_STATE
S_AXI_CTRL_AWVALID == AW_EN_RST
S_AXI_CTRL_AWVALID == AR_EN_RST
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWVALID == orig(r_start_wire)
S_AXI_CTRL_AWVALID == orig(reset_wire)
S_AXI_CTRL_AWVALID == orig(w_done_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_WVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_BVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_RLAST)
S_AXI_CTRL_AWVALID == orig(M_AXI_RVALID)
S_AXI_CTRL_AWVALID == orig(i_config)
S_AXI_CTRL_AWVALID == orig(reg01_config)
S_AXI_CTRL_AWVALID == orig(M_AXI_WVALID_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWVALID == orig(B_STATE)
S_AXI_CTRL_AWVALID == orig(AW_EN_RST)
S_AXI_CTRL_AWVALID == orig(AR_EN_RST)
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID == M_AXI_AWADDR
S_AXI_CTRL_BVALID == M_AXI_AWLEN
S_AXI_CTRL_BVALID == M_AXI_AWSIZE
S_AXI_CTRL_BVALID == M_AXI_AWBURST
S_AXI_CTRL_BVALID == M_AXI_AWCACHE
S_AXI_CTRL_BVALID == M_AXI_AWVALID
S_AXI_CTRL_BVALID == M_AXI_WDATA
S_AXI_CTRL_BVALID == M_AXI_WSTRB
S_AXI_CTRL_BVALID == M_AXI_WLAST
S_AXI_CTRL_BVALID == M_AXI_ARID
S_AXI_CTRL_BVALID == M_AXI_ARVALID
S_AXI_CTRL_BVALID == reg02_r_anomaly
S_AXI_CTRL_BVALID == reg04_w_anomaly
S_AXI_CTRL_BVALID == reg05_w_anomaly
S_AXI_CTRL_BVALID == M_AXI_AWADDR_wire
S_AXI_CTRL_BVALID == M_AXI_AWVALID_wire
S_AXI_CTRL_BVALID == M_AXI_WDATA_wire
S_AXI_CTRL_BVALID == M_AXI_WLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RRESP_wire
S_AXI_CTRL_BVALID == M_AXI_RLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RVALID_wire
S_AXI_CTRL_BVALID == AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_STATE
S_AXI_CTRL_BVALID == AR_STATE
S_AXI_CTRL_BVALID == R_STATE
S_AXI_CTRL_BVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_BVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_BVALID == W_DATA_TO_SERVE
S_AXI_CTRL_BVALID == W_B_TO_SERVE
S_AXI_CTRL_BVALID == W_CH_EN
S_AXI_CTRL_BVALID == AW_CH_DIS
S_AXI_CTRL_BVALID == reg0_config
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_BVALID == orig(M_AXI_AWADDR)
S_AXI_CTRL_BVALID == orig(M_AXI_AWLEN)
S_AXI_CTRL_BVALID == orig(M_AXI_AWSIZE)
S_AXI_CTRL_BVALID == orig(M_AXI_AWBURST)
S_AXI_CTRL_BVALID == orig(M_AXI_AWCACHE)
S_AXI_CTRL_BVALID == orig(M_AXI_AWVALID)
S_AXI_CTRL_BVALID == orig(M_AXI_WDATA)
S_AXI_CTRL_BVALID == orig(M_AXI_WSTRB)
S_AXI_CTRL_BVALID == orig(M_AXI_WLAST)
S_AXI_CTRL_BVALID == orig(M_AXI_ARID)
S_AXI_CTRL_BVALID == orig(M_AXI_ARVALID)
S_AXI_CTRL_BVALID == orig(reg02_r_anomaly)
S_AXI_CTRL_BVALID == orig(reg04_w_anomaly)
S_AXI_CTRL_BVALID == orig(reg05_w_anomaly)
S_AXI_CTRL_BVALID == orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_WDATA_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_WLAST_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RRESP_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RLAST_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RVALID_wire)
S_AXI_CTRL_BVALID == orig(AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_BVALID == orig(AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_BVALID == orig(AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BVALID == orig(AW_STATE)
S_AXI_CTRL_BVALID == orig(AR_STATE)
S_AXI_CTRL_BVALID == orig(R_STATE)
S_AXI_CTRL_BVALID == orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_BVALID == orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_BVALID == orig(W_DATA_TO_SERVE)
S_AXI_CTRL_BVALID == orig(W_B_TO_SERVE)
S_AXI_CTRL_BVALID == orig(W_CH_EN)
S_AXI_CTRL_BVALID == orig(AW_CH_DIS)
S_AXI_CTRL_BVALID == orig(reg0_config)
w_start_wire == orig(w_start_wire)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == orig(w_base_addr_wire)
r_done_wire == orig(r_done_wire)
M_AXI_ARADDR == orig(M_AXI_ARADDR)
M_AXI_ARLEN == orig(M_AXI_ARLEN)
M_AXI_ARSIZE == orig(M_AXI_ARSIZE)
M_AXI_ARBURST == M_AXI_ARREADY_wire
M_AXI_ARBURST == AR_CH_EN
M_AXI_ARBURST == AR_ADDR_VALID_FLAG
M_AXI_ARBURST == orig(M_AXI_ARBURST)
M_AXI_ARBURST == orig(M_AXI_ARREADY_wire)
M_AXI_ARBURST == orig(AR_CH_EN)
M_AXI_ARBURST == orig(AR_ADDR_VALID_FLAG)
M_AXI_ARCACHE == orig(M_AXI_ARCACHE)
M_AXI_RDATA == orig(M_AXI_RDATA)
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AW_ADDR_VALID
M_AXI_RREADY == AW_ADDR_VALID_FLAG
M_AXI_RREADY == orig(M_AXI_RREADY)
M_AXI_RREADY == orig(aw_en)
M_AXI_RREADY == orig(M_AXI_AWREADY_wire)
M_AXI_RREADY == orig(M_AXI_RREADY_wire)
M_AXI_RREADY == orig(AW_CH_EN)
M_AXI_RREADY == orig(AW_ADDR_VALID)
M_AXI_RREADY == orig(AW_ADDR_VALID_FLAG)
o_data == orig(o_data)
axi_awaddr == orig(axi_awaddr)
reg00_config == orig(reg00_config)
reg03_r_anomaly == orig(reg03_r_anomaly)
reg06_r_config == orig(reg06_r_config)
reg10_r_config == orig(reg10_r_config)
reg22_w_config == orig(reg22_w_config)
reg25_w_config == orig(reg25_w_config)
reg_data_out == orig(reg_data_out)
byte_index == orig(byte_index)
M_AXI_ARADDR_wire == orig(M_AXI_ARADDR_wire)
M_AXI_ARLEN_wire == orig(M_AXI_ARLEN_wire)
M_AXI_ARVALID_wire == AR_CH_DIS
M_AXI_ARVALID_wire == orig(M_AXI_ARVALID_wire)
M_AXI_ARVALID_wire == orig(AR_CH_DIS)
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_FIL_PTR)
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_SRV_PTR)
AR_ADDR_VALID == orig(AR_ADDR_VALID)
AW_HIGH_ADDR == orig(AW_HIGH_ADDR)
AR_HIGH_ADDR == orig(AR_HIGH_ADDR)
internal_data == orig(internal_data)
shadow_o_data == shadow_S_AXI_CTRL_WDATA
shadow_o_data == shadow_S_AXI_CTRL_AWPROT
shadow_o_data == shadow_S_AXI_CTRL_AWADDR
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_S_AXI_CTRL_RRESP
shadow_o_data == shadow_S_AXI_CTRL_RDATA
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_S_AXI_CTRL_ARPROT
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_S_AXI_CTRL_ARADDR
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_M_AXI_WSTRB
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_M_AXI_WDATA
shadow_o_data == shadow_S_AXI_CTRL_BRESP
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_S_AXI_CTRL_WSTRB
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_ACLK
shadow_o_data == shadow_ARESETN
shadow_o_data == shadow_INTR_LINE_R
shadow_o_data == shadow_INTR_LINE_W
shadow_o_data == shadow_S_AXI_CTRL_AWVALID
shadow_o_data == shadow_S_AXI_CTRL_AWREADY
shadow_o_data == shadow_S_AXI_CTRL_WVALID
shadow_o_data == shadow_S_AXI_CTRL_WREADY
shadow_o_data == shadow_S_AXI_CTRL_BVALID
shadow_o_data == shadow_S_AXI_CTRL_BREADY
shadow_o_data == shadow_S_AXI_CTRL_ARVALID
shadow_o_data == shadow_S_AXI_CTRL_ARREADY
shadow_o_data == shadow_S_AXI_CTRL_RVALID
shadow_o_data == shadow_S_AXI_CTRL_RREADY
shadow_o_data == shadow_r_start_wire
shadow_o_data == shadow_w_start_wire
shadow_o_data == shadow_reset_wire
shadow_o_data == shadow_data_val_wire
shadow_o_data == shadow_w_done_wire
shadow_o_data == shadow_r_done_wire
shadow_o_data == shadow_M_AXI_AWLOCK
shadow_o_data == shadow_M_AXI_AWVALID
shadow_o_data == shadow_M_AXI_AWREADY
shadow_o_data == shadow_M_AXI_WLAST
shadow_o_data == shadow_M_AXI_WVALID
shadow_o_data == shadow_M_AXI_WREADY
shadow_o_data == shadow_M_AXI_BVALID
shadow_o_data == shadow_M_AXI_BREADY
shadow_o_data == shadow_M_AXI_ARLOCK
shadow_o_data == shadow_M_AXI_ARVALID
shadow_o_data == shadow_M_AXI_ARREADY
shadow_o_data == shadow_M_AXI_RLAST
shadow_o_data == shadow_M_AXI_RVALID
shadow_o_data == shadow_M_AXI_RREADY
shadow_o_data == shadow_i_config
shadow_o_data == shadow_axi_awready
shadow_o_data == shadow_axi_wready
shadow_o_data == shadow_axi_bvalid
shadow_o_data == shadow_axi_arready
shadow_o_data == shadow_axi_rvalid
shadow_o_data == shadow_regXX_rden
shadow_o_data == shadow_regXX_wren
shadow_o_data == shadow_aw_en
shadow_o_data == shadow_M_AXI_AWLOCK_wire
shadow_o_data == shadow_M_AXI_AWREADY_wire
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_WREADY_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_M_AXI_BREADY_wire
shadow_o_data == shadow_M_AXI_ARLOCK_wire
shadow_o_data == shadow_M_AXI_ARVALID_wire
shadow_o_data == shadow_M_AXI_ARREADY_wire
shadow_o_data == shadow_M_AXI_RLAST_wire
shadow_o_data == shadow_M_AXI_RVALID_wire
shadow_o_data == shadow_M_AXI_RREADY_wire
shadow_o_data == shadow_M_AXI_AWLOCK_INT
shadow_o_data == shadow_M_AXI_ARLOCK_INT
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_AR_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_R_STATE
shadow_o_data == shadow_AW_ILLEGAL_REQ
shadow_o_data == shadow_AR_ILLEGAL_REQ
shadow_o_data == shadow_W_DATA_TO_SERVE
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_W_CH_EN
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AR_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == shadow_AR_CH_DIS
shadow_o_data == shadow_AW_EN_RST
shadow_o_data == shadow_AR_EN_RST
shadow_o_data == shadow_AR_ADDR_VALID_FLAG
shadow_o_data == orig(shadow_o_data)
shadow_o_data == orig(shadow_S_AXI_CTRL_WDATA)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWPROT)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWADDR)
shadow_o_data == orig(shadow_w_burst_len_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR)
shadow_o_data == orig(shadow_reg16_r_config)
shadow_o_data == orig(shadow_reg17_r_config)
shadow_o_data == orig(shadow_r_burst_len_wire)
shadow_o_data == orig(shadow_w_num_trans_wire)
shadow_o_data == orig(shadow_r_num_trans_wire)
shadow_o_data == orig(shadow_w_base_addr_wire)
shadow_o_data == orig(shadow_r_base_addr_wire)
shadow_o_data == orig(shadow_S_AXI_CTRL_RRESP)
shadow_o_data == orig(shadow_S_AXI_CTRL_RDATA)
shadow_o_data == orig(shadow_M_AXI_RUSER)
shadow_o_data == orig(shadow_M_AXI_RRESP)
shadow_o_data == orig(shadow_M_AXI_RDATA)
shadow_o_data == orig(shadow_M_AXI_RID)
shadow_o_data == orig(shadow_M_AXI_ARUSER)
shadow_o_data == orig(shadow_M_AXI_ARQOS)
shadow_o_data == orig(shadow_M_AXI_ARPROT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE)
shadow_o_data == orig(shadow_M_AXI_ARBURST)
shadow_o_data == orig(shadow_M_AXI_ARSIZE)
shadow_o_data == orig(shadow_M_AXI_ARLEN)
shadow_o_data == orig(shadow_M_AXI_ARADDR)
shadow_o_data == orig(shadow_internal_data)
shadow_o_data == orig(shadow_reg0_config)
shadow_o_data == orig(shadow_w_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_AW_ADDR_VALID)
shadow_o_data == orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AR_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_M_AXI_ARUSER_INT)
shadow_o_data == orig(shadow_M_AXI_ARQOS_INT)
shadow_o_data == orig(shadow_M_AXI_ARPROT_INT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_ARBURST_INT)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_ARLEN_INT)
shadow_o_data == orig(shadow_M_AXI_ARADDR_INT)
shadow_o_data == orig(shadow_M_AXI_ARID_INT)
shadow_o_data == orig(shadow_M_AXI_AWUSER_INT)
shadow_o_data == orig(shadow_M_AXI_AWQOS_INT)
shadow_o_data == orig(shadow_M_AXI_AWPROT_INT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_AWBURST_INT)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_AWLEN_INT)
shadow_o_data == orig(shadow_M_AXI_AWADDR_INT)
shadow_o_data == orig(shadow_M_AXI_AWID_INT)
shadow_o_data == orig(shadow_M_AXI_RUSER_wire)
shadow_o_data == orig(shadow_M_AXI_RRESP_wire)
shadow_o_data == orig(shadow_M_AXI_RDATA_wire)
shadow_o_data == orig(shadow_M_AXI_RID_wire)
shadow_o_data == orig(shadow_M_AXI_ARUSER_wire)
shadow_o_data == orig(shadow_M_AXI_ARQOS_wire)
shadow_o_data == orig(shadow_M_AXI_ARPROT_wire)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_ARBURST_wire)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_ARLEN_wire)
shadow_o_data == orig(shadow_M_AXI_ARADDR_wire)
shadow_o_data == orig(shadow_M_AXI_ARID_wire)
shadow_o_data == orig(shadow_M_AXI_BUSER_wire)
shadow_o_data == orig(shadow_M_AXI_BRESP_wire)
shadow_o_data == orig(shadow_M_AXI_BID_wire)
shadow_o_data == orig(shadow_M_AXI_WUSER_wire)
shadow_o_data == orig(shadow_M_AXI_WSTRB_wire)
shadow_o_data == orig(shadow_M_AXI_WDATA_wire)
shadow_o_data == orig(shadow_M_AXI_AWUSER_wire)
shadow_o_data == orig(shadow_M_AXI_AWQOS_wire)
shadow_o_data == orig(shadow_M_AXI_AWPROT_wire)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_AWBURST_wire)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_AWLEN_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR_wire)
shadow_o_data == orig(shadow_M_AXI_AWID_wire)
shadow_o_data == orig(shadow_reg_data_out)
shadow_o_data == orig(shadow_reg37_w_config)
shadow_o_data == orig(shadow_reg36_w_config)
shadow_o_data == orig(shadow_reg35_w_config)
shadow_o_data == orig(shadow_reg34_w_config)
shadow_o_data == orig(shadow_reg33_w_config)
shadow_o_data == orig(shadow_reg32_w_config)
shadow_o_data == orig(shadow_reg31_w_config)
shadow_o_data == orig(shadow_reg30_w_config)
shadow_o_data == orig(shadow_reg29_w_config)
shadow_o_data == orig(shadow_reg28_w_config)
shadow_o_data == orig(shadow_reg27_w_config)
shadow_o_data == orig(shadow_reg26_w_config)
shadow_o_data == orig(shadow_reg25_w_config)
shadow_o_data == orig(shadow_reg24_w_config)
shadow_o_data == orig(shadow_reg23_w_config)
shadow_o_data == orig(shadow_reg22_w_config)
shadow_o_data == orig(shadow_reg21_r_config)
shadow_o_data == orig(shadow_reg20_r_config)
shadow_o_data == orig(shadow_reg19_r_config)
shadow_o_data == orig(shadow_reg18_r_config)
shadow_o_data == orig(shadow_axi_awaddr)
shadow_o_data == orig(shadow_axi_bresp)
shadow_o_data == orig(shadow_axi_araddr)
shadow_o_data == orig(shadow_axi_rdata)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARPROT)
shadow_o_data == orig(shadow_reg05_w_anomaly)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARADDR)
shadow_o_data == orig(shadow_reg14_r_config)
shadow_o_data == orig(shadow_M_AXI_ARID)
shadow_o_data == orig(shadow_M_AXI_BUSER)
shadow_o_data == orig(shadow_M_AXI_BRESP)
shadow_o_data == orig(shadow_reg04_w_anomaly)
shadow_o_data == orig(shadow_reg03_r_anomaly)
shadow_o_data == orig(shadow_M_AXI_BID)
shadow_o_data == orig(shadow_M_AXI_WUSER)
shadow_o_data == orig(shadow_M_AXI_WSTRB)
shadow_o_data == orig(shadow_reg06_r_config)
shadow_o_data == orig(shadow_reg10_r_config)
shadow_o_data == orig(shadow_reg09_r_config)
shadow_o_data == orig(shadow_reg08_r_config)
shadow_o_data == orig(shadow_w_displ_wire)
shadow_o_data == orig(shadow_r_displ_wire)
shadow_o_data == orig(shadow_AR_HIGH_ADDR)
shadow_o_data == orig(shadow_AW_HIGH_ADDR)
shadow_o_data == orig(shadow_AR_ADDR_VALID)
shadow_o_data == orig(shadow_reg13_r_config)
shadow_o_data == orig(shadow_M_AXI_WDATA)
shadow_o_data == orig(shadow_S_AXI_CTRL_BRESP)
shadow_o_data == orig(shadow_M_AXI_AWID)
shadow_o_data == orig(shadow_S_AXI_CTRL_WSTRB)
shadow_o_data == orig(shadow_reg11_r_config)
shadow_o_data == orig(shadow_reg07_r_config)
shadow_o_data == orig(shadow_r_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_r_phase_wire)
shadow_o_data == orig(shadow_w_max_outs_wire)
shadow_o_data == orig(shadow_r_max_outs_wire)
shadow_o_data == orig(shadow_reg02_r_anomaly)
shadow_o_data == orig(shadow_reg01_config)
shadow_o_data == orig(shadow_reg00_config)
shadow_o_data == orig(shadow_M_AXI_AWUSER)
shadow_o_data == orig(shadow_M_AXI_AWQOS)
shadow_o_data == orig(shadow_M_AXI_AWPROT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE)
shadow_o_data == orig(shadow_M_AXI_AWBURST)
shadow_o_data == orig(shadow_M_AXI_AWSIZE)
shadow_o_data == orig(shadow_reg15_r_config)
shadow_o_data == orig(shadow_reg12_r_config)
shadow_o_data == orig(shadow_M_AXI_AWLEN)
shadow_o_data == orig(shadow_axi_rresp)
shadow_o_data == orig(shadow_ACLK)
shadow_o_data == orig(shadow_ARESETN)
shadow_o_data == orig(shadow_INTR_LINE_R)
shadow_o_data == orig(shadow_INTR_LINE_W)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_WVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_WREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_BVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_BREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_RVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_RREADY)
shadow_o_data == orig(shadow_r_start_wire)
shadow_o_data == orig(shadow_w_start_wire)
shadow_o_data == orig(shadow_reset_wire)
shadow_o_data == orig(shadow_data_val_wire)
shadow_o_data == orig(shadow_w_done_wire)
shadow_o_data == orig(shadow_r_done_wire)
shadow_o_data == orig(shadow_M_AXI_AWLOCK)
shadow_o_data == orig(shadow_M_AXI_AWVALID)
shadow_o_data == orig(shadow_M_AXI_AWREADY)
shadow_o_data == orig(shadow_M_AXI_WLAST)
shadow_o_data == orig(shadow_M_AXI_WVALID)
shadow_o_data == orig(shadow_M_AXI_WREADY)
shadow_o_data == orig(shadow_M_AXI_BVALID)
shadow_o_data == orig(shadow_M_AXI_BREADY)
shadow_o_data == orig(shadow_M_AXI_ARLOCK)
shadow_o_data == orig(shadow_M_AXI_ARVALID)
shadow_o_data == orig(shadow_M_AXI_ARREADY)
shadow_o_data == orig(shadow_M_AXI_RLAST)
shadow_o_data == orig(shadow_M_AXI_RVALID)
shadow_o_data == orig(shadow_M_AXI_RREADY)
shadow_o_data == orig(shadow_i_config)
shadow_o_data == orig(shadow_axi_awready)
shadow_o_data == orig(shadow_axi_wready)
shadow_o_data == orig(shadow_axi_bvalid)
shadow_o_data == orig(shadow_axi_arready)
shadow_o_data == orig(shadow_axi_rvalid)
shadow_o_data == orig(shadow_regXX_rden)
shadow_o_data == orig(shadow_regXX_wren)
shadow_o_data == orig(shadow_aw_en)
shadow_o_data == orig(shadow_M_AXI_AWLOCK_wire)
shadow_o_data == orig(shadow_M_AXI_AWVALID_wire)
shadow_o_data == orig(shadow_M_AXI_AWREADY_wire)
shadow_o_data == orig(shadow_M_AXI_WLAST_wire)
shadow_o_data == orig(shadow_M_AXI_WVALID_wire)
shadow_o_data == orig(shadow_M_AXI_WREADY_wire)
shadow_o_data == orig(shadow_M_AXI_BVALID_wire)
shadow_o_data == orig(shadow_M_AXI_BREADY_wire)
shadow_o_data == orig(shadow_M_AXI_ARLOCK_wire)
shadow_o_data == orig(shadow_M_AXI_ARVALID_wire)
shadow_o_data == orig(shadow_M_AXI_ARREADY_wire)
shadow_o_data == orig(shadow_M_AXI_RLAST_wire)
shadow_o_data == orig(shadow_M_AXI_RVALID_wire)
shadow_o_data == orig(shadow_M_AXI_RREADY_wire)
shadow_o_data == orig(shadow_M_AXI_AWLOCK_INT)
shadow_o_data == orig(shadow_M_AXI_ARLOCK_INT)
shadow_o_data == orig(shadow_AW_STATE)
shadow_o_data == orig(shadow_AR_STATE)
shadow_o_data == orig(shadow_B_STATE)
shadow_o_data == orig(shadow_R_STATE)
shadow_o_data == orig(shadow_AW_ILLEGAL_REQ)
shadow_o_data == orig(shadow_AR_ILLEGAL_REQ)
shadow_o_data == orig(shadow_W_DATA_TO_SERVE)
shadow_o_data == orig(shadow_W_B_TO_SERVE)
shadow_o_data == orig(shadow_W_CH_EN)
shadow_o_data == orig(shadow_AW_CH_EN)
shadow_o_data == orig(shadow_AR_CH_EN)
shadow_o_data == orig(shadow_AW_CH_DIS)
shadow_o_data == orig(shadow_AR_CH_DIS)
shadow_o_data == orig(shadow_AW_EN_RST)
shadow_o_data == orig(shadow_AR_EN_RST)
shadow_o_data == orig(shadow_AW_ADDR_VALID_FLAG)
shadow_o_data == orig(shadow_AR_ADDR_VALID_FLAG)
shadow_AW_ADDR_VALID == shadow_M_AXI_AWADDR_wire
shadow_AW_ADDR_VALID == shadow_AW_HIGH_ADDR
shadow_AW_ADDR_VALID == shadow_w_phase_wire
shadow_AW_ADDR_VALID == shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID == shadow_AW_ADDR_VALID_FLAG
shadow_AW_ADDR_VALID == orig(shadow_w_phase_wire)
ARESETN == 1
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_AWVALID == 0
S_AXI_CTRL_WDATA one of { 0, 1, 4294967295L }
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_BVALID one of { -1, 0 }
w_start_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_RDATA one of { 0, 3 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
axi_awaddr one of { -1, 0, 4 }
reg00_config one of { -1, 4294967295L }
reg03_r_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
M_AXI_ARLEN_wire == 8
M_AXI_ARVALID_wire one of { -1, 0, 1 }
AR_ILL_TRANS_FIL_PTR one of { -1, 1, 4 }
AW_HIGH_ADDR one of { -1, 36 }
internal_data one of { -1, 65535 }
shadow_o_data == 0
shadow_AW_ADDR_VALID == 1
DERIVED_taint_reg_count == 6
DERIVED_taint_reg_delta == 5
S_AXI_CTRL_AWADDR % AR_ILL_TRANS_FIL_PTR == 0
S_AXI_CTRL_WDATA % M_AXI_RREADY == 0
S_AXI_CTRL_BVALID % M_AXI_ARADDR_wire == 0
S_AXI_CTRL_BVALID % AR_ILL_TRANS_FIL_PTR == 0
S_AXI_CTRL_BVALID % AR_HIGH_ADDR == 0
r_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire % M_AXI_RREADY == 0
M_AXI_ARADDR % M_AXI_RREADY == 0
M_AXI_ARADDR % M_AXI_ARADDR_wire == 0
M_AXI_ARLEN % M_AXI_RREADY == 0
M_AXI_ARLEN % byte_index == 0
M_AXI_ARLEN % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARSIZE % M_AXI_RREADY == 0
M_AXI_ARBURST % M_AXI_RREADY == 0
M_AXI_ARCACHE % M_AXI_RREADY == 0
axi_awaddr % M_AXI_RREADY == 0
reg03_r_anomaly % M_AXI_RREADY == 0
M_AXI_ARADDR_wire % M_AXI_RREADY == 0
M_AXI_ARVALID_wire % M_AXI_RREADY == 0
AR_ILL_TRANS_FIL_PTR % M_AXI_RREADY == 0
AR_ADDR_VALID % M_AXI_RREADY == 0
AR_HIGH_ADDR % M_AXI_RREADY == 0
o_data % AR_ILL_TRANS_FIL_PTR == 0
axi_awaddr % byte_index == 0
axi_awaddr % AR_ILL_TRANS_FIL_PTR == 0
reg03_r_anomaly % byte_index == 0
reg03_r_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg06_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg10_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg22_w_config % AR_ILL_TRANS_FIL_PTR == 0
reg25_w_config % AR_ILL_TRANS_FIL_PTR == 0
byte_index % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARVALID_wire % AR_ILL_TRANS_FIL_PTR == 0
AW_HIGH_ADDR % AR_ILL_TRANS_FIL_PTR == 0
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
Exiting Daikon.
