// Seed: 499689295
module module_0;
  assign id_1 = 1 - id_1 && 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'b0 ? 1 : 1;
  module_0();
  task id_11;
    begin
      if (1 && 1 && 1'b0) id_9 <= ~id_1 | id_2;
      else begin
        id_4 <= id_2;
      end
    end
  endtask
  always @(*) begin
    id_11 = #(1) id_8;
  end
endmodule
