; BTOR description generated by Yosys 0.37+34 (git sha1 80511ced7, clang 14.0.0-1ubuntu1.1 -fPIC -Os) for module singleModuleFPM.
1 sort bitvec 32
2 input 1 B ; 2cyclemul.v:3.29-3.30
3 input 1 A ; 2cyclemul.v:3.26-3.27
4 sort bitvec 1
5 input 4 enable ; 2cyclemul.v:2.23-2.29
6 input 4 reset ; 2cyclemul.v:2.16-2.21
7 input 4 clk ; 2cyclemul.v:2.11-2.14
8 state 4
9 output 8 overflow ; 2cyclemul.v:5.16-5.24
10 state 1
11 output 10 result ; 2cyclemul.v:4.31-4.37
12 sort bitvec 23
13 const 4 0
14 sort bitvec 48
15 state 1 regA
16 const 4 1
17 slice 12 15 22 0
18 sort bitvec 24
19 concat 18 16 17
20 slice 12 15 22 0
21 concat 18 13 20
22 sort bitvec 8
23 slice 22 15 30 23
24 redor 4 23
25 not 4 24 $eq$2cyclemul.v:32$8 ; 2cyclemul.v:32.18-32.37
26 ite 18 25 21 19 $ternary$2cyclemul.v:32$9 ; 2cyclemul.v:32.17-32.80
27 uext 14 26 24
28 state 1 regB
29 slice 12 28 22 0
30 concat 18 16 29
31 slice 12 28 22 0
32 concat 18 13 31
33 slice 22 28 30 23
34 redor 4 33
35 not 4 34 $eq$2cyclemul.v:33$10 ; 2cyclemul.v:33.18-33.37
36 ite 18 35 32 30 $ternary$2cyclemul.v:33$11 ; 2cyclemul.v:33.17-33.80
37 uext 14 36 24
38 mul 14 27 37 $mul$2cyclemul.v:34$12 ; 2cyclemul.v:34.31-34.38
39 sort bitvec 47
40 slice 39 38 46 0
41 concat 14 40 13
42 slice 4 38 47 47
43 ite 14 42 38 41 $ternary$2cyclemul.v:35$14 ; 2cyclemul.v:35.40-35.106
44 slice 12 43 46 24
45 uext 1 44 9
46 const 1 00000000000000000000000000000000
47 redor 4 15
48 not 4 47 $eq$2cyclemul.v:30$3 ; 2cyclemul.v:30.24-30.37
49 redor 4 28
50 not 4 49 $eq$2cyclemul.v:30$4 ; 2cyclemul.v:30.41-30.54
51 or 4 48 50 $logic_or$2cyclemul.v:30$5 ; 2cyclemul.v:30.24-30.54
52 ite 1 51 46 45 $ternary$2cyclemul.v:36$16 ; 2cyclemul.v:36.17-36.64
53 slice 12 52 22 0
54 uext 12 53 0 MR ; 2cyclemul.v:28.17-28.19
55 uext 14 43 0 mantissaProductNormalized ; 2cyclemul.v:27.35-27.60
56 uext 14 38 0 mantissasProduct ; 2cyclemul.v:27.17-27.33
57 uext 18 36 0 MB ; 2cyclemul.v:26.21-26.23
58 uext 18 26 0 MA ; 2cyclemul.v:26.17-26.19
59 sort bitvec 9
60 uext 1 23 24
61 uext 1 33 24
62 add 1 60 61 $add$2cyclemul.v:37$17 ; 2cyclemul.v:37.33-37.58
63 const 22 01111111
64 uext 1 63 24
65 sub 1 62 64 $sub$2cyclemul.v:37$18 ; 2cyclemul.v:37.33-37.72
66 uext 1 42 31
67 add 1 65 66 $add$2cyclemul.v:37$19 ; 2cyclemul.v:37.33-37.95
68 ite 1 51 46 67 $ternary$2cyclemul.v:37$20 ; 2cyclemul.v:37.17-37.96
69 slice 59 68 8 0
70 uext 59 69 0 ER ; 2cyclemul.v:25.16-25.18
71 uext 4 51 0 zeroFlag ; 2cyclemul.v:24.14-24.22
72 slice 4 15 31 31
73 uext 1 72 31
74 slice 4 28 31 31
75 uext 1 74 31
76 xor 1 73 75 $xor$2cyclemul.v:31$6 ; 2cyclemul.v:31.33-31.52
77 ite 1 51 46 76 $ternary$2cyclemul.v:31$7 ; 2cyclemul.v:31.17-31.53
78 slice 4 77 0 0
79 uext 4 78 0 SR ; 2cyclemul.v:24.10-24.12
80 slice 4 68 8 8
81 not 4 51 $logic_not$2cyclemul.v:38$21 ; 2cyclemul.v:38.36-38.45
82 and 4 80 81 $and$2cyclemul.v:38$22 ; 2cyclemul.v:38.26-38.45
83 uext 4 82 0 regOverflow ; 2cyclemul.v:9.10-9.21
84 slice 12 52 22 0
85 slice 22 68 7 0
86 sort bitvec 31
87 concat 86 85 84
88 slice 4 77 0 0
89 concat 1 88 87
90 uext 1 89 0 regOut ; 2cyclemul.v:8.24-8.30
91 ite 4 5 82 8 $procmux$24 ; 2cyclemul.v:42.13-42.19|2cyclemul.v:42.9-45.12
92 next 4 8 91 $procdff$51 ; 2cyclemul.v:41.5-46.8
93 ite 1 5 89 10 $procmux$26 ; 2cyclemul.v:42.13-42.19|2cyclemul.v:42.9-45.12
94 next 1 10 93 $procdff$50 ; 2cyclemul.v:41.5-46.8
95 ite 1 5 3 15 $procmux$30 ; 2cyclemul.v:18.11-18.17|2cyclemul.v:18.7-21.12
96 next 1 15 95 $procdff$52 ; 2cyclemul.v:17.5-22.8
97 ite 1 5 2 28 $procmux$28 ; 2cyclemul.v:18.11-18.17|2cyclemul.v:18.7-21.12
98 next 1 28 97 $procdff$53 ; 2cyclemul.v:17.5-22.8
; end of yosys output
