

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Wed Mar  6 03:02:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24579|    24579|  81.922 us|  81.922 us|  24579|  24579|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |    24577|    24577|         5|          3|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln8"   --->   Operation 9 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i59 %sext_ln8_read"   --->   Operation 10 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_10, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln8 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i256 %gmem0, i64 %sext_ln8_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 17 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln8 = add i14 %i_2, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 19 'add' 'add_ln8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 20 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln8 = store i14 %add_ln8, i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 22 [1/1] (2.43ns)   --->   "%gmem0_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 22 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln8)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 23 [1/1] (2.43ns)   --->   "%gmem0_addr_read_2 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 23 'read' 'gmem0_addr_read_2' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.25>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i14 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 24 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:9]   --->   Operation 25 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 26 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i768 %in_buf, i64 0, i64 %zext_ln8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 27 'getelementptr' 'in_buf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i256.i256, i256 %gmem0_addr_read_2, i256 %gmem0_addr_read_1, i256 %gmem0_addr_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.25ns)   --->   "%store_ln12 = store i768 %tmp, i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 29 'store' 'store_ln12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.652ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8) on local variable 'i' [11]  (0 ns)
	'icmp' operation ('icmp_ln8', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8) [13]  (0.652 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8) [12]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) [22]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_1', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) [23]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_2', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) [24]  (2.43 ns)

 <State 5>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_buf_addr', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) [21]  (0 ns)
	'store' operation ('store_ln12', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12) of variable 'tmp', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12 on array 'in_buf' [26]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
