/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8380
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8380_SOC_REG_DEFINITION_H__
#define __RTL8380_SOC_REG_DEFINITION_H__

/*
 * Feature: Global Memory Control
 */
#define RTL8380_MEM_CTRL_ADDR                                                                                  (0x1000)
  #define RTL8380_MEM_CTRL_DRAMTYPE_OFFSET                                                                     (28)
  #define RTL8380_MEM_CTRL_DRAMTYPE_MASK                                                                       (0xF << RTL8380_MEM_CTRL_DRAMTYPE_OFFSET)
  #define RTL8380_MEM_CTRL_BOOTSEL_OFFSET                                                                      (24)
  #define RTL8380_MEM_CTRL_BOOTSEL_MASK                                                                        (0xF << RTL8380_MEM_CTRL_BOOTSEL_OFFSET)
  #define RTL8380_MEM_CTRL_IPREF_OFFSET                                                                        (23)
  #define RTL8380_MEM_CTRL_IPREF_MASK                                                                          (0x1 << RTL8380_MEM_CTRL_IPREF_OFFSET)
  #define RTL8380_MEM_CTRL_DPREF_OFFSET                                                                        (22)
  #define RTL8380_MEM_CTRL_DPREF_MASK                                                                          (0x1 << RTL8380_MEM_CTRL_DPREF_OFFSET)
  #define RTL8380_MEM_CTRL_EEPROMTYPE_OFFSET                                                                   (21)
  #define RTL8380_MEM_CTRL_EEPROMTYPE_MASK                                                                     (0x1 << RTL8380_MEM_CTRL_EEPROMTYPE_OFFSET)
  #define RTL8380_MEM_CTRL_D_SIGNAL_OFFSET                                                                     (20)
  #define RTL8380_MEM_CTRL_D_SIGNAL_MASK                                                                       (0x1 << RTL8380_MEM_CTRL_D_SIGNAL_OFFSET)
  #define RTL8380_MEM_CTRL_FLASH_MAP0_DIS_OFFSET                                                               (19)
  #define RTL8380_MEM_CTRL_FLASH_MAP0_DIS_MASK                                                                 (0x1 << RTL8380_MEM_CTRL_FLASH_MAP0_DIS_OFFSET)
  #define RTL8380_MEM_CTRL_FLASH_MAP1_DIS_OFFSET                                                               (18)
  #define RTL8380_MEM_CTRL_FLASH_MAP1_DIS_MASK                                                                 (0x1 << RTL8380_MEM_CTRL_FLASH_MAP1_DIS_OFFSET)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_17_15_OFFSET                                                           (15)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_17_15_MASK                                                             (0x7 << RTL8380_MEM_CTRL_MUST_BE_ZERO_17_15_OFFSET)
  #define RTL8380_MEM_CTRL_D_INIT_TRIG_OFFSET                                                                  (14)
  #define RTL8380_MEM_CTRL_D_INIT_TRIG_MASK                                                                    (0x1 << RTL8380_MEM_CTRL_D_INIT_TRIG_OFFSET)
  #define RTL8380_MEM_CTRL_LX0_FRQ_SLOWER_OFFSET                                                               (13)
  #define RTL8380_MEM_CTRL_LX0_FRQ_SLOWER_MASK                                                                 (0x1 << RTL8380_MEM_CTRL_LX0_FRQ_SLOWER_OFFSET)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_12_10_OFFSET                                                           (10)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_12_10_MASK                                                             (0x7 << RTL8380_MEM_CTRL_MUST_BE_ZERO_12_10_OFFSET)
  #define RTL8380_MEM_CTRL_OCP0_FRQ_SLOWER_OFFSET                                                              (9)
  #define RTL8380_MEM_CTRL_OCP0_FRQ_SLOWER_MASK                                                                (0x1 << RTL8380_MEM_CTRL_OCP0_FRQ_SLOWER_OFFSET)
  #define RTL8380_MEM_CTRL_OCP1_RBF_MASK_EN_OFFSET                                                             (8)
  #define RTL8380_MEM_CTRL_OCP1_RBF_MASK_EN_MASK                                                               (0x1 << RTL8380_MEM_CTRL_OCP1_RBF_MASK_EN_OFFSET)
  #define RTL8380_MEM_CTRL_OCP0_RBF_MASK_EN_OFFSET                                                             (7)
  #define RTL8380_MEM_CTRL_OCP0_RBF_MASK_EN_MASK                                                               (0x1 << RTL8380_MEM_CTRL_OCP0_RBF_MASK_EN_OFFSET)
  #define RTL8380_MEM_CTRL_OCP1_RBF_F_DIS_OFFSET                                                               (6)
  #define RTL8380_MEM_CTRL_OCP1_RBF_F_DIS_MASK                                                                 (0x1 << RTL8380_MEM_CTRL_OCP1_RBF_F_DIS_OFFSET)
  #define RTL8380_MEM_CTRL_OCP0_RBF_F_DIS_OFFSET                                                               (5)
  #define RTL8380_MEM_CTRL_OCP0_RBF_F_DIS_MASK                                                                 (0x1 << RTL8380_MEM_CTRL_OCP0_RBF_F_DIS_OFFSET)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_4_0_OFFSET                                                             (0)
  #define RTL8380_MEM_CTRL_MUST_BE_ZERO_4_0_MASK                                                               (0x1F << RTL8380_MEM_CTRL_MUST_BE_ZERO_4_0_OFFSET)

#define RTL8380_DRAM_CFG_ADDR                                                                                  (0x1004)
  #define RTL8380_DRAM_CFG_LX_JITTER_TOL_EN_OFFSET                                                             (31)
  #define RTL8380_DRAM_CFG_LX_JITTER_TOL_EN_MASK                                                               (0x1 << RTL8380_DRAM_CFG_LX_JITTER_TOL_EN_OFFSET)
  #define RTL8380_DRAM_CFG_LX_IMPRECISE_OFFSET                                                                 (30)
  #define RTL8380_DRAM_CFG_LX_IMPRECISE_MASK                                                                   (0x1 << RTL8380_DRAM_CFG_LX_IMPRECISE_OFFSET)
  #define RTL8380_DRAM_CFG_BANKCNT_OFFSET                                                                      (28)
  #define RTL8380_DRAM_CFG_BANKCNT_MASK                                                                        (0x3 << RTL8380_DRAM_CFG_BANKCNT_OFFSET)
  #define RTL8380_DRAM_CFG_DUMMY_27_26_OFFSET                                                                  (26)
  #define RTL8380_DRAM_CFG_DUMMY_27_26_MASK                                                                    (0x3 << RTL8380_DRAM_CFG_DUMMY_27_26_OFFSET)
  #define RTL8380_DRAM_CFG_DBUSWID_OFFSET                                                                      (24)
  #define RTL8380_DRAM_CFG_DBUSWID_MASK                                                                        (0x3 << RTL8380_DRAM_CFG_DBUSWID_OFFSET)
  #define RTL8380_DRAM_CFG_ROWCNT_OFFSET                                                                       (20)
  #define RTL8380_DRAM_CFG_ROWCNT_MASK                                                                         (0xF << RTL8380_DRAM_CFG_ROWCNT_OFFSET)
  #define RTL8380_DRAM_CFG_COLCNT_OFFSET                                                                       (16)
  #define RTL8380_DRAM_CFG_COLCNT_MASK                                                                         (0xF << RTL8380_DRAM_CFG_COLCNT_OFFSET)
  #define RTL8380_DRAM_CFG_DCHIPSEL_OFFSET                                                                     (15)
  #define RTL8380_DRAM_CFG_DCHIPSEL_MASK                                                                       (0x1 << RTL8380_DRAM_CFG_DCHIPSEL_OFFSET)
  #define RTL8380_DRAM_CFG_FAST_RX_OFFSET                                                                      (14)
  #define RTL8380_DRAM_CFG_FAST_RX_MASK                                                                        (0x1 << RTL8380_DRAM_CFG_FAST_RX_OFFSET)
  #define RTL8380_DRAM_CFG_BSTREF_OFFSET                                                                       (13)
  #define RTL8380_DRAM_CFG_BSTREF_MASK                                                                         (0x1 << RTL8380_DRAM_CFG_BSTREF_OFFSET)
  #define RTL8380_DRAM_CFG_DUMMY_12_0_OFFSET                                                                   (0)
  #define RTL8380_DRAM_CFG_DUMMY_12_0_MASK                                                                     (0x1FFF << RTL8380_DRAM_CFG_DUMMY_12_0_OFFSET)

#define RTL8380_DRAM_TIMING_0_ADDR                                                                             (0x1008)
  #define RTL8380_DRAM_TIMING_0_T_CAS_OFFSET                                                                   (28)
  #define RTL8380_DRAM_TIMING_0_T_CAS_MASK                                                                     (0xF << RTL8380_DRAM_TIMING_0_T_CAS_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_WR_OFFSET                                                                    (24)
  #define RTL8380_DRAM_TIMING_0_T_WR_MASK                                                                      (0xF << RTL8380_DRAM_TIMING_0_T_WR_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_CWL_OFFSET                                                                   (20)
  #define RTL8380_DRAM_TIMING_0_T_CWL_MASK                                                                     (0xF << RTL8380_DRAM_TIMING_0_T_CWL_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_RTP_OFFSET                                                                   (16)
  #define RTL8380_DRAM_TIMING_0_T_RTP_MASK                                                                     (0xF << RTL8380_DRAM_TIMING_0_T_RTP_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_WTR_OFFSET                                                                   (12)
  #define RTL8380_DRAM_TIMING_0_T_WTR_MASK                                                                     (0xF << RTL8380_DRAM_TIMING_0_T_WTR_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_REFI_OFFSET                                                                  (8)
  #define RTL8380_DRAM_TIMING_0_T_REFI_MASK                                                                    (0xF << RTL8380_DRAM_TIMING_0_T_REFI_OFFSET)
  #define RTL8380_DRAM_TIMING_0_T_REFI_UNIT_OFFSET                                                             (4)
  #define RTL8380_DRAM_TIMING_0_T_REFI_UNIT_MASK                                                               (0xF << RTL8380_DRAM_TIMING_0_T_REFI_UNIT_OFFSET)
  #define RTL8380_DRAM_TIMING_0_DUMMY_3_0_OFFSET                                                               (0)
  #define RTL8380_DRAM_TIMING_0_DUMMY_3_0_MASK                                                                 (0xF << RTL8380_DRAM_TIMING_0_DUMMY_3_0_OFFSET)

#define RTL8380_DRAM_TIMING_1_ADDR                                                                             (0x100C)
  #define RTL8380_DRAM_TIMING_1_DUMMY_31_29_OFFSET                                                             (29)
  #define RTL8380_DRAM_TIMING_1_DUMMY_31_29_MASK                                                               (0x7 << RTL8380_DRAM_TIMING_1_DUMMY_31_29_OFFSET)
  #define RTL8380_DRAM_TIMING_1_T_RP_OFFSET                                                                    (24)
  #define RTL8380_DRAM_TIMING_1_T_RP_MASK                                                                      (0x1F << RTL8380_DRAM_TIMING_1_T_RP_OFFSET)
  #define RTL8380_DRAM_TIMING_1_DUMMY_23_21_OFFSET                                                             (21)
  #define RTL8380_DRAM_TIMING_1_DUMMY_23_21_MASK                                                               (0x7 << RTL8380_DRAM_TIMING_1_DUMMY_23_21_OFFSET)
  #define RTL8380_DRAM_TIMING_1_T_RCD_OFFSET                                                                   (16)
  #define RTL8380_DRAM_TIMING_1_T_RCD_MASK                                                                     (0x1F << RTL8380_DRAM_TIMING_1_T_RCD_OFFSET)
  #define RTL8380_DRAM_TIMING_1_DUMMY_15_13_OFFSET                                                             (13)
  #define RTL8380_DRAM_TIMING_1_DUMMY_15_13_MASK                                                               (0x7 << RTL8380_DRAM_TIMING_1_DUMMY_15_13_OFFSET)
  #define RTL8380_DRAM_TIMING_1_T_RRD_OFFSET                                                                   (8)
  #define RTL8380_DRAM_TIMING_1_T_RRD_MASK                                                                     (0x1F << RTL8380_DRAM_TIMING_1_T_RRD_OFFSET)
  #define RTL8380_DRAM_TIMING_1_DUMMY_7_5_OFFSET                                                               (5)
  #define RTL8380_DRAM_TIMING_1_DUMMY_7_5_MASK                                                                 (0x7 << RTL8380_DRAM_TIMING_1_DUMMY_7_5_OFFSET)
  #define RTL8380_DRAM_TIMING_1_T_FAWG_OFFSET                                                                  (0)
  #define RTL8380_DRAM_TIMING_1_T_FAWG_MASK                                                                    (0x1F << RTL8380_DRAM_TIMING_1_T_FAWG_OFFSET)

#define RTL8380_DRAM_TIMING_2_ADDR                                                                             (0x1010)
  #define RTL8380_DRAM_TIMING_2_DUMMY_31_29_OFFSET                                                             (29)
  #define RTL8380_DRAM_TIMING_2_DUMMY_31_29_MASK                                                               (0x7 << RTL8380_DRAM_TIMING_2_DUMMY_31_29_OFFSET)
  #define RTL8380_DRAM_TIMING_2_T_RFC_OFFSET                                                                   (20)
  #define RTL8380_DRAM_TIMING_2_T_RFC_MASK                                                                     (0x1FF << RTL8380_DRAM_TIMING_2_T_RFC_OFFSET)
  #define RTL8380_DRAM_TIMING_2_DUMMY_19_18_OFFSET                                                             (18)
  #define RTL8380_DRAM_TIMING_2_DUMMY_19_18_MASK                                                               (0x3 << RTL8380_DRAM_TIMING_2_DUMMY_19_18_OFFSET)
  #define RTL8380_DRAM_TIMING_2_T_RAS_OFFSET                                                                   (12)
  #define RTL8380_DRAM_TIMING_2_T_RAS_MASK                                                                     (0x3F << RTL8380_DRAM_TIMING_2_T_RAS_OFFSET)
  #define RTL8380_DRAM_TIMING_2_DUMMY_11_0_OFFSET                                                              (0)
  #define RTL8380_DRAM_TIMING_2_DUMMY_11_0_MASK                                                                (0xFFF << RTL8380_DRAM_TIMING_2_DUMMY_11_0_OFFSET)

#define RTL8380_DRAM_MODE_CTRL_ADDR                                                                            (0x101C)
  #define RTL8380_DRAM_MODE_CTRL_DTR_UP_BUSY_MRS_BUSY_OFFSET                                                   (31)
  #define RTL8380_DRAM_MODE_CTRL_DTR_UP_BUSY_MRS_BUSY_MASK                                                     (0x1 << RTL8380_DRAM_MODE_CTRL_DTR_UP_BUSY_MRS_BUSY_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_DIS_DRAM_REF_OFFSET                                                           (24)
  #define RTL8380_DRAM_MODE_CTRL_DIS_DRAM_REF_MASK                                                             (0x1 << RTL8380_DRAM_MODE_CTRL_DIS_DRAM_REF_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_23_21_OFFSET                                                            (21)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_23_21_MASK                                                              (0x7 << RTL8380_DRAM_MODE_CTRL_DUMMY_23_21_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_MR_MODE_EN_OFFSET                                                             (20)
  #define RTL8380_DRAM_MODE_CTRL_MR_MODE_EN_MASK                                                               (0x1 << RTL8380_DRAM_MODE_CTRL_MR_MODE_EN_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_19_18_OFFSET                                                            (18)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_19_18_MASK                                                              (0x3 << RTL8380_DRAM_MODE_CTRL_DUMMY_19_18_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_MR_MODE_OFFSET                                                                (16)
  #define RTL8380_DRAM_MODE_CTRL_MR_MODE_MASK                                                                  (0x3 << RTL8380_DRAM_MODE_CTRL_MR_MODE_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_15_14_OFFSET                                                            (14)
  #define RTL8380_DRAM_MODE_CTRL_DUMMY_15_14_MASK                                                              (0x3 << RTL8380_DRAM_MODE_CTRL_DUMMY_15_14_OFFSET)
  #define RTL8380_DRAM_MODE_CTRL_MR_DATA_OFFSET                                                                (0)
  #define RTL8380_DRAM_MODE_CTRL_MR_DATA_MASK                                                                  (0x3FFF << RTL8380_DRAM_MODE_CTRL_MR_DATA_OFFSET)

#define RTL8380_GLB_INTF_OCP_ARBTR_ADDR                                                                        (0x1020)
  #define RTL8380_GLB_INTF_OCP_ARBTR_OCP_REQ_OFFSET                                                            (0)
  #define RTL8380_GLB_INTF_OCP_ARBTR_OCP_REQ_MASK                                                              (0xFFFFFFFF << RTL8380_GLB_INTF_OCP_ARBTR_OCP_REQ_OFFSET)

#define RTL8380_GLB_INTF_LX_ARBTR_ADDR                                                                         (0x1024)
  #define RTL8380_GLB_INTF_LX_ARBTR_LX_REQ_OFFSET                                                              (0)
  #define RTL8380_GLB_INTF_LX_ARBTR_LX_REQ_MASK                                                                (0xFFFFFFFF << RTL8380_GLB_INTF_LX_ARBTR_LX_REQ_OFFSET)

#define RTL8380_LX0_INTF_ARBTR_ADDR                                                                            (0x1028)
  #define RTL8380_LX0_INTF_ARBTR_LX0_REQ_OFFSET                                                                (0)
  #define RTL8380_LX0_INTF_ARBTR_LX0_REQ_MASK                                                                  (0xFFFFFFFF << RTL8380_LX0_INTF_ARBTR_LX0_REQ_OFFSET)

#define RTL8380_LX1_INTF_ARBTR_ADDR                                                                            (0x102C)
  #define RTL8380_LX1_INTF_ARBTR_LX1_REQ_OFFSET                                                                (0)
  #define RTL8380_LX1_INTF_ARBTR_LX1_REQ_MASK                                                                  (0xFFFFFFFF << RTL8380_LX1_INTF_ARBTR_LX1_REQ_OFFSET)

#define RTL8380_LX2_INTF_ARBTR_ADDR                                                                            (0x1030)
  #define RTL8380_LX2_INTF_ARBTR_LX2_REQ_OFFSET                                                                (0)
  #define RTL8380_LX2_INTF_ARBTR_LX2_REQ_MASK                                                                  (0xFFFFFFFF << RTL8380_LX2_INTF_ARBTR_LX2_REQ_OFFSET)

#define RTL8380_LX3_INTF_ARBTR_ADDR                                                                            (0x1034)
  #define RTL8380_LX3_INTF_ARBTR_LX3_REQ_OFFSET                                                                (0)
  #define RTL8380_LX3_INTF_ARBTR_LX3_REQ_MASK                                                                  (0xFFFFFFFF << RTL8380_LX3_INTF_ARBTR_LX3_REQ_OFFSET)

#define RTL8380_MEM_SPEC_REQ_ADDR                                                                              (0x1038)
  #define RTL8380_MEM_SPEC_REQ_FLUSH_OCP_CMD_OFFSET                                                            (31)
  #define RTL8380_MEM_SPEC_REQ_FLUSH_OCP_CMD_MASK                                                              (0x1 << RTL8380_MEM_SPEC_REQ_FLUSH_OCP_CMD_OFFSET)
  #define RTL8380_MEM_SPEC_REQ_DRAM_CMD_GOING_OFFSET                                                           (30)
  #define RTL8380_MEM_SPEC_REQ_DRAM_CMD_GOING_MASK                                                             (0x1 << RTL8380_MEM_SPEC_REQ_DRAM_CMD_GOING_OFFSET)
  #define RTL8380_MEM_SPEC_REQ_DUMMY_29_0_OFFSET                                                               (0)
  #define RTL8380_MEM_SPEC_REQ_DUMMY_29_0_MASK                                                                 (0x3FFFFFFF << RTL8380_MEM_SPEC_REQ_DUMMY_29_0_OFFSET)

#define RTL8380_MEM_CTRL_DBG_SEL_ADDR                                                                          (0x103C)
  #define RTL8380_MEM_CTRL_DBG_SEL_DBGMEMCTRLSEL_OFFSET                                                        (0)
  #define RTL8380_MEM_CTRL_DBG_SEL_DBGMEMCTRLSEL_MASK                                                          (0xF << RTL8380_MEM_CTRL_DBG_SEL_DBGMEMCTRLSEL_OFFSET)

#define RTL8380_MEM_PWR0_MGMT_ADDR                                                                             (0x1040)
  #define RTL8380_MEM_PWR0_MGMT_PM_MODE_OFFSET                                                                 (28)
  #define RTL8380_MEM_PWR0_MGMT_PM_MODE_MASK                                                                   (0x3 << RTL8380_MEM_PWR0_MGMT_PM_MODE_OFFSET)
  #define RTL8380_MEM_PWR0_MGMT_T_CKE_OFFSET                                                                   (24)
  #define RTL8380_MEM_PWR0_MGMT_T_CKE_MASK                                                                     (0xF << RTL8380_MEM_PWR0_MGMT_T_CKE_OFFSET)
  #define RTL8380_MEM_PWR0_MGMT_TRSD_OFFSET                                                                    (12)
  #define RTL8380_MEM_PWR0_MGMT_TRSD_MASK                                                                      (0x3FF << RTL8380_MEM_PWR0_MGMT_TRSD_OFFSET)
  #define RTL8380_MEM_PWR0_MGMT_T_XSREF_OFFSET                                                                 (0)
  #define RTL8380_MEM_PWR0_MGMT_T_XSREF_MASK                                                                   (0x3FF << RTL8380_MEM_PWR0_MGMT_T_XSREF_OFFSET)

#define RTL8380_MEM_PWR1_MGMT_ADDR                                                                             (0x1044)
  #define RTL8380_MEM_PWR1_MGMT_T_XARD_OFFSET                                                                  (28)
  #define RTL8380_MEM_PWR1_MGMT_T_XARD_MASK                                                                    (0xF << RTL8380_MEM_PWR1_MGMT_T_XARD_OFFSET)
  #define RTL8380_MEM_PWR1_MGMT_T_AXPD_OFFSET                                                                  (24)
  #define RTL8380_MEM_PWR1_MGMT_T_AXPD_MASK                                                                    (0xF << RTL8380_MEM_PWR1_MGMT_T_AXPD_OFFSET)
  #define RTL8380_MEM_PWR1_MGMT_MUST_BE_ZERO_OFFSET                                                            (0)
  #define RTL8380_MEM_PWR1_MGMT_MUST_BE_ZERO_MASK                                                              (0xFFFFFF << RTL8380_MEM_PWR1_MGMT_MUST_BE_ZERO_OFFSET)

#define RTL8380_DRAM_INT_DQS_EN_ADDR                                                                           (0x1050)
  #define RTL8380_DRAM_INT_DQS_EN_DQS0_EN_HCLK_OFFSET                                                          (31)
  #define RTL8380_DRAM_INT_DQS_EN_DQS0_EN_HCLK_MASK                                                            (0x1 << RTL8380_DRAM_INT_DQS_EN_DQS0_EN_HCLK_OFFSET)
  #define RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_30_29_OFFSET                                                    (29)
  #define RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_30_29_MASK                                                      (0x3 << RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_30_29_OFFSET)
  #define RTL8380_DRAM_INT_DQS_EN_DQS0_EN_TAP_OFFSET                                                           (24)
  #define RTL8380_DRAM_INT_DQS_EN_DQS0_EN_TAP_MASK                                                             (0x1F << RTL8380_DRAM_INT_DQS_EN_DQS0_EN_TAP_OFFSET)
  #define RTL8380_DRAM_INT_DQS_EN_DQS1_EN_HCLK_OFFSET                                                          (23)
  #define RTL8380_DRAM_INT_DQS_EN_DQS1_EN_HCLK_MASK                                                            (0x1 << RTL8380_DRAM_INT_DQS_EN_DQS1_EN_HCLK_OFFSET)
  #define RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_22_21_OFFSET                                                    (21)
  #define RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_22_21_MASK                                                      (0x3 << RTL8380_DRAM_INT_DQS_EN_MUST_BE_ZERO_22_21_OFFSET)
  #define RTL8380_DRAM_INT_DQS_EN_DQS1_EN_TAP_OFFSET                                                           (16)
  #define RTL8380_DRAM_INT_DQS_EN_DQS1_EN_TAP_MASK                                                             (0x1F << RTL8380_DRAM_INT_DQS_EN_DQS1_EN_TAP_OFFSET)

#define RTL8380_DRAM_CLK_DLY_ADDR                                                                              (0x1060)
  #define RTL8380_DRAM_CLK_DLY_TX_DELAY_OFFSET                                                                 (27)
  #define RTL8380_DRAM_CLK_DLY_TX_DELAY_MASK                                                                   (0x1F << RTL8380_DRAM_CLK_DLY_TX_DELAY_OFFSET)
  #define RTL8380_DRAM_CLK_DLY_CLK_M_DELAY_OFFSET                                                              (22)
  #define RTL8380_DRAM_CLK_DLY_CLK_M_DELAY_MASK                                                                (0x1F << RTL8380_DRAM_CLK_DLY_CLK_M_DELAY_OFFSET)
  #define RTL8380_DRAM_CLK_DLY_CLK_M_90_DELAY_OFFSET                                                           (17)
  #define RTL8380_DRAM_CLK_DLY_CLK_M_90_DELAY_MASK                                                             (0x1F << RTL8380_DRAM_CLK_DLY_CLK_M_90_DELAY_OFFSET)
  #define RTL8380_DRAM_CLK_DLY_DUMMY_OFFSET                                                                    (0)
  #define RTL8380_DRAM_CLK_DLY_DUMMY_MASK                                                                      (0x1FFFF << RTL8380_DRAM_CLK_DLY_DUMMY_OFFSET)

#define RTL8380_DDR2_OCD_CTRL_ADDR                                                                             (0x1070)
  #define RTL8380_DDR2_OCD_CTRL_OCD_READY_OFFSET                                                               (31)
  #define RTL8380_DDR2_OCD_CTRL_OCD_READY_MASK                                                                 (0x1 << RTL8380_DDR2_OCD_CTRL_OCD_READY_OFFSET)
  #define RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_OFFSET                                                            (0)
  #define RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_MASK                                                              (0x7FFFFFFF << RTL8380_DDR2_OCD_CTRL_MUST_BE_ZERO_OFFSET)

#define RTL8380_DDR2_OCD_DATA0_ADDR                                                                            (0x1074)
  #define RTL8380_DDR2_OCD_DATA0_OCD_DT1_OFFSET                                                                (16)
  #define RTL8380_DDR2_OCD_DATA0_OCD_DT1_MASK                                                                  (0xFFFF << RTL8380_DDR2_OCD_DATA0_OCD_DT1_OFFSET)
  #define RTL8380_DDR2_OCD_DATA0_OCD_DT0_OFFSET                                                                (0)
  #define RTL8380_DDR2_OCD_DATA0_OCD_DT0_MASK                                                                  (0xFFFF << RTL8380_DDR2_OCD_DATA0_OCD_DT0_OFFSET)

#define RTL8380_DDR2_OCD_DATA1_ADDR                                                                            (0x1078)
  #define RTL8380_DDR2_OCD_DATA1_OCD_DT3_OFFSET                                                                (16)
  #define RTL8380_DDR2_OCD_DATA1_OCD_DT3_MASK                                                                  (0xFFFF << RTL8380_DDR2_OCD_DATA1_OCD_DT3_OFFSET)
  #define RTL8380_DDR2_OCD_DATA1_OCD_DT2_OFFSET                                                                (0)
  #define RTL8380_DDR2_OCD_DATA1_OCD_DT2_MASK                                                                  (0xFFFF << RTL8380_DDR2_OCD_DATA1_OCD_DT2_OFFSET)

#define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_ADDR                                                                   (0x107C)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_ODT_ALWAYS_ON_OFFSET                                                 (31)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_ODT_ALWAYS_ON_MASK                                                   (0x1 << RTL8380_DDR23_DRAM_ODT_SIG_CTRL_ODT_ALWAYS_ON_OFFSET)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_TE_ALWAYS_ON_OFFSET                                                  (30)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_TE_ALWAYS_ON_MASK                                                    (0x1 << RTL8380_DDR23_DRAM_ODT_SIG_CTRL_TE_ALWAYS_ON_OFFSET)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_MUST_BE_ZERO_OFFSET                                                  (0)
  #define RTL8380_DDR23_DRAM_ODT_SIG_CTRL_MUST_BE_ZERO_MASK                                                    (0x3FFFFFFF << RTL8380_DDR23_DRAM_ODT_SIG_CTRL_MUST_BE_ZERO_OFFSET)

#define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ADDR                                                                  (0x1080)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_LONG_TRI_OFFSET                                                  (31)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_LONG_TRI_MASK                                                    (0x1 << RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_LONG_TRI_OFFSET)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_SHORT_EN_OFFSET                                                  (30)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_SHORT_EN_MASK                                                    (0x1 << RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_ZQ_SHORT_EN_OFFSET)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_T_ZQCS_OFFSET                                                       (16)
  #define RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_T_ZQCS_MASK                                                         (0x7FF << RTL8380_DDR3_DRAM_ZQ_CALBRT_CTRL_T_ZQCS_OFFSET)

#define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ADDR                                                                    (0x1090)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZQ_PAD_FORCE_ON_OFFSET                                                (31)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZQ_PAD_FORCE_ON_MASK                                                  (0x1 << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZQ_PAD_FORCE_ON_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_DUMMY_30_29_OFFSET                                                    (29)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_DUMMY_30_29_MASK                                                      (0x3 << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_DUMMY_30_29_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZCTRL_CLK_SEL_OFFSET                                                  (28)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZCTRL_CLK_SEL_MASK                                                    (0x1 << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_ZCTRL_CLK_SEL_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_TRIM_MODE_OFFSET                                                      (24)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_TRIM_MODE_MASK                                                        (0xF << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_TRIM_MODE_OFFSET)

#define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ADDR                                                               (0x1094)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZCTRL_START_OFFSET                                               (31)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZCTRL_START_MASK                                                 (0x1 << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZCTRL_START_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_MUST_BE_ZERO_OFFSET                                              (14)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_MUST_BE_ZERO_MASK                                                (0x1FFFF << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_MUST_BE_ZERO_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZPROG_OFFSET                                                     (0)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZPROG_MASK                                                       (0x3FFF << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_CTRL_ZPROG_OFFSET)

#define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_ADDR                                                                (0x1098)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_MUST_BE_ZERO_OFFSET                                               (31)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_MUST_BE_ZERO_MASK                                                 (0x1 << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_MUST_BE_ZERO_OFFSET)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_ZCTRL_STATUS_OFFSET                                               (0)
  #define RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_ZCTRL_STATUS_MASK                                                 (0x7FFFFFFF << RTL8380_DDR_DRAM_ZQ_PAD_CALBRT_STS_ZCTRL_STATUS_OFFSET)

#define RTL8380_MEM_CTRLR_ERR_STS_0_ADDR                                                                       (0x10A0)
  #define RTL8380_MEM_CTRLR_ERR_STS_0_MUST_BE_ZERO_OFFSET                                                      (4)
  #define RTL8380_MEM_CTRLR_ERR_STS_0_MUST_BE_ZERO_MASK                                                        (0xFFFFFFF << RTL8380_MEM_CTRLR_ERR_STS_0_MUST_BE_ZERO_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_0_ERR_FLAG_OFFSET                                                          (0)
  #define RTL8380_MEM_CTRLR_ERR_STS_0_ERR_FLAG_MASK                                                            (0xF << RTL8380_MEM_CTRLR_ERR_STS_0_ERR_FLAG_OFFSET)

#define RTL8380_MEM_CTRLR_ERR_STS_1_ADDR                                                                       (0x10A4)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15R_FLAG_OFFSET                                                   (31)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14R_FLAG_OFFSET                                                   (30)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13R_FLAG_OFFSET                                                   (29)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12R_FLAG_OFFSET                                                   (28)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11R_FLAG_OFFSET                                                   (27)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10R_FLAG_OFFSET                                                   (26)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9R_FLAG_OFFSET                                                    (25)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8R_FLAG_OFFSET                                                    (24)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7R_FLAG_OFFSET                                                    (23)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6R_FLAG_OFFSET                                                    (22)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5R_FLAG_OFFSET                                                    (21)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4R_FLAG_OFFSET                                                    (20)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3R_FLAG_OFFSET                                                    (19)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2R_FLAG_OFFSET                                                    (18)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1R_FLAG_OFFSET                                                    (17)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0R_FLAG_OFFSET                                                    (16)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15F_FLAG_OFFSET                                                   (15)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ15F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14F_FLAG_OFFSET                                                   (14)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ14F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13F_FLAG_OFFSET                                                   (13)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ13F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12F_FLAG_OFFSET                                                   (12)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ12F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11F_FLAG_OFFSET                                                   (11)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ11F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10F_FLAG_OFFSET                                                   (10)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ10F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9F_FLAG_OFFSET                                                    (9)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ9F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8F_FLAG_OFFSET                                                    (8)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ8F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7F_FLAG_OFFSET                                                    (7)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ7F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6F_FLAG_OFFSET                                                    (6)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ6F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5F_FLAG_OFFSET                                                    (5)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ5F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4F_FLAG_OFFSET                                                    (4)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ4F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3F_FLAG_OFFSET                                                    (3)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ3F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2F_FLAG_OFFSET                                                    (2)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ2F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1F_FLAG_OFFSET                                                    (1)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ1F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0F_FLAG_OFFSET                                                    (0)
  #define RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_1_ERR1_DQ0F_FLAG_OFFSET)

#define RTL8380_MEM_CTRLR_ERR_STS_2_ADDR                                                                       (0x10A8)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15R_FLAG_OFFSET                                                   (31)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14R_FLAG_OFFSET                                                   (30)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13R_FLAG_OFFSET                                                   (29)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12R_FLAG_OFFSET                                                   (28)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11R_FLAG_OFFSET                                                   (27)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10R_FLAG_OFFSET                                                   (26)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10R_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9R_FLAG_OFFSET                                                    (25)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8R_FLAG_OFFSET                                                    (24)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7R_FLAG_OFFSET                                                    (23)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6R_FLAG_OFFSET                                                    (22)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5R_FLAG_OFFSET                                                    (21)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4R_FLAG_OFFSET                                                    (20)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3R_FLAG_OFFSET                                                    (19)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2R_FLAG_OFFSET                                                    (18)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1R_FLAG_OFFSET                                                    (17)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0R_FLAG_OFFSET                                                    (16)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0R_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0R_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15F_FLAG_OFFSET                                                   (15)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ15F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14F_FLAG_OFFSET                                                   (14)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ14F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13F_FLAG_OFFSET                                                   (13)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ13F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12F_FLAG_OFFSET                                                   (12)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ12F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11F_FLAG_OFFSET                                                   (11)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ11F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10F_FLAG_OFFSET                                                   (10)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10F_FLAG_MASK                                                     (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ10F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9F_FLAG_OFFSET                                                    (9)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ9F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8F_FLAG_OFFSET                                                    (8)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ8F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7F_FLAG_OFFSET                                                    (7)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ7F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6F_FLAG_OFFSET                                                    (6)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ6F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5F_FLAG_OFFSET                                                    (5)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ5F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4F_FLAG_OFFSET                                                    (4)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ4F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3F_FLAG_OFFSET                                                    (3)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ3F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2F_FLAG_OFFSET                                                    (2)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ2F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1F_FLAG_OFFSET                                                    (1)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ1F_FLAG_OFFSET)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0F_FLAG_OFFSET                                                    (0)
  #define RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0F_FLAG_MASK                                                      (0x1 << RTL8380_MEM_CTRLR_ERR_STS_2_ERR2_DQ0F_FLAG_OFFSET)

#define RTL8380_MEM_CTRLR_VER_ADDR                                                                             (0x10F8)
  #define RTL8380_MEM_CTRLR_VER_MCV_YAER_OFFSET                                                                (24)
  #define RTL8380_MEM_CTRLR_VER_MCV_YAER_MASK                                                                  (0xFF << RTL8380_MEM_CTRLR_VER_MCV_YAER_OFFSET)
  #define RTL8380_MEM_CTRLR_VER_MCV_DATA_OFFSET                                                                (8)
  #define RTL8380_MEM_CTRLR_VER_MCV_DATA_MASK                                                                  (0xFFFF << RTL8380_MEM_CTRLR_VER_MCV_DATA_OFFSET)
  #define RTL8380_MEM_CTRLR_VER_MCV_HOUR_OFFSET                                                                (0)
  #define RTL8380_MEM_CTRLR_VER_MCV_HOUR_MASK                                                                  (0xFF << RTL8380_MEM_CTRLR_VER_MCV_HOUR_OFFSET)

#define RTL8380_SOC_PLAT_NUM_ADDR                                                                              (0x10FC)
  #define RTL8380_SOC_PLAT_NUM_SOC_RLE_NUM_OFFSET                                                              (16)
  #define RTL8380_SOC_PLAT_NUM_SOC_RLE_NUM_MASK                                                                (0xFFFF << RTL8380_SOC_PLAT_NUM_SOC_RLE_NUM_OFFSET)
  #define RTL8380_SOC_PLAT_NUM_SOC_RLE_CUT_NUM_OFFSET                                                          (12)
  #define RTL8380_SOC_PLAT_NUM_SOC_RLE_CUT_NUM_MASK                                                            (0xF << RTL8380_SOC_PLAT_NUM_SOC_RLE_CUT_NUM_OFFSET)
  #define RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_OFFSET                                                             (0)
  #define RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_MASK                                                               (0xFFF << RTL8380_SOC_PLAT_NUM_MUST_BE_ZERO_OFFSET)

#define RTL8380_UNMAP_MEM_SEG_ADDR                                                                             (0x1300)
  #define RTL8380_UNMAP_MEM_SEG_RESERVE2_OFFSET                                                                (31)
  #define RTL8380_UNMAP_MEM_SEG_RESERVE2_MASK                                                                  (0x1 << RTL8380_UNMAP_MEM_SEG_RESERVE2_OFFSET)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_OFFSET                                                                    (8)
  #define RTL8380_UNMAP_MEM_SEG_ADDR_MASK                                                                      (0x7FFFFF << RTL8380_UNMAP_MEM_SEG_ADDR_OFFSET)
  #define RTL8380_UNMAP_MEM_SEG_RESERVE1_OFFSET                                                                (1)
  #define RTL8380_UNMAP_MEM_SEG_RESERVE1_ZERO_MASK                                                             (0x7F << RTL8380_UNMAP_MEM_SEG_RESERVE1_OFFSET)
  #define RTL8380_UNMAP_MEM_SEG_ENUNMAP_OFFSET                                                                 (0)
  #define RTL8380_UNMAP_MEM_SEG_ENUNMAP_MASK                                                                   (0x1 << RTL8380_UNMAP_MEM_SEG_ENUNMAP_OFFSET)

#define RTL8380_UNMAP_MEM_SEG_SIZE_ADDR                                                                        (0x1304)
  #define RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_OFFSET                                                               (0)
  #define RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_MASK                                                                 (0xF << RTL8380_UNMAP_MEM_SEG_SIZE_SIZE_OFFSET)

#define RTL8380_EEPROM_CFG_ADDR                                                                                (0x1400)
  #define RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_OFFSET                                                             (16)
  #define RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_MASK                                                               (0xFFFF << RTL8380_EEPROM_CFG_EE_CLK_DIV_SEL_OFFSET)
  #define RTL8380_EEPROM_CFG_RWBO_OFFSET                                                                       (15)
  #define RTL8380_EEPROM_CFG_RWBO_MASK                                                                         (0x1 << RTL8380_EEPROM_CFG_RWBO_OFFSET)

#define RTL8380_EEPROM_CTRL_STS_ADDR                                                                           (0x1404)
  #define RTL8380_EEPROM_CTRL_STS_RW_FAILED_OFFSET                                                             (31)
  #define RTL8380_EEPROM_CTRL_STS_RW_FAILED_MASK                                                               (0x1 << RTL8380_EEPROM_CTRL_STS_RW_FAILED_OFFSET)
  #define RTL8380_EEPROM_CTRL_STS_EE_RDY_OFFSET                                                                (30)
  #define RTL8380_EEPROM_CTRL_STS_EE_RDY_MASK                                                                  (0x1 << RTL8380_EEPROM_CTRL_STS_EE_RDY_OFFSET)

#define RTL8380_EEPROM_ADDR_ADDR                                                                               (0x1408)
  #define RTL8380_EEPROM_ADDR_ADDR_4BYTE_OFFSET                                                                (2)
  #define RTL8380_EEPROM_ADDR_ADDR_4BYTE_MASK                                                                  (0x1FFFF << RTL8380_EEPROM_ADDR_ADDR_4BYTE_OFFSET)
  #define RTL8380_EEPROM_ADDR_ADDR_ZERO_OFFSET                                                                 (0)
  #define RTL8380_EEPROM_ADDR_ADDR_ZERO_MASK                                                                   (0x3 << RTL8380_EEPROM_ADDR_ADDR_ZERO_OFFSET)

#define RTL8380_EEPROM_DATA_ADDR                                                                               (0x140C)
  #define RTL8380_EEPROM_DATA_DATA3_OFFSET                                                                     (24)
  #define RTL8380_EEPROM_DATA_DATA3_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA3_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA2_OFFSET                                                                     (16)
  #define RTL8380_EEPROM_DATA_DATA2_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA2_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA1_OFFSET                                                                     (8)
  #define RTL8380_EEPROM_DATA_DATA1_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA1_OFFSET)
  #define RTL8380_EEPROM_DATA_DATA0_OFFSET                                                                     (0)
  #define RTL8380_EEPROM_DATA_DATA0_MASK                                                                       (0xFF << RTL8380_EEPROM_DATA_DATA0_OFFSET)

/*
 * Feature: DDR Auto Calibration
 */
#define RTL8380_DDR_AUTO_CALBRT_CFG_ADDR                                                                       (0x1500)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_MODE_OFFSET                                                           (31)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_MODE_MASK                                                             (0x1 << RTL8380_DDR_AUTO_CALBRT_CFG_AC_MODE_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS_SE_OFFSET                                                            (30)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS_SE_MASK                                                              (0x1 << RTL8380_DDR_AUTO_CALBRT_CFG_DQS_SE_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS0_GROUP_TAP_OFFSET                                                    (16)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS0_GROUP_TAP_MASK                                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_CFG_DQS0_GROUP_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS1_GROUP_TAP_OFFSET                                                    (8)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_DQS1_GROUP_TAP_MASK                                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_CFG_DQS1_GROUP_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_DYN_BPTR_CLR_EN_OFFSET                                                (5)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_DYN_BPTR_CLR_EN_MASK                                                  (0x1 << RTL8380_DDR_AUTO_CALBRT_CFG_AC_DYN_BPTR_CLR_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_BPTR_CLEAR_OFFSET                                                     (4)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_BPTR_CLEAR_MASK                                                       (0x1 << RTL8380_DDR_AUTO_CALBRT_CFG_AC_BPTR_CLEAR_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_DEBUG_SEL_OFFSET                                                      (0)
  #define RTL8380_DDR_AUTO_CALBRT_CFG_AC_DEBUG_SEL_MASK                                                        (0xF << RTL8380_DDR_AUTO_CALBRT_CFG_AC_DEBUG_SEL_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_ADDR                                                             (0x1504)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_EN_OFFSET                                      (31)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_EN_MASK                                        (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_TRIG_OFFSET                                           (20)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_TRIG_MASK                                             (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_TRIG_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_UNIT_OFFSET                                    (16)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_UNIT_MASK                                      (0xF << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_UNIT_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_OFFSET                                         (8)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_MASK                                           (0xFF << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_PERIOD_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_LEN_OFFSET                                            (0)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_LEN_MASK                                              (0xFF << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_CTRL_AC_SILEN_LEN_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_ADDR_ADDR                                                             (0x1508)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_ADDR_AC_SILEN_ADDR_OFFSET                                           (0)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_ADDR_AC_SILEN_ADDR_MASK                                             (0xFFFFFFFF << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_ADDR_AC_SILEN_ADDR_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_ADDR                                                              (0x150C)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15R_OFFSET                                             (31)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14R_OFFSET                                             (30)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13R_OFFSET                                             (29)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12R_OFFSET                                             (28)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11R_OFFSET                                             (27)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10R_OFFSET                                             (26)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10R_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9R_OFFSET                                              (25)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8R_OFFSET                                              (24)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7R_OFFSET                                              (23)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6R_OFFSET                                              (22)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5R_OFFSET                                              (21)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4R_OFFSET                                              (20)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3R_OFFSET                                              (19)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2R_OFFSET                                              (18)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1R_OFFSET                                              (17)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0R_OFFSET                                              (16)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0R_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0R_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15F_OFFSET                                             (15)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ15F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14F_OFFSET                                             (14)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ14F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13F_OFFSET                                             (13)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ13F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12F_OFFSET                                             (12)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ12F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11F_OFFSET                                             (11)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ11F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10F_OFFSET                                             (10)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10F_MASK                                               (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ10F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9F_OFFSET                                              (9)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ9F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8F_OFFSET                                              (8)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ8F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7F_OFFSET                                              (7)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ7F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6F_OFFSET                                              (6)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ6F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5F_OFFSET                                              (5)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ5F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4F_OFFSET                                              (4)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ4F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3F_OFFSET                                              (3)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ3F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2F_OFFSET                                              (2)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ2F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1F_OFFSET                                              (1)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ1F_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0F_OFFSET                                              (0)
  #define RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0F_MASK                                                (0x1 << RTL8380_DDR_AUTO_CALBRT_SIL_PTRN_STS_AC_SPS_DQ0F_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_ADDR(index)                                                     (0x1510 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_EN_OFFSET                                          (31)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_EN_MASK                                            (0x1 << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_PHASE_SHIFT_90_OFFSET                                   (24)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_PHASE_SHIFT_90_MASK                                     (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_PHASE_SHIFT_90_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MAX_TAP_OFFSET                                     (16)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MAX_TAP_MASK                                       (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MAX_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_CUR_TAP_OFFSET                                     (8)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_CUR_TAP_MASK                                       (0xFF << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_CUR_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MIN_TAP_OFFSET                                     (0)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MIN_TAP_MASK                                       (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS0_DQ0_7_R_AC_MIN_TAP_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_ADDR(index)                                                     (0x1530 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_EN_OFFSET                                         (31)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_EN_MASK                                           (0x1 << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_PHASE_SHIFT_90_OFFSET                                  (24)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_PHASE_SHIFT_90_MASK                                    (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_PHASE_SHIFT_90_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MAX_TAP_OFFSET                                    (16)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MAX_TAP_MASK                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MAX_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_CUR_TAP_OFFSET                                    (8)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_CUR_TAP_MASK                                      (0xFF << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_CUR_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MIN_TAP_OFFSET                                    (0)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MIN_TAP_MASK                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_RISING_DQS1_DQ8_15_R_AC_MIN_TAP_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_ADDR(index)                                                    (0x1550 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_EN_OFFSET                                         (31)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_EN_MASK                                           (0x1 << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MAX_TAP_OFFSET                                    (16)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MAX_TAP_MASK                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MAX_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_CUR_TAP_OFFSET                                    (8)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_CUR_TAP_MASK                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_CUR_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MIN_TAP_OFFSET                                    (0)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MIN_TAP_MASK                                      (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS0_DQ0_7_F_AC_MIN_TAP_OFFSET)

#define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_ADDR(index)                                                    (0x1570 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_EN_OFFSET                                        (31)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_EN_MASK                                          (0x1 << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_EN_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MAX_TAP_OFFSET                                   (16)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MAX_TAP_MASK                                     (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MAX_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_CUR_TAP_OFFSET                                   (8)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_CUR_TAP_MASK                                     (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_CUR_TAP_OFFSET)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MIN_TAP_OFFSET                                   (0)
  #define RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MIN_TAP_MASK                                     (0x1F << RTL8380_DDR_AUTO_CALBRT_DQ_FALLING_DQS1_DQ8_15_F_AC_MIN_TAP_OFFSET)

#define RTL8380_DDR_CALBRT_DQM_ADDR                                                                            (0x1590)
  #define RTL8380_DDR_CALBRT_DQM_DQM0_PHASE_SHIFT_90_OFFSET                                                    (24)
  #define RTL8380_DDR_CALBRT_DQM_DQM0_PHASE_SHIFT_90_MASK                                                      (0x1F << RTL8380_DDR_CALBRT_DQM_DQM0_PHASE_SHIFT_90_OFFSET)
  #define RTL8380_DDR_CALBRT_DQM_DQM1_PHASE_SHIFT_90_OFFSET                                                    (16)
  #define RTL8380_DDR_CALBRT_DQM_DQM1_PHASE_SHIFT_90_MASK                                                      (0x1F << RTL8380_DDR_CALBRT_DQM_DQM1_PHASE_SHIFT_90_OFFSET)

#define RTL8380_DDR_CALBRT_FIFO0_RISING_ADDR                                                                   (0x1594)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ7R_FIFO_D_OFFSET                                                   (28)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ7R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ7R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ6R_FIFO_D_OFFSET                                                   (24)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ6R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ6R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ5R_FIFO_D_OFFSET                                                   (20)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ5R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ5R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ4R_FIFO_D_OFFSET                                                   (16)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ4R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ4R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ3R_FIFO_D_OFFSET                                                   (12)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ3R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ3R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ2R_FIFO_D_OFFSET                                                   (8)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ2R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ2R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ1R_FIFO_D_OFFSET                                                   (4)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ1R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ1R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ0R_FIFO_D_OFFSET                                                   (0)
  #define RTL8380_DDR_CALBRT_FIFO0_RISING_DQ0R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO0_RISING_DQ0R_FIFO_D_OFFSET)

#define RTL8380_DDR_CALBRT_FIFO1_RISING_ADDR                                                                   (0x1598)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ15R_FIFO_D_OFFSET                                                  (28)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ15R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ15R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ14R_FIFO_D_OFFSET                                                  (24)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ14R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ14R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ13R_FIFO_D_OFFSET                                                  (20)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ13R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ13R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ12R_FIFO_D_OFFSET                                                  (16)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ12R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ12R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ11R_FIFO_D_OFFSET                                                  (12)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ11R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ11R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ10R_FIFO_D_OFFSET                                                  (8)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ10R_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ10R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ9R_FIFO_D_OFFSET                                                   (4)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ9R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ9R_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ8R_FIFO_D_OFFSET                                                   (0)
  #define RTL8380_DDR_CALBRT_FIFO1_RISING_DQ8R_FIFO_D_MASK                                                     (0xF << RTL8380_DDR_CALBRT_FIFO1_RISING_DQ8R_FIFO_D_OFFSET)

#define RTL8380_DDR_CALBRT_FIFO0_FALLING_ADDR                                                                  (0x159C)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ7F_FIFO_D_OFFSET                                                  (28)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ7F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ7F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ6F_FIFO_D_OFFSET                                                  (24)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ6F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ6F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ5F_FIFO_D_OFFSET                                                  (20)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ5F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ5F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ4F_FIFO_D_OFFSET                                                  (16)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ4F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ4F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ3F_FIFO_D_OFFSET                                                  (12)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ3F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ3F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ2F_FIFO_D_OFFSET                                                  (8)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ2F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ2F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ1F_FIFO_D_OFFSET                                                  (4)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ1F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ1F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ0F_FIFO_D_OFFSET                                                  (0)
  #define RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ0F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO0_FALLING_DQ0F_FIFO_D_OFFSET)

#define RTL8380_DDR_CALBRT_FIFO1_FALLING_ADDR                                                                  (0x15A0)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ15F_FIFO_D_OFFSET                                                 (28)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ15F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ15F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ14F_FIFO_D_OFFSET                                                 (24)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ14F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ14F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ13F_FIFO_D_OFFSET                                                 (20)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ13F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ13F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ12F_FIFO_D_OFFSET                                                 (16)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ12F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ12F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ11F_FIFO_D_OFFSET                                                 (12)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ11F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ11F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ10F_FIFO_D_OFFSET                                                 (8)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ10F_FIFO_D_MASK                                                   (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ10F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ9F_FIFO_D_OFFSET                                                  (4)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ9F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ9F_FIFO_D_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ8F_FIFO_D_OFFSET                                                  (0)
  #define RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ8F_FIFO_D_MASK                                                    (0xF << RTL8380_DDR_CALBRT_FIFO1_FALLING_DQ8F_FIFO_D_OFFSET)

#define RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_ADDR                                                             (0x15A4)
  #define RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_DEBUG_EN_OFFSET                                         (31)
  #define RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_DEBUG_EN_MASK                                           (0x1 << RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_DEBUG_EN_OFFSET)
  #define RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_SEL_OFFSET                                              (0)
  #define RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_SEL_MASK                                                (0x1 << RTL8380_DDR_CALBRT_FIFO_DATA_DBG_CTRL_FIFO_D_SEL_OFFSET)

/*
 * Feature: Memory Cache Controller
 */
#define RTL8380_MEM_CACHE_CFG_ADDR                                                                             (0x1600)
  #define RTL8380_MEM_CACHE_CFG_ENABLE_OFFSET                                                                  (31)
  #define RTL8380_MEM_CACHE_CFG_ENABLE_MASK                                                                    (0x1 << RTL8380_MEM_CACHE_CFG_ENABLE_OFFSET)
  #define RTL8380_MEM_CACHE_CFG_CACHE_SRC_OFFSET                                                               (28)
  #define RTL8380_MEM_CACHE_CFG_CACHE_SRC_MASK                                                                 (0x7 << RTL8380_MEM_CACHE_CFG_CACHE_SRC_OFFSET)
  #define RTL8380_MEM_CACHE_CFG_MUST_BE_ZERO_OFFSET                                                            (1)
  #define RTL8380_MEM_CACHE_CFG_MUST_BE_ZERO_MASK                                                              (0x7FFFFFF << RTL8380_MEM_CACHE_CFG_MUST_BE_ZERO_OFFSET)
  #define RTL8380_MEM_CACHE_CFG_INVALIDATE_OFFSET                                                              (0)
  #define RTL8380_MEM_CACHE_CFG_INVALIDATE_MASK                                                                (0x1 << RTL8380_MEM_CACHE_CFG_INVALIDATE_OFFSET)

#define RTL8380_MEM_CACHE_BASE_ADDR                                                                            (0x1604)
  #define RTL8380_MEM_CACHE_BASE_MC_BADR_OFFSET                                                                (0)
  #define RTL8380_MEM_CACHE_BASE_MC_BADR_MASK                                                                  (0xFFFFFFFF << RTL8380_MEM_CACHE_BASE_MC_BADR_OFFSET)

#define RTL8380_MEM_CACHE_MASK_ADDR                                                                            (0x1608)
  #define RTL8380_MEM_CACHE_MASK_MC_MADR_OFFSET                                                                (0)
  #define RTL8380_MEM_CACHE_MASK_MC_MADR_MASK                                                                  (0xFFFFFFFF << RTL8380_MEM_CACHE_MASK_MC_MADR_OFFSET)

#define RTL8380_MEM_CACHE_DBG_CTRL_STS_ADDR                                                                    (0x160C)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_TRIGGER_OFFSET                                                        (31)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_TRIGGER_MASK                                                          (0x1 << RTL8380_MEM_CACHE_DBG_CTRL_STS_TRIGGER_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_TAG_INDEX_OFFSET                                                      (25)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_TAG_INDEX_MASK                                                        (0x3F << RTL8380_MEM_CACHE_DBG_CTRL_STS_TAG_INDEX_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_DW_INDEX_OFFSET                                                       (19)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_DW_INDEX_MASK                                                         (0x3F << RTL8380_MEM_CACHE_DBG_CTRL_STS_DW_INDEX_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_MODE_OFFSET                                                           (16)
  #define RTL8380_MEM_CACHE_DBG_CTRL_STS_MODE_MASK                                                             (0x7 << RTL8380_MEM_CACHE_DBG_CTRL_STS_MODE_OFFSET)

#define RTL8380_MEM_CACHE_DBG_DATA0_ADDR                                                                       (0x1610)
  #define RTL8380_MEM_CACHE_DBG_DATA0_TAG_OFFSET                                                               (1)
  #define RTL8380_MEM_CACHE_DBG_DATA0_TAG_MASK                                                                 (0x7FFFFFFF << RTL8380_MEM_CACHE_DBG_DATA0_TAG_OFFSET)
  #define RTL8380_MEM_CACHE_DBG_DATA0_DW_VALID_OFFSET                                                          (0)
  #define RTL8380_MEM_CACHE_DBG_DATA0_DW_VALID_MASK                                                            (0x1 << RTL8380_MEM_CACHE_DBG_DATA0_DW_VALID_OFFSET)

#define RTL8380_MEM_CACHE_DBG_DATA1_ADDR                                                                       (0x1614)
  #define RTL8380_MEM_CACHE_DBG_DATA1_DW_DATA_OFFSET                                                           (0)
  #define RTL8380_MEM_CACHE_DBG_DATA1_DW_DATA_MASK                                                             (0xFFFFFFFF << RTL8380_MEM_CACHE_DBG_DATA1_DW_DATA_OFFSET)

/*
 * Feature: Memory Sharing
 */
#define RTL8380_DRAM_ZONE0_OFFSET_ADDR                                                                         (0x1700)
  #define RTL8380_DRAM_ZONE0_OFFSET_OFFSET_OFFSET                                                              (20)
  #define RTL8380_DRAM_ZONE0_OFFSET_OFFSET_MASK                                                                (0x7FF << RTL8380_DRAM_ZONE0_OFFSET_OFFSET_OFFSET)

#define RTL8380_DRAM_ZONE0_MAX_ADDR_ADDR                                                                       (0x1704)
  #define RTL8380_DRAM_ZONE0_MAX_ADDR_MAX_OFFSET                                                               (20)
  #define RTL8380_DRAM_ZONE0_MAX_ADDR_MAX_MASK                                                                 (0xFF << RTL8380_DRAM_ZONE0_MAX_ADDR_MAX_OFFSET)
  #define RTL8380_DRAM_ZONE0_MAX_ADDR_DUMMY_19_0_OFFSET                                                        (0)
  #define RTL8380_DRAM_ZONE0_MAX_ADDR_DUMMY_19_0_MASK                                                          (0xFFFFF << RTL8380_DRAM_ZONE0_MAX_ADDR_DUMMY_19_0_OFFSET)

#define RTL8380_DRAM_ZONE2_OFFSET_ADDR                                                                         (0x1720)
  #define RTL8380_DRAM_ZONE2_OFFSET_OFFSET_OFFSET                                                              (20)
  #define RTL8380_DRAM_ZONE2_OFFSET_OFFSET_MASK                                                                (0x7FF << RTL8380_DRAM_ZONE2_OFFSET_OFFSET_OFFSET)

#define RTL8380_DRAM_ZONE2_MAX_ADDR_ADDR                                                                       (0x1724)
  #define RTL8380_DRAM_ZONE2_MAX_ADDR_MAX_OFFSET                                                               (20)
  #define RTL8380_DRAM_ZONE2_MAX_ADDR_MAX_MASK                                                                 (0x7FF << RTL8380_DRAM_ZONE2_MAX_ADDR_MAX_OFFSET)
  #define RTL8380_DRAM_ZONE2_MAX_ADDR_DUMMY_19_0_OFFSET                                                        (0)
  #define RTL8380_DRAM_ZONE2_MAX_ADDR_DUMMY_19_0_MASK                                                          (0xFFFFF << RTL8380_DRAM_ZONE2_MAX_ADDR_DUMMY_19_0_OFFSET)

#define RTL8380_PROCESSOR_RANGE_CTRL_ADDR                                                                      (0x1730)
  #define RTL8380_PROCESSOR_RANGE_CTRL_RCR_OFFSET                                                              (0)
  #define RTL8380_PROCESSOR_RANGE_CTRL_RCR_MASK                                                                (0x1 << RTL8380_PROCESSOR_RANGE_CTRL_RCR_OFFSET)

#define RTL8380_PROCESSOR_ILGL_ADDR_ADDR                                                                       (0x1734)
  #define RTL8380_PROCESSOR_ILGL_ADDR_ILA_OFFSET                                                               (0)
  #define RTL8380_PROCESSOR_ILGL_ADDR_ILA_MASK                                                                 (0xFFFFFFFF << RTL8380_PROCESSOR_ILGL_ADDR_ILA_OFFSET)

/*
 * Feature: SPI Flash
 */
#define RTL8380_SPI_CONF_ADDR                                                                                  (0x1200)
  #define RTL8380_SPI_CONF_SPI_CLK_DIV_OFFSET                                                                  (29)
  #define RTL8380_SPI_CONF_SPI_CLK_DIV_MASK                                                                    (0x7 << RTL8380_SPI_CONF_SPI_CLK_DIV_OFFSET)
  #define RTL8380_SPI_CONF_RBO_OFFSET                                                                          (28)
  #define RTL8380_SPI_CONF_RBO_MASK                                                                            (0x1 << RTL8380_SPI_CONF_RBO_OFFSET)
  #define RTL8380_SPI_CONF_WBO_OFFSET                                                                          (27)
  #define RTL8380_SPI_CONF_WBO_MASK                                                                            (0x1 << RTL8380_SPI_CONF_WBO_OFFSET)
  #define RTL8380_SPI_CONF_SPI_TCS_OFFSET                                                                      (22)
  #define RTL8380_SPI_CONF_SPI_TCS_MASK                                                                        (0x1F << RTL8380_SPI_CONF_SPI_TCS_OFFSET)
  #define RTL8380_SPI_CONF_DIV_OFFSET                                                                          (21)
  #define RTL8380_SPI_CONF_DIV_MASK                                                                            (0x1 << RTL8380_SPI_CONF_DIV_OFFSET)
  #define RTL8380_SPI_CONF_SPI_RX_DLY_OFFSET                                                                   (16)
  #define RTL8380_SPI_CONF_SPI_RX_DLY_MASK                                                                     (0x7 << RTL8380_SPI_CONF_SPI_RX_DLY_OFFSET)
  #define RTL8380_SPI_CONF_SPI_TCHSH_OFFSET                                                                    (4)
  #define RTL8380_SPI_CONF_SPI_TCHSH_MASK                                                                      (0xF << RTL8380_SPI_CONF_SPI_TCHSH_OFFSET)
  #define RTL8380_SPI_CONF_SPI_TSLCH_OFFSET                                                                    (0)
  #define RTL8380_SPI_CONF_SPI_TSLCH_MASK                                                                      (0xF << RTL8380_SPI_CONF_SPI_TSLCH_OFFSET)

#define RTL8380_SPI_MMIO_CONF_ADDR                                                                             (0x1204)
  #define RTL8380_SPI_MMIO_CONF_SFCMD_OFFSET                                                                   (24)
  #define RTL8380_SPI_MMIO_CONF_SFCMD_MASK                                                                     (0xFF << RTL8380_SPI_MMIO_CONF_SFCMD_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_SFSIZE_OFFSET                                                                  (21)
  #define RTL8380_SPI_MMIO_CONF_SFSIZE_MASK                                                                    (0x7 << RTL8380_SPI_MMIO_CONF_SFSIZE_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_RDOPT_OFFSET                                                                   (20)
  #define RTL8380_SPI_MMIO_CONF_RDOPT_MASK                                                                     (0x1 << RTL8380_SPI_MMIO_CONF_RDOPT_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_CMD_IO_OFFSET                                                                  (18)
  #define RTL8380_SPI_MMIO_CONF_CMD_IO_MASK                                                                    (0x3 << RTL8380_SPI_MMIO_CONF_CMD_IO_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_ADDR_IO_OFFSET                                                                 (16)
  #define RTL8380_SPI_MMIO_CONF_ADDR_IO_MASK                                                                   (0x3 << RTL8380_SPI_MMIO_CONF_ADDR_IO_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_DUMMY_CYCLES_OFFSET                                                            (13)
  #define RTL8380_SPI_MMIO_CONF_DUMMY_CYCLES_MASK                                                              (0x7 << RTL8380_SPI_MMIO_CONF_DUMMY_CYCLES_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_DATA_IO_OFFSET                                                                 (11)
  #define RTL8380_SPI_MMIO_CONF_DATA_IO_MASK                                                                   (0x3 << RTL8380_SPI_MMIO_CONF_DATA_IO_OFFSET)
  #define RTL8380_SPI_MMIO_CONF_HOLD_TILL_SFDR2_OFFSET                                                         (10)
  #define RTL8380_SPI_MMIO_CONF_HOLD_TILL_SFDR2_MASK                                                           (0x1 << RTL8380_SPI_MMIO_CONF_HOLD_TILL_SFDR2_OFFSET)

#define RTL8380_SPI_CTRL_STS_ADDR                                                                              (0x1208)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB0_OFFSET                                                                 (31)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB0_MASK                                                                   (0x1 << RTL8380_SPI_CTRL_STS_SPI_CSB0_OFFSET)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB1_OFFSET                                                                 (30)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB1_MASK                                                                   (0x1 << RTL8380_SPI_CTRL_STS_SPI_CSB1_OFFSET)
  #define RTL8380_SPI_CTRL_STS_LEN_OFFSET                                                                      (28)
  #define RTL8380_SPI_CTRL_STS_LEN_MASK                                                                        (0x3 << RTL8380_SPI_CTRL_STS_LEN_OFFSET)
  #define RTL8380_SPI_CTRL_STS_SPI_RDY_OFFSET                                                                  (27)
  #define RTL8380_SPI_CTRL_STS_SPI_RDY_MASK                                                                    (0x1 << RTL8380_SPI_CTRL_STS_SPI_RDY_OFFSET)
  #define RTL8380_SPI_CTRL_STS_IO_WIDTH_OFFSET                                                                 (25)
  #define RTL8380_SPI_CTRL_STS_IO_WIDTH_MASK                                                                   (0x3 << RTL8380_SPI_CTRL_STS_IO_WIDTH_OFFSET)
  #define RTL8380_SPI_CTRL_STS_CHIP_SEL_OFFSET                                                                 (24)
  #define RTL8380_SPI_CTRL_STS_CHIP_SEL_MASK                                                                   (0x1 << RTL8380_SPI_CTRL_STS_CHIP_SEL_OFFSET)
  #define RTL8380_SPI_CTRL_STS_CMD_BYTE_OFFSET                                                                 (16)
  #define RTL8380_SPI_CTRL_STS_CMD_BYTE_MASK                                                                   (0xFF << RTL8380_SPI_CTRL_STS_CMD_BYTE_OFFSET)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB2_OFFSET                                                                 (15)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB2_MASK                                                                   (0x1 << RTL8380_SPI_CTRL_STS_SPI_CSB2_OFFSET)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB3_OFFSET                                                                 (14)
  #define RTL8380_SPI_CTRL_STS_SPI_CSB3_MASK                                                                   (0x1 << RTL8380_SPI_CTRL_STS_SPI_CSB3_OFFSET)
  #define RTL8380_SPI_CTRL_STS_DUMMY_13_0_OFFSET                                                               (0)
  #define RTL8380_SPI_CTRL_STS_DUMMY_13_0_MASK                                                                 (0x3FFF << RTL8380_SPI_CTRL_STS_DUMMY_13_0_OFFSET)

#define RTL8380_SPI_PIO_DATA_ADDR                                                                              (0x120C)
  #define RTL8380_SPI_PIO_DATA_DATA3_OFFSET                                                                    (24)
  #define RTL8380_SPI_PIO_DATA_DATA3_MASK                                                                      (0xFF << RTL8380_SPI_PIO_DATA_DATA3_OFFSET)
  #define RTL8380_SPI_PIO_DATA_DATA2_OFFSET                                                                    (16)
  #define RTL8380_SPI_PIO_DATA_DATA2_MASK                                                                      (0xFF << RTL8380_SPI_PIO_DATA_DATA2_OFFSET)
  #define RTL8380_SPI_PIO_DATA_DATA1_OFFSET                                                                    (8)
  #define RTL8380_SPI_PIO_DATA_DATA1_MASK                                                                      (0xFF << RTL8380_SPI_PIO_DATA_DATA1_OFFSET)
  #define RTL8380_SPI_PIO_DATA_DATA0_OFFSET                                                                    (0)
  #define RTL8380_SPI_PIO_DATA_DATA0_MASK                                                                      (0xFF << RTL8380_SPI_PIO_DATA_DATA0_OFFSET)

#define RTL8380_SPI_MMIO_DATA_ADDR                                                                             (0x1210)
  #define RTL8380_SPI_MMIO_DATA_DATA3_OFFSET                                                                   (24)
  #define RTL8380_SPI_MMIO_DATA_DATA3_MASK                                                                     (0xFF << RTL8380_SPI_MMIO_DATA_DATA3_OFFSET)
  #define RTL8380_SPI_MMIO_DATA_DATA2_OFFSET                                                                   (16)
  #define RTL8380_SPI_MMIO_DATA_DATA2_MASK                                                                     (0xFF << RTL8380_SPI_MMIO_DATA_DATA2_OFFSET)
  #define RTL8380_SPI_MMIO_DATA_DATA1_OFFSET                                                                   (8)
  #define RTL8380_SPI_MMIO_DATA_DATA1_MASK                                                                     (0xFF << RTL8380_SPI_MMIO_DATA_DATA1_OFFSET)
  #define RTL8380_SPI_MMIO_DATA_DATA0_OFFSET                                                                   (0)
  #define RTL8380_SPI_MMIO_DATA_DATA0_MASK                                                                     (0xFF << RTL8380_SPI_MMIO_DATA_DATA0_OFFSET)

#define RTL8380_SPI_RX_DLY_CTRL_ADDR                                                                           (0x1214)
  #define RTL8380_SPI_RX_DLY_CTRL_MUST_BE_ZERO_OFFSET                                                          (0)
  #define RTL8380_SPI_RX_DLY_CTRL_MUST_BE_ZERO_MASK                                                            (0xFFFFFFFF << RTL8380_SPI_RX_DLY_CTRL_MUST_BE_ZERO_OFFSET)

#define RTL8380_SPI_RX_DLY_0_ADDR                                                                              (0x1218)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_31_29_OFFSET                                                       (29)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_31_29_MASK                                                         (0x7 << RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_31_29_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_IO3_DELAY_OFFSET                                                                (24)
  #define RTL8380_SPI_RX_DLY_0_IO3_DELAY_MASK                                                                  (0x1F << RTL8380_SPI_RX_DLY_0_IO3_DELAY_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_23_21_OFFSET                                                       (21)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_23_21_MASK                                                         (0x7 << RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_23_21_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_IO2_DELAY_OFFSET                                                                (16)
  #define RTL8380_SPI_RX_DLY_0_IO2_DELAY_MASK                                                                  (0x1F << RTL8380_SPI_RX_DLY_0_IO2_DELAY_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_15_13_OFFSET                                                       (13)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_15_13_MASK                                                         (0x7 << RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_15_13_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_IO1_DELAY_OFFSET                                                                (8)
  #define RTL8380_SPI_RX_DLY_0_IO1_DELAY_MASK                                                                  (0x1F << RTL8380_SPI_RX_DLY_0_IO1_DELAY_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_7_5_OFFSET                                                         (5)
  #define RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_7_5_MASK                                                           (0x7 << RTL8380_SPI_RX_DLY_0_MUST_BE_ZERO_7_5_OFFSET)
  #define RTL8380_SPI_RX_DLY_0_IO0_DELAY_OFFSET                                                                (0)
  #define RTL8380_SPI_RX_DLY_0_IO0_DELAY_MASK                                                                  (0x1F << RTL8380_SPI_RX_DLY_0_IO0_DELAY_OFFSET)

/*
 * Feature: SRAM
 */
#define RTL8380_SRAM_SEG_ADDR_ADDR                                                                             (0x4000)
  #define RTL8380_SRAM_SEG_ADDR_SA_OFFSET                                                                      (8)
  #define RTL8380_SRAM_SEG_ADDR_SA_MASK                                                                        (0xFFFFFF << RTL8380_SRAM_SEG_ADDR_SA_OFFSET)
  #define RTL8380_SRAM_SEG_ADDR_ENSRAM_OFFSET                                                                  (0)
  #define RTL8380_SRAM_SEG_ADDR_ENSRAM_MASK                                                                    (0x1 << RTL8380_SRAM_SEG_ADDR_ENSRAM_OFFSET)

#define RTL8380_SRAM_SEG_SIZE_ADDR                                                                             (0x4004)
  #define RTL8380_SRAM_SEG_SIZE_SIZE_OFFSET                                                                    (0)
  #define RTL8380_SRAM_SEG_SIZE_SIZE_MASK                                                                      (0xF << RTL8380_SRAM_SEG_SIZE_SIZE_OFFSET)

#define RTL8380_SRAM_SEG_BASE_ADDR                                                                             (0x4008)
  #define RTL8380_SRAM_SEG_BASE_DUMMY_OFFSET                                                                   (17)
  #define RTL8380_SRAM_SEG_BASE_DUMMY_MASK                                                                     (0x7FFF << RTL8380_SRAM_SEG_BASE_DUMMY_OFFSET)
  #define RTL8380_SRAM_SEG_BASE_BASE_OFFSET                                                                    (8)
  #define RTL8380_SRAM_SEG_BASE_BASE_MASK                                                                      (0x1FF << RTL8380_SRAM_SEG_BASE_BASE_OFFSET)
  #define RTL8380_SRAM_SEG_BASE_MUST_BE_ZERO_OFFSET                                                            (0)
  #define RTL8380_SRAM_SEG_BASE_MUST_BE_ZERO_MASK                                                              (0xFF << RTL8380_SRAM_SEG_BASE_MUST_BE_ZERO_OFFSET)

#define RTL8380_SP_SRAM_CFG_ADDR                                                                               (0x400C)
  #define RTL8380_SP_SRAM_CFG_ENSPINF_OFFSET                                                                   (0)
  #define RTL8380_SP_SRAM_CFG_ENSPINF_MASK                                                                     (0x1 << RTL8380_SP_SRAM_CFG_ENSPINF_OFFSET)

#define RTL8380_DRAM_ZONE0_OFFSET_SRAM_MAP_ADDR                                                                (0x4090)
  #define RTL8380_DRAM_ZONE0_OFFSET_SRAM_MAP_OFFSET_OFFSET                                                     (20)
  #define RTL8380_DRAM_ZONE0_OFFSET_SRAM_MAP_OFFSET_MASK                                                       (0x7FF << RTL8380_DRAM_ZONE0_OFFSET_SRAM_MAP_OFFSET_OFFSET)

#define RTL8380_DRAM_ZONE2_OFFSET_SRAM_MAP_ADDR                                                                (0x4094)
  #define RTL8380_DRAM_ZONE2_OFFSET_SRAM_MAP_OFFSET_OFFSET                                                     (20)
  #define RTL8380_DRAM_ZONE2_OFFSET_SRAM_MAP_OFFSET_MASK                                                       (0x7FF << RTL8380_DRAM_ZONE2_OFFSET_SRAM_MAP_OFFSET_OFFSET)

/*
 * Feature: UART
 */
#define RTL8380_UART0_RX_TX_DIV_LSB_ADDR                                                                       (0x2000)
  #define RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET                                                       (24)
  #define RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_MASK                                                         (0xFF << RTL8380_UART0_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET)

#define RTL8380_UART0_INTR_EN_DIV_MSB_ADDR                                                                     (0x2004)
  #define RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_OFFSET                                                         (24)
  #define RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_MASK                                                           (0xFF << RTL8380_UART0_INTR_EN_DIV_MSB_IER_DLM_OFFSET)

#define RTL8380_UART0_INTR_ID_FIFO_CTRL_ADDR                                                                   (0x2008)
  #define RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET                                                       (24)
  #define RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_MASK                                                         (0xFF << RTL8380_UART0_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET)

#define RTL8380_UART0_LINE_CTRL_ADDR                                                                           (0x200C)
  #define RTL8380_UART0_LINE_CTRL_DLAB_OFFSET                                                                  (31)
  #define RTL8380_UART0_LINE_CTRL_DLAB_MASK                                                                    (0x1 << RTL8380_UART0_LINE_CTRL_DLAB_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_BRK_OFFSET                                                                   (30)
  #define RTL8380_UART0_LINE_CTRL_BRK_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_BRK_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_EPS_OFFSET                                                                   (28)
  #define RTL8380_UART0_LINE_CTRL_EPS_MASK                                                                     (0x3 << RTL8380_UART0_LINE_CTRL_EPS_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_PEN_OFFSET                                                                   (27)
  #define RTL8380_UART0_LINE_CTRL_PEN_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_PEN_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_STB_OFFSET                                                                   (26)
  #define RTL8380_UART0_LINE_CTRL_STB_MASK                                                                     (0x1 << RTL8380_UART0_LINE_CTRL_STB_OFFSET)
  #define RTL8380_UART0_LINE_CTRL_WLS1_OFFSET                                                                  (24)
  #define RTL8380_UART0_LINE_CTRL_WLS1_MASK                                                                    (0x3 << RTL8380_UART0_LINE_CTRL_WLS1_OFFSET)

#define RTL8380_UART0_MODEM_CTRL_ADDR                                                                          (0x2010)
  #define RTL8380_UART0_MODEM_CTRL_AFE_OFFSET                                                                  (29)
  #define RTL8380_UART0_MODEM_CTRL_AFE_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_AFE_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_LOOP_OFFSET                                                                 (28)
  #define RTL8380_UART0_MODEM_CTRL_LOOP_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_LOOP_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_OUT2_OFFSET                                                                 (27)
  #define RTL8380_UART0_MODEM_CTRL_OUT2_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_OUT2_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_OUT1_OFFSET                                                                 (26)
  #define RTL8380_UART0_MODEM_CTRL_OUT1_MASK                                                                   (0x1 << RTL8380_UART0_MODEM_CTRL_OUT1_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_RTS_OFFSET                                                                  (25)
  #define RTL8380_UART0_MODEM_CTRL_RTS_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_RTS_OFFSET)
  #define RTL8380_UART0_MODEM_CTRL_DTR_OFFSET                                                                  (24)
  #define RTL8380_UART0_MODEM_CTRL_DTR_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_CTRL_DTR_OFFSET)

#define RTL8380_UART0_LINE_STS_ADDR                                                                            (0x2014)
  #define RTL8380_UART0_LINE_STS_RFE_OFFSET                                                                    (31)
  #define RTL8380_UART0_LINE_STS_RFE_MASK                                                                      (0x1 << RTL8380_UART0_LINE_STS_RFE_OFFSET)
  #define RTL8380_UART0_LINE_STS_TEMT_OFFSET                                                                   (30)
  #define RTL8380_UART0_LINE_STS_TEMT_MASK                                                                     (0x1 << RTL8380_UART0_LINE_STS_TEMT_OFFSET)
  #define RTL8380_UART0_LINE_STS_THRE_OFFSET                                                                   (29)
  #define RTL8380_UART0_LINE_STS_THRE_MASK                                                                     (0x1 << RTL8380_UART0_LINE_STS_THRE_OFFSET)
  #define RTL8380_UART0_LINE_STS_BI_OFFSET                                                                     (28)
  #define RTL8380_UART0_LINE_STS_BI_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_BI_OFFSET)
  #define RTL8380_UART0_LINE_STS_FE_OFFSET                                                                     (27)
  #define RTL8380_UART0_LINE_STS_FE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_FE_OFFSET)
  #define RTL8380_UART0_LINE_STS_PE_OFFSET                                                                     (26)
  #define RTL8380_UART0_LINE_STS_PE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_PE_OFFSET)
  #define RTL8380_UART0_LINE_STS_OE_OFFSET                                                                     (25)
  #define RTL8380_UART0_LINE_STS_OE_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_OE_OFFSET)
  #define RTL8380_UART0_LINE_STS_DR_OFFSET                                                                     (24)
  #define RTL8380_UART0_LINE_STS_DR_MASK                                                                       (0x1 << RTL8380_UART0_LINE_STS_DR_OFFSET)

#define RTL8380_UART0_MODEM_STS_ADDR                                                                           (0x2018)
  #define RTL8380_UART0_MODEM_STS_DCTS_OFFSET                                                                  (31)
  #define RTL8380_UART0_MODEM_STS_DCTS_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DCTS_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DDSR_OFFSET                                                                  (30)
  #define RTL8380_UART0_MODEM_STS_DDSR_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DDSR_OFFSET)
  #define RTL8380_UART0_MODEM_STS_TERI_OFFSET                                                                  (29)
  #define RTL8380_UART0_MODEM_STS_TERI_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_TERI_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DDCD_OFFSET                                                                  (28)
  #define RTL8380_UART0_MODEM_STS_DDCD_MASK                                                                    (0x1 << RTL8380_UART0_MODEM_STS_DDCD_OFFSET)
  #define RTL8380_UART0_MODEM_STS_CTS_OFFSET                                                                   (27)
  #define RTL8380_UART0_MODEM_STS_CTS_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_CTS_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DSR_OFFSET                                                                   (26)
  #define RTL8380_UART0_MODEM_STS_DSR_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_DSR_OFFSET)
  #define RTL8380_UART0_MODEM_STS_RI_OFFSET                                                                    (25)
  #define RTL8380_UART0_MODEM_STS_RI_MASK                                                                      (0x1 << RTL8380_UART0_MODEM_STS_RI_OFFSET)
  #define RTL8380_UART0_MODEM_STS_DCD_OFFSET                                                                   (24)
  #define RTL8380_UART0_MODEM_STS_DCD_MASK                                                                     (0x1 << RTL8380_UART0_MODEM_STS_DCD_OFFSET)

#define RTL8380_UART0_SCRATCH_ADDR                                                                             (0x201C)
  #define RTL8380_UART0_SCRATCH_TBD_OFFSET                                                                     (0)
  #define RTL8380_UART0_SCRATCH_TBD_MASK                                                                       (0xFFFFFFFF << RTL8380_UART0_SCRATCH_TBD_OFFSET)

#define RTL8380_UART1_RX_TX_DIV_LSB_ADDR                                                                       (0x2100)
  #define RTL8380_UART1_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET                                                       (24)
  #define RTL8380_UART1_RX_TX_DIV_LSB_RBR_THR_DLL_MASK                                                         (0xFF << RTL8380_UART1_RX_TX_DIV_LSB_RBR_THR_DLL_OFFSET)

#define RTL8380_UART1_INTR_EN_DIV_MSB_ADDR                                                                     (0x2104)
  #define RTL8380_UART1_INTR_EN_DIV_MSB_IER_DLM_OFFSET                                                         (24)
  #define RTL8380_UART1_INTR_EN_DIV_MSB_IER_DLM_MASK                                                           (0xFF << RTL8380_UART1_INTR_EN_DIV_MSB_IER_DLM_OFFSET)

#define RTL8380_UART1_INTR_ID_FIFO_CTRL_ADDR                                                                   (0x2108)
  #define RTL8380_UART1_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET                                                       (24)
  #define RTL8380_UART1_INTR_ID_FIFO_CTRL_IIR_FCR_MASK                                                         (0xFF << RTL8380_UART1_INTR_ID_FIFO_CTRL_IIR_FCR_OFFSET)

#define RTL8380_UART1_LINE_CTRL_ADDR                                                                           (0x210C)
  #define RTL8380_UART1_LINE_CTRL_DLAB_OFFSET                                                                  (31)
  #define RTL8380_UART1_LINE_CTRL_DLAB_MASK                                                                    (0x1 << RTL8380_UART1_LINE_CTRL_DLAB_OFFSET)
  #define RTL8380_UART1_LINE_CTRL_BRK_OFFSET                                                                   (30)
  #define RTL8380_UART1_LINE_CTRL_BRK_MASK                                                                     (0x1 << RTL8380_UART1_LINE_CTRL_BRK_OFFSET)
  #define RTL8380_UART1_LINE_CTRL_EPS_OFFSET                                                                   (28)
  #define RTL8380_UART1_LINE_CTRL_EPS_MASK                                                                     (0x3 << RTL8380_UART1_LINE_CTRL_EPS_OFFSET)
  #define RTL8380_UART1_LINE_CTRL_PEN_OFFSET                                                                   (27)
  #define RTL8380_UART1_LINE_CTRL_PEN_MASK                                                                     (0x1 << RTL8380_UART1_LINE_CTRL_PEN_OFFSET)
  #define RTL8380_UART1_LINE_CTRL_STB_OFFSET                                                                   (26)
  #define RTL8380_UART1_LINE_CTRL_STB_MASK                                                                     (0x1 << RTL8380_UART1_LINE_CTRL_STB_OFFSET)
  #define RTL8380_UART1_LINE_CTRL_WLS1_OFFSET                                                                  (24)
  #define RTL8380_UART1_LINE_CTRL_WLS1_MASK                                                                    (0x3 << RTL8380_UART1_LINE_CTRL_WLS1_OFFSET)

#define RTL8380_UART1_MODEM_CTRL_ADDR                                                                          (0x2110)
  #define RTL8380_UART1_MODEM_CTRL_LXCLK_SEL_OFFSET                                                            (30)
  #define RTL8380_UART1_MODEM_CTRL_LXCLK_SEL_MASK                                                              (0x1 << RTL8380_UART1_MODEM_CTRL_LXCLK_SEL_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_AFE_OFFSET                                                                  (29)
  #define RTL8380_UART1_MODEM_CTRL_AFE_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_CTRL_AFE_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_LOOP_OFFSET                                                                 (28)
  #define RTL8380_UART1_MODEM_CTRL_LOOP_MASK                                                                   (0x1 << RTL8380_UART1_MODEM_CTRL_LOOP_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_OUT2_OFFSET                                                                 (27)
  #define RTL8380_UART1_MODEM_CTRL_OUT2_MASK                                                                   (0x1 << RTL8380_UART1_MODEM_CTRL_OUT2_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_OUT1_OFFSET                                                                 (26)
  #define RTL8380_UART1_MODEM_CTRL_OUT1_MASK                                                                   (0x1 << RTL8380_UART1_MODEM_CTRL_OUT1_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_RTS_OFFSET                                                                  (25)
  #define RTL8380_UART1_MODEM_CTRL_RTS_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_CTRL_RTS_OFFSET)
  #define RTL8380_UART1_MODEM_CTRL_DTR_OFFSET                                                                  (24)
  #define RTL8380_UART1_MODEM_CTRL_DTR_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_CTRL_DTR_OFFSET)

#define RTL8380_UART1_LINE_STS_ADDR                                                                            (0x2114)
  #define RTL8380_UART1_LINE_STS_RFE_OFFSET                                                                    (31)
  #define RTL8380_UART1_LINE_STS_RFE_MASK                                                                      (0x1 << RTL8380_UART1_LINE_STS_RFE_OFFSET)
  #define RTL8380_UART1_LINE_STS_TEMT_OFFSET                                                                   (30)
  #define RTL8380_UART1_LINE_STS_TEMT_MASK                                                                     (0x1 << RTL8380_UART1_LINE_STS_TEMT_OFFSET)
  #define RTL8380_UART1_LINE_STS_THRE_OFFSET                                                                   (29)
  #define RTL8380_UART1_LINE_STS_THRE_MASK                                                                     (0x1 << RTL8380_UART1_LINE_STS_THRE_OFFSET)
  #define RTL8380_UART1_LINE_STS_BI_OFFSET                                                                     (28)
  #define RTL8380_UART1_LINE_STS_BI_MASK                                                                       (0x1 << RTL8380_UART1_LINE_STS_BI_OFFSET)
  #define RTL8380_UART1_LINE_STS_FE_OFFSET                                                                     (27)
  #define RTL8380_UART1_LINE_STS_FE_MASK                                                                       (0x1 << RTL8380_UART1_LINE_STS_FE_OFFSET)
  #define RTL8380_UART1_LINE_STS_PE_OFFSET                                                                     (26)
  #define RTL8380_UART1_LINE_STS_PE_MASK                                                                       (0x1 << RTL8380_UART1_LINE_STS_PE_OFFSET)
  #define RTL8380_UART1_LINE_STS_OE_OFFSET                                                                     (25)
  #define RTL8380_UART1_LINE_STS_OE_MASK                                                                       (0x1 << RTL8380_UART1_LINE_STS_OE_OFFSET)
  #define RTL8380_UART1_LINE_STS_DR_OFFSET                                                                     (24)
  #define RTL8380_UART1_LINE_STS_DR_MASK                                                                       (0x1 << RTL8380_UART1_LINE_STS_DR_OFFSET)

#define RTL8380_UART1_MODEM_STS_ADDR                                                                           (0x2118)
  #define RTL8380_UART1_MODEM_STS_DCTS_OFFSET                                                                  (31)
  #define RTL8380_UART1_MODEM_STS_DCTS_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_STS_DCTS_OFFSET)
  #define RTL8380_UART1_MODEM_STS_DDSR_OFFSET                                                                  (30)
  #define RTL8380_UART1_MODEM_STS_DDSR_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_STS_DDSR_OFFSET)
  #define RTL8380_UART1_MODEM_STS_TERI_OFFSET                                                                  (29)
  #define RTL8380_UART1_MODEM_STS_TERI_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_STS_TERI_OFFSET)
  #define RTL8380_UART1_MODEM_STS_DDCD_OFFSET                                                                  (28)
  #define RTL8380_UART1_MODEM_STS_DDCD_MASK                                                                    (0x1 << RTL8380_UART1_MODEM_STS_DDCD_OFFSET)
  #define RTL8380_UART1_MODEM_STS_CTS_OFFSET                                                                   (27)
  #define RTL8380_UART1_MODEM_STS_CTS_MASK                                                                     (0x1 << RTL8380_UART1_MODEM_STS_CTS_OFFSET)
  #define RTL8380_UART1_MODEM_STS_DSR_OFFSET                                                                   (26)
  #define RTL8380_UART1_MODEM_STS_DSR_MASK                                                                     (0x1 << RTL8380_UART1_MODEM_STS_DSR_OFFSET)
  #define RTL8380_UART1_MODEM_STS_RI_OFFSET                                                                    (25)
  #define RTL8380_UART1_MODEM_STS_RI_MASK                                                                      (0x1 << RTL8380_UART1_MODEM_STS_RI_OFFSET)
  #define RTL8380_UART1_MODEM_STS_DCD_OFFSET                                                                   (24)
  #define RTL8380_UART1_MODEM_STS_DCD_MASK                                                                     (0x1 << RTL8380_UART1_MODEM_STS_DCD_OFFSET)

#define RTL8380_UART1_SCRATCH_ADDR                                                                             (0x211C)
  #define RTL8380_UART1_SCRATCH_TBD_OFFSET                                                                     (0)
  #define RTL8380_UART1_SCRATCH_TBD_MASK                                                                       (0xFFFFFFFF << RTL8380_UART1_SCRATCH_TBD_OFFSET)

/*
 * Feature: INTR
 */
#define RTL8380_GLBL_INTR_MSK_ADDR                                                                             (0x3000)
  #define RTL8380_GLBL_INTR_MSK_UART0_IE_OFFSET                                                                (31)
  #define RTL8380_GLBL_INTR_MSK_UART0_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_UART0_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_UART1_IE_OFFSET                                                                (30)
  #define RTL8380_GLBL_INTR_MSK_UART1_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_UART1_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC0_IE_OFFSET                                                                  (29)
  #define RTL8380_GLBL_INTR_MSK_TC0_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC0_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC1_IE_OFFSET                                                                  (28)
  #define RTL8380_GLBL_INTR_MSK_TC1_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC1_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_OCPTO_IE_OFFSET                                                                (27)
  #define RTL8380_GLBL_INTR_MSK_OCPTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_OCPTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_HLXTO_IE_OFFSET                                                                (26)
  #define RTL8380_GLBL_INTR_MSK_HLXTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_HLXTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SLXTO_IE_OFFSET                                                                (25)
  #define RTL8380_GLBL_INTR_MSK_SLXTO_IE_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_MSK_SLXTO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_NIC_IE_OFFSET                                                                  (24)
  #define RTL8380_GLBL_INTR_MSK_NIC_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_NIC_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_OFFSET                                                             (23)
  #define RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_MASK                                                               (0x1 << RTL8380_GLBL_INTR_MSK_GPIO_ABC_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SECURITY_IE_OFFSET                                                             (22)
  #define RTL8380_GLBL_INTR_MSK_SECURITY_IE_MASK                                                               (0x1 << RTL8380_GLBL_INTR_MSK_SECURITY_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_SWCORE_IE_OFFSET                                                               (20)
  #define RTL8380_GLBL_INTR_MSK_SWCORE_IE_MASK                                                                 (0x1 << RTL8380_GLBL_INTR_MSK_SWCORE_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_OFFSET                                                            (19)
  #define RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_MASK                                                              (0x1 << RTL8380_GLBL_INTR_MSK_WDT_PH1TO_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC2_IE_OFFSET                                                                  (17)
  #define RTL8380_GLBL_INTR_MSK_TC2_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC2_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC3_IE_OFFSET                                                                  (16)
  #define RTL8380_GLBL_INTR_MSK_TC3_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC3_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC4_IE_OFFSET                                                                  (15)
  #define RTL8380_GLBL_INTR_MSK_TC4_IE_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_MSK_TC4_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC2_DALEY_INT_IE_OFFSET                                                        (14)
  #define RTL8380_GLBL_INTR_MSK_TC2_DALEY_INT_IE_MASK                                                          (0x1 << RTL8380_GLBL_INTR_MSK_TC2_DALEY_INT_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC3_DALEY_INT_IE_OFFSET                                                        (13)
  #define RTL8380_GLBL_INTR_MSK_TC3_DALEY_INT_IE_MASK                                                          (0x1 << RTL8380_GLBL_INTR_MSK_TC3_DALEY_INT_IE_OFFSET)
  #define RTL8380_GLBL_INTR_MSK_TC4_DALEY_INT_IE_OFFSET                                                        (12)
  #define RTL8380_GLBL_INTR_MSK_TC4_DALEY_INT_IE_MASK                                                          (0x1 << RTL8380_GLBL_INTR_MSK_TC4_DALEY_INT_IE_OFFSET)

#define RTL8380_GLBL_INTR_STS_ADDR                                                                             (0x3004)
  #define RTL8380_GLBL_INTR_STS_UART0_IP_OFFSET                                                                (31)
  #define RTL8380_GLBL_INTR_STS_UART0_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_UART0_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_UART1_IP_OFFSET                                                                (30)
  #define RTL8380_GLBL_INTR_STS_UART1_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_UART1_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC0_IP_OFFSET                                                                  (29)
  #define RTL8380_GLBL_INTR_STS_TC0_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC0_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC1_IP_OFFSET                                                                  (28)
  #define RTL8380_GLBL_INTR_STS_TC1_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC1_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_OCPTO_IP_OFFSET                                                                (27)
  #define RTL8380_GLBL_INTR_STS_OCPTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_OCPTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_HLXTO_IP_OFFSET                                                                (26)
  #define RTL8380_GLBL_INTR_STS_HLXTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_HLXTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SLXTO_IP_OFFSET                                                                (25)
  #define RTL8380_GLBL_INTR_STS_SLXTO_IP_MASK                                                                  (0x1 << RTL8380_GLBL_INTR_STS_SLXTO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_NIC_IP_OFFSET                                                                  (24)
  #define RTL8380_GLBL_INTR_STS_NIC_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_NIC_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_OFFSET                                                             (23)
  #define RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_MASK                                                               (0x1 << RTL8380_GLBL_INTR_STS_GPIO_ABC_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SECURITY_IP_OFFSET                                                             (22)
  #define RTL8380_GLBL_INTR_STS_SECURITY_IP_MASK                                                               (0x1 << RTL8380_GLBL_INTR_STS_SECURITY_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_SWCORE_IP_OFFSET                                                               (20)
  #define RTL8380_GLBL_INTR_STS_SWCORE_IP_MASK                                                                 (0x1 << RTL8380_GLBL_INTR_STS_SWCORE_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_OFFSET                                                            (19)
  #define RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_MASK                                                              (0x1 << RTL8380_GLBL_INTR_STS_WDT_PH1TO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_OFFSET                                                            (18)
  #define RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_MASK                                                              (0x1 << RTL8380_GLBL_INTR_STS_WDT_PH2TO_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC2_IP_OFFSET                                                                  (17)
  #define RTL8380_GLBL_INTR_STS_TC2_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC2_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC3_IP_OFFSET                                                                  (16)
  #define RTL8380_GLBL_INTR_STS_TC3_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC3_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC4_IP_OFFSET                                                                  (15)
  #define RTL8380_GLBL_INTR_STS_TC4_IP_MASK                                                                    (0x1 << RTL8380_GLBL_INTR_STS_TC4_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC2_DALEY_INT_IP_OFFSET                                                        (14)
  #define RTL8380_GLBL_INTR_STS_TC2_DALEY_INT_IP_MASK                                                          (0x1 << RTL8380_GLBL_INTR_STS_TC2_DALEY_INT_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC3_DALEY_INT_IP_OFFSET                                                        (13)
  #define RTL8380_GLBL_INTR_STS_TC3_DALEY_INT_IP_MASK                                                          (0x1 << RTL8380_GLBL_INTR_STS_TC3_DALEY_INT_IP_OFFSET)
  #define RTL8380_GLBL_INTR_STS_TC4_DALEY_INT_IP_OFFSET                                                        (12)
  #define RTL8380_GLBL_INTR_STS_TC4_DALEY_INT_IP_MASK                                                          (0x1 << RTL8380_GLBL_INTR_STS_TC4_DALEY_INT_IP_OFFSET)

#define RTL8380_INTR_ROUTINE_0_ADDR                                                                            (0x3008)
  #define RTL8380_INTR_ROUTINE_0_UART0_RS_OFFSET                                                               (28)
  #define RTL8380_INTR_ROUTINE_0_UART0_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_UART0_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_UART1_RS_OFFSET                                                               (24)
  #define RTL8380_INTR_ROUTINE_0_UART1_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_UART1_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_TC0_RS_OFFSET                                                                 (20)
  #define RTL8380_INTR_ROUTINE_0_TC0_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_TC0_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_TC1_RS_OFFSET                                                                 (16)
  #define RTL8380_INTR_ROUTINE_0_TC1_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_TC1_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_OCPTO_RS_OFFSET                                                               (12)
  #define RTL8380_INTR_ROUTINE_0_OCPTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_OCPTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_HLXTO_RS_OFFSET                                                               (8)
  #define RTL8380_INTR_ROUTINE_0_HLXTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_HLXTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_SLXTO_RS_OFFSET                                                               (4)
  #define RTL8380_INTR_ROUTINE_0_SLXTO_RS_MASK                                                                 (0xF << RTL8380_INTR_ROUTINE_0_SLXTO_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_0_NIC_RS_OFFSET                                                                 (0)
  #define RTL8380_INTR_ROUTINE_0_NIC_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_0_NIC_RS_OFFSET)

#define RTL8380_INTR_ROUTINE_1_ADDR                                                                            (0x300C)
  #define RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_OFFSET                                                            (28)
  #define RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_MASK                                                              (0xF << RTL8380_INTR_ROUTINE_1_GPIO_ABC_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_SECURITY_RS_OFFSET                                                            (24)
  #define RTL8380_INTR_ROUTINE_1_SECURITY_RS_MASK                                                              (0xF << RTL8380_INTR_ROUTINE_1_SECURITY_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_SWCORE_RS_OFFSET                                                              (16)
  #define RTL8380_INTR_ROUTINE_1_SWCORE_RS_MASK                                                                (0xF << RTL8380_INTR_ROUTINE_1_SWCORE_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_OFFSET                                                           (12)
  #define RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_MASK                                                             (0xF << RTL8380_INTR_ROUTINE_1_WDT_PH1TO_RS_OFFSET)

#define RTL8380_INTR_ROUTINE_2_ADDR                                                                            (0x3010)
  #define RTL8380_INTR_ROUTINE_2_TC2_RS_OFFSET                                                                 (28)
  #define RTL8380_INTR_ROUTINE_2_TC2_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_2_TC2_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_2_TC3_RS_OFFSET                                                                 (24)
  #define RTL8380_INTR_ROUTINE_2_TC3_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_2_TC3_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_2_TC4_RS_OFFSET                                                                 (20)
  #define RTL8380_INTR_ROUTINE_2_TC4_RS_MASK                                                                   (0xF << RTL8380_INTR_ROUTINE_2_TC4_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_2_TC2_DELAY_INT_RS_OFFSET                                                       (16)
  #define RTL8380_INTR_ROUTINE_2_TC2_DELAY_INT_RS_MASK                                                         (0xF << RTL8380_INTR_ROUTINE_2_TC2_DELAY_INT_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_2_TC3_DELAY_INT_RS_OFFSET                                                       (12)
  #define RTL8380_INTR_ROUTINE_2_TC3_DELAY_INT_RS_MASK                                                         (0xF << RTL8380_INTR_ROUTINE_2_TC3_DELAY_INT_RS_OFFSET)
  #define RTL8380_INTR_ROUTINE_2_TC4_DELAY_INT_RS_OFFSET                                                       (8)
  #define RTL8380_INTR_ROUTINE_2_TC4_DELAY_INT_RS_MASK                                                         (0xF << RTL8380_INTR_ROUTINE_2_TC4_DELAY_INT_RS_OFFSET)

/*
 * Feature: Delay Interrupt
 */
#define RTL8380_TC2_DLY_INT_CFG_ADDR                                                                           (0x3080)
  #define RTL8380_TC2_DLY_INT_CFG_ITI_TRIG_OFFSET                                                              (31)
  #define RTL8380_TC2_DLY_INT_CFG_ITI_TRIG_MASK                                                                (0x1 << RTL8380_TC2_DLY_INT_CFG_ITI_TRIG_OFFSET)
  #define RTL8380_TC2_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET                                                        (0)
  #define RTL8380_TC2_DLY_INT_CFG_DELAYED_IP_SEL_MASK                                                          (0xF << RTL8380_TC2_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET)

#define RTL8380_TC3_DLY_INT_CFG_ADDR                                                                           (0x3084)
  #define RTL8380_TC3_DLY_INT_CFG_ITI_TRIG_OFFSET                                                              (31)
  #define RTL8380_TC3_DLY_INT_CFG_ITI_TRIG_MASK                                                                (0x1 << RTL8380_TC3_DLY_INT_CFG_ITI_TRIG_OFFSET)
  #define RTL8380_TC3_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET                                                        (0)
  #define RTL8380_TC3_DLY_INT_CFG_DELAYED_IP_SEL_MASK                                                          (0xF << RTL8380_TC3_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET)

#define RTL8380_TC4_DLY_INT_CFG_ADDR                                                                           (0x3088)
  #define RTL8380_TC4_DLY_INT_CFG_ITI_TRIG_OFFSET                                                              (31)
  #define RTL8380_TC4_DLY_INT_CFG_ITI_TRIG_MASK                                                                (0x1 << RTL8380_TC4_DLY_INT_CFG_ITI_TRIG_OFFSET)
  #define RTL8380_TC4_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET                                                        (0)
  #define RTL8380_TC4_DLY_INT_CFG_DELAYED_IP_SEL_MASK                                                          (0xF << RTL8380_TC4_DLY_INT_CFG_DELAYED_IP_SEL_OFFSET)

/*
 * Feature: TIMER
 */
#define RTL8380_TMR_CNTR_0_DATA_ADDR                                                                           (0x3100)
  #define RTL8380_TMR_CNTR_0_DATA_MUST_BE_ZERO3_OFFSET                                                         (28)
  #define RTL8380_TMR_CNTR_0_DATA_MUST_BE_ZERO3_MASK                                                           (0xF << RTL8380_TMR_CNTR_0_DATA_MUST_BE_ZERO3_OFFSET)
  #define RTL8380_TMR_CNTR_0_DATA_TC0_DATA_OFFSET                                                              (0)
  #define RTL8380_TMR_CNTR_0_DATA_TC0_DATA_MASK                                                                (0xFFFFFFF << RTL8380_TMR_CNTR_0_DATA_TC0_DATA_OFFSET)

#define RTL8380_TMR_CNTR_0_CNTR_ADDR                                                                           (0x3104)
  #define RTL8380_TMR_CNTR_0_CNTR_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_0_CNTR_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_0_CNTR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_0_CNTR_TC0_VAL_OFFSET                                                               (0)
  #define RTL8380_TMR_CNTR_0_CNTR_TC0_VAL_MASK                                                                 (0xFFFFFFF << RTL8380_TMR_CNTR_0_CNTR_TC0_VAL_OFFSET)

#define RTL8380_TMR_CNTR_0_CTRL_ADDR                                                                           (0x3108)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_EN_OFFSET                                                                (28)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_EN_MASK                                                                  (0x1 << RTL8380_TMR_CNTR_0_CTRL_TC0_EN_OFFSET)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_MODE_OFFSET                                                              (24)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_MODE_MASK                                                                (0x1 << RTL8380_TMR_CNTR_0_CTRL_TC0_MODE_OFFSET)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_DIV_FACTOR_OFFSET                                                        (0)
  #define RTL8380_TMR_CNTR_0_CTRL_TC0_DIV_FACTOR_MASK                                                          (0xFFFF << RTL8380_TMR_CNTR_0_CTRL_TC0_DIV_FACTOR_OFFSET)

#define RTL8380_TMR_CNTR_0_INTR_ADDR                                                                           (0x310C)
  #define RTL8380_TMR_CNTR_0_INTR_TC0IE_OFFSET                                                                 (20)
  #define RTL8380_TMR_CNTR_0_INTR_TC0IE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_0_INTR_TC0IE_OFFSET)
  #define RTL8380_TMR_CNTR_0_INTR_TC0IP_OFFSET                                                                 (16)
  #define RTL8380_TMR_CNTR_0_INTR_TC0IP_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_0_INTR_TC0IP_OFFSET)

#define RTL8380_TMR_CNTR_1_DATA_ADDR                                                                           (0x3110)
  #define RTL8380_TMR_CNTR_1_DATA_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_1_DATA_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_1_DATA_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_1_DATA_TC1_DATA_OFFSET                                                              (0)
  #define RTL8380_TMR_CNTR_1_DATA_TC1_DATA_MASK                                                                (0xFFFFFFF << RTL8380_TMR_CNTR_1_DATA_TC1_DATA_OFFSET)

#define RTL8380_TMR_CNTR_1_CNTR_ADDR                                                                           (0x3114)
  #define RTL8380_TMR_CNTR_1_CNTR_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_1_CNTR_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_1_CNTR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_1_CNTR_TC1_VAL_OFFSET                                                               (0)
  #define RTL8380_TMR_CNTR_1_CNTR_TC1_VAL_MASK                                                                 (0xFFFFFFF << RTL8380_TMR_CNTR_1_CNTR_TC1_VAL_OFFSET)

#define RTL8380_TMR_CNTR_1_CTRL_ADDR                                                                           (0x3118)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_EN_OFFSET                                                                (28)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_EN_MASK                                                                  (0x1 << RTL8380_TMR_CNTR_1_CTRL_TC1_EN_OFFSET)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_MODE_OFFSET                                                              (24)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_MODE_MASK                                                                (0x1 << RTL8380_TMR_CNTR_1_CTRL_TC1_MODE_OFFSET)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_DIV_FACTOR_OFFSET                                                        (0)
  #define RTL8380_TMR_CNTR_1_CTRL_TC1_DIV_FACTOR_MASK                                                          (0xFFFF << RTL8380_TMR_CNTR_1_CTRL_TC1_DIV_FACTOR_OFFSET)

#define RTL8380_TMR_CNTR_1_INTR_ADDR                                                                           (0x311C)
  #define RTL8380_TMR_CNTR_1_INTR_TC1IE_OFFSET                                                                 (20)
  #define RTL8380_TMR_CNTR_1_INTR_TC1IE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_1_INTR_TC1IE_OFFSET)
  #define RTL8380_TMR_CNTR_1_INTR_TC1IP_OFFSET                                                                 (16)
  #define RTL8380_TMR_CNTR_1_INTR_TC1IP_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_1_INTR_TC1IP_OFFSET)

#define RTL8380_TMR_CNTR_2_DATA_ADDR                                                                           (0x3120)
  #define RTL8380_TMR_CNTR_2_DATA_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_2_DATA_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_2_DATA_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_2_DATA_TC2_DATA_OFFSET                                                              (0)
  #define RTL8380_TMR_CNTR_2_DATA_TC2_DATA_MASK                                                                (0xFFFFFFF << RTL8380_TMR_CNTR_2_DATA_TC2_DATA_OFFSET)

#define RTL8380_TMR_CNTR_2_CNTR_ADDR                                                                           (0x3124)
  #define RTL8380_TMR_CNTR_2_CNTR_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_2_CNTR_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_2_CNTR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_2_CNTR_TC2_VAL_OFFSET                                                               (0)
  #define RTL8380_TMR_CNTR_2_CNTR_TC2_VAL_MASK                                                                 (0xFFFFFFF << RTL8380_TMR_CNTR_2_CNTR_TC2_VAL_OFFSET)

#define RTL8380_TMR_CNTR_2_CTRL_ADDR                                                                           (0x3128)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_EN_OFFSET                                                                (28)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_EN_MASK                                                                  (0x1 << RTL8380_TMR_CNTR_2_CTRL_TC2_EN_OFFSET)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_MODE_OFFSET                                                              (24)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_MODE_MASK                                                                (0x1 << RTL8380_TMR_CNTR_2_CTRL_TC2_MODE_OFFSET)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_DIV_FACTOR_OFFSET                                                        (0)
  #define RTL8380_TMR_CNTR_2_CTRL_TC2_DIV_FACTOR_MASK                                                          (0xFFFF << RTL8380_TMR_CNTR_2_CTRL_TC2_DIV_FACTOR_OFFSET)

#define RTL8380_TMR_CNTR_2_INTR_ADDR                                                                           (0x312C)
  #define RTL8380_TMR_CNTR_2_INTR_TC2IE_OFFSET                                                                 (20)
  #define RTL8380_TMR_CNTR_2_INTR_TC2IE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_2_INTR_TC2IE_OFFSET)
  #define RTL8380_TMR_CNTR_2_INTR_TC2IP_OFFSET                                                                 (16)
  #define RTL8380_TMR_CNTR_2_INTR_TC2IP_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_2_INTR_TC2IP_OFFSET)

#define RTL8380_TMR_CNTR_3_DATA_ADDR                                                                           (0x3130)
  #define RTL8380_TMR_CNTR_3_DATA_TC3_DATA_OFFSET                                                              (0)
  #define RTL8380_TMR_CNTR_3_DATA_TC3_DATA_MASK                                                                (0xFFFFFFF << RTL8380_TMR_CNTR_3_DATA_TC3_DATA_OFFSET)

#define RTL8380_TMR_CNTR_3_CNTR_ADDR                                                                           (0x3134)
  #define RTL8380_TMR_CNTR_3_CNTR_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_3_CNTR_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_3_CNTR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_3_CNTR_TC3_VAL_OFFSET                                                               (0)
  #define RTL8380_TMR_CNTR_3_CNTR_TC3_VAL_MASK                                                                 (0xFFFFFFF << RTL8380_TMR_CNTR_3_CNTR_TC3_VAL_OFFSET)

#define RTL8380_TMR_CNTR_3_CTRL_ADDR                                                                           (0x3138)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_EN_OFFSET                                                                (28)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_EN_MASK                                                                  (0x1 << RTL8380_TMR_CNTR_3_CTRL_TC3_EN_OFFSET)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_MODE_OFFSET                                                              (24)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_MODE_MASK                                                                (0x1 << RTL8380_TMR_CNTR_3_CTRL_TC3_MODE_OFFSET)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_DIV_FACTOR_OFFSET                                                        (0)
  #define RTL8380_TMR_CNTR_3_CTRL_TC3_DIV_FACTOR_MASK                                                          (0xFFFF << RTL8380_TMR_CNTR_3_CTRL_TC3_DIV_FACTOR_OFFSET)

#define RTL8380_TMR_CNTR_3_INTR_ADDR                                                                           (0x313C)
  #define RTL8380_TMR_CNTR_3_INTR_TC3IE_OFFSET                                                                 (20)
  #define RTL8380_TMR_CNTR_3_INTR_TC3IE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_3_INTR_TC3IE_OFFSET)
  #define RTL8380_TMR_CNTR_3_INTR_TC3IP_OFFSET                                                                 (16)
  #define RTL8380_TMR_CNTR_3_INTR_TC3IP_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_3_INTR_TC3IP_OFFSET)

#define RTL8380_TMR_CNTR_4_DATA_ADDR                                                                           (0x3140)
  #define RTL8380_TMR_CNTR_4_DATA_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_4_DATA_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_4_DATA_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_4_DATA_TC4_DATA_OFFSET                                                              (0)
  #define RTL8380_TMR_CNTR_4_DATA_TC4_DATA_MASK                                                                (0xFFFFFFF << RTL8380_TMR_CNTR_4_DATA_TC4_DATA_OFFSET)

#define RTL8380_TMR_CNTR_4_CNTR_ADDR                                                                           (0x3144)
  #define RTL8380_TMR_CNTR_4_CNTR_MUST_BE_ZERO_OFFSET                                                          (28)
  #define RTL8380_TMR_CNTR_4_CNTR_MUST_BE_ZERO_MASK                                                            (0xF << RTL8380_TMR_CNTR_4_CNTR_MUST_BE_ZERO_OFFSET)
  #define RTL8380_TMR_CNTR_4_CNTR_TC4_VAL_OFFSET                                                               (0)
  #define RTL8380_TMR_CNTR_4_CNTR_TC4_VAL_MASK                                                                 (0xFFFFFFF << RTL8380_TMR_CNTR_4_CNTR_TC4_VAL_OFFSET)

#define RTL8380_TMR_CNTR_4_CTRL_ADDR                                                                           (0x3148)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_EN_OFFSET                                                                (28)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_EN_MASK                                                                  (0x1 << RTL8380_TMR_CNTR_4_CTRL_TC4_EN_OFFSET)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_MODE_OFFSET                                                              (24)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_MODE_MASK                                                                (0x1 << RTL8380_TMR_CNTR_4_CTRL_TC4_MODE_OFFSET)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_DIV_FACTOR_OFFSET                                                        (0)
  #define RTL8380_TMR_CNTR_4_CTRL_TC4_DIV_FACTOR_MASK                                                          (0xFFFF << RTL8380_TMR_CNTR_4_CTRL_TC4_DIV_FACTOR_OFFSET)

#define RTL8380_TMR_CNTR_4_INTR_ADDR                                                                           (0x314C)
  #define RTL8380_TMR_CNTR_4_INTR_TC4IE_OFFSET                                                                 (20)
  #define RTL8380_TMR_CNTR_4_INTR_TC4IE_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_4_INTR_TC4IE_OFFSET)
  #define RTL8380_TMR_CNTR_4_INTR_TC4IP_OFFSET                                                                 (16)
  #define RTL8380_TMR_CNTR_4_INTR_TC4IP_MASK                                                                   (0x1 << RTL8380_TMR_CNTR_4_INTR_TC4IP_OFFSET)

#define RTL8380_WDOG_CNTR_ADDR                                                                                 (0x3150)
  #define RTL8380_WDOG_CNTR_WDT_KICK_OFFSET                                                                    (31)
  #define RTL8380_WDOG_CNTR_WDT_KICK_MASK                                                                      (0x1 << RTL8380_WDOG_CNTR_WDT_KICK_OFFSET)

#define RTL8380_WDOG_INTR_ADDR                                                                                 (0x3154)
  #define RTL8380_WDOG_INTR_PH1_IP_OFFSET                                                                      (31)
  #define RTL8380_WDOG_INTR_PH1_IP_MASK                                                                        (0x1 << RTL8380_WDOG_INTR_PH1_IP_OFFSET)
  #define RTL8380_WDOG_INTR_PH2_IP_OFFSET                                                                      (30)
  #define RTL8380_WDOG_INTR_PH2_IP_MASK                                                                        (0x1 << RTL8380_WDOG_INTR_PH2_IP_OFFSET)

#define RTL8380_WDOG_CTRL_ADDR                                                                                 (0x3158)
  #define RTL8380_WDOG_CTRL_WDT_E_OFFSET                                                                       (31)
  #define RTL8380_WDOG_CTRL_WDT_E_MASK                                                                         (0x1 << RTL8380_WDOG_CTRL_WDT_E_OFFSET)
  #define RTL8380_WDOG_CTRL_WDT_CLK_SC_OFFSET                                                                  (29)
  #define RTL8380_WDOG_CTRL_WDT_CLK_SC_MASK                                                                    (0x3 << RTL8380_WDOG_CTRL_WDT_CLK_SC_OFFSET)
  #define RTL8380_WDOG_CTRL_PH1_TO_OFFSET                                                                      (22)
  #define RTL8380_WDOG_CTRL_PH1_TO_MASK                                                                        (0x1F << RTL8380_WDOG_CTRL_PH1_TO_OFFSET)
  #define RTL8380_WDOG_CTRL_PH2_TO_OFFSET                                                                      (15)
  #define RTL8380_WDOG_CTRL_PH2_TO_MASK                                                                        (0x1F << RTL8380_WDOG_CTRL_PH2_TO_OFFSET)
  #define RTL8380_WDOG_CTRL_WDT_RESET_MODE_OFFSET                                                              (0)
  #define RTL8380_WDOG_CTRL_WDT_RESET_MODE_MASK                                                                (0x3 << RTL8380_WDOG_CTRL_WDT_RESET_MODE_OFFSET)

/*
 * Feature: LX Timeout Monitor
 */
#define RTL8380_HLBTCR_ADDR                                                                                    (0x3400)
  #define RTL8380_HLBTCR_HLX_TCEN_OFFSET                                                                       (31)
  #define RTL8380_HLBTCR_HLX_TCEN_MASK                                                                         (0x1 << RTL8380_HLBTCR_HLX_TCEN_OFFSET)
  #define RTL8380_HLBTCR_HLX_TCT_OFFSET                                                                        (28)
  #define RTL8380_HLBTCR_HLX_TCT_MASK                                                                          (0x7 << RTL8380_HLBTCR_HLX_TCT_OFFSET)

#define RTL8380_HLBTIR_ADDR                                                                                    (0x3404)
  #define RTL8380_HLBTIR_HLX_IP_OFFSET                                                                         (31)
  #define RTL8380_HLBTIR_HLX_IP_MASK                                                                           (0x1 << RTL8380_HLBTIR_HLX_IP_OFFSET)

#define RTL8380_HLBTMAR_ADDR                                                                                   (0x3408)
  #define RTL8380_HLBTMAR_HLX_ADDR_OFFSET                                                                      (0)
  #define RTL8380_HLBTMAR_HLX_ADDR_MASK                                                                        (0xFFFFFFFF << RTL8380_HLBTMAR_HLX_ADDR_OFFSET)

#define RTL8380_SLBTCR_ADDR                                                                                    (0x3410)
  #define RTL8380_SLBTCR_SLX_TCEN_OFFSET                                                                       (31)
  #define RTL8380_SLBTCR_SLX_TCEN_MASK                                                                         (0x1 << RTL8380_SLBTCR_SLX_TCEN_OFFSET)
  #define RTL8380_SLBTCR_SLX_TCT_OFFSET                                                                        (28)
  #define RTL8380_SLBTCR_SLX_TCT_MASK                                                                          (0x7 << RTL8380_SLBTCR_SLX_TCT_OFFSET)

#define RTL8380_SLBTIR_ADDR                                                                                    (0x3414)
  #define RTL8380_SLBTIR_SLX_IP_OFFSET                                                                         (31)
  #define RTL8380_SLBTIR_SLX_IP_MASK                                                                           (0x1 << RTL8380_SLBTIR_SLX_IP_OFFSET)

#define RTL8380_SLBTMAR_ADDR                                                                                   (0x3418)
  #define RTL8380_SLBTMAR_SLX_ADDR_OFFSET                                                                      (0)
  #define RTL8380_SLBTMAR_SLX_ADDR_MASK                                                                        (0xFFFFFFFF << RTL8380_SLBTMAR_SLX_ADDR_OFFSET)

/*
 * Feature: GPIO
 */
#define RTL8380_GPIO_AB_CTRL_ADDR                                                                              (0x3500)
  #define RTL8380_GPIO_AB_CTRL_PFC_A_OFFSET                                                                    (24)
  #define RTL8380_GPIO_AB_CTRL_PFC_A_MASK                                                                      (0xFF << RTL8380_GPIO_AB_CTRL_PFC_A_OFFSET)
  #define RTL8380_GPIO_AB_CTRL_PFC_B_OFFSET                                                                    (16)
  #define RTL8380_GPIO_AB_CTRL_PFC_B_MASK                                                                      (0xFF << RTL8380_GPIO_AB_CTRL_PFC_B_OFFSET)

#define RTL8380_GPIO_AB_DIR_ADDR                                                                               (0x3508)
  #define RTL8380_GPIO_AB_DIR_DRC_A_OFFSET                                                                     (24)
  #define RTL8380_GPIO_AB_DIR_DRC_A_MASK                                                                       (0xFF << RTL8380_GPIO_AB_DIR_DRC_A_OFFSET)
  #define RTL8380_GPIO_AB_DIR_DRC_B_OFFSET                                                                     (16)
  #define RTL8380_GPIO_AB_DIR_DRC_B_MASK                                                                       (0xFF << RTL8380_GPIO_AB_DIR_DRC_B_OFFSET)

#define RTL8380_GPIO_AB_DATA_ADDR                                                                              (0x350C)
  #define RTL8380_GPIO_AB_DATA_PD_A_OFFSET                                                                     (24)
  #define RTL8380_GPIO_AB_DATA_PD_A_MASK                                                                       (0xFF << RTL8380_GPIO_AB_DATA_PD_A_OFFSET)
  #define RTL8380_GPIO_AB_DATA_PD_B_OFFSET                                                                     (16)
  #define RTL8380_GPIO_AB_DATA_PD_B_MASK                                                                       (0xFF << RTL8380_GPIO_AB_DATA_PD_B_OFFSET)

#define RTL8380_GPIO_AB_INTR_STS_ADDR                                                                          (0x3510)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_A_OFFSET                                                                (24)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_A_MASK                                                                  (0xFF << RTL8380_GPIO_AB_INTR_STS_IPS_A_OFFSET)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_B_OFFSET                                                                (16)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_B_MASK                                                                  (0xFF << RTL8380_GPIO_AB_INTR_STS_IPS_B_OFFSET)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_C_OFFSET                                                                (8)
  #define RTL8380_GPIO_AB_INTR_STS_IPS_C_MASK                                                                  (0xFF << RTL8380_GPIO_AB_INTR_STS_IPS_C_OFFSET)

#define RTL8380_GPIO_AB_INTR_MODE_ADDR                                                                         (0x3514)
  #define RTL8380_GPIO_AB_INTR_MODE_PA7_IM_OFFSET                                                              (30)
  #define RTL8380_GPIO_AB_INTR_MODE_PA7_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA7_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA6_IM_OFFSET                                                              (28)
  #define RTL8380_GPIO_AB_INTR_MODE_PA6_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA6_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA5_IM_OFFSET                                                              (26)
  #define RTL8380_GPIO_AB_INTR_MODE_PA5_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA5_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA4_IM_OFFSET                                                              (24)
  #define RTL8380_GPIO_AB_INTR_MODE_PA4_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA4_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA3_IM_OFFSET                                                              (22)
  #define RTL8380_GPIO_AB_INTR_MODE_PA3_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA3_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA2_IM_OFFSET                                                              (20)
  #define RTL8380_GPIO_AB_INTR_MODE_PA2_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA2_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA1_IM_OFFSET                                                              (18)
  #define RTL8380_GPIO_AB_INTR_MODE_PA1_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA1_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PA0_IM_OFFSET                                                              (16)
  #define RTL8380_GPIO_AB_INTR_MODE_PA0_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PA0_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB7_IM_OFFSET                                                              (14)
  #define RTL8380_GPIO_AB_INTR_MODE_PB7_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB7_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB6_IM_OFFSET                                                              (12)
  #define RTL8380_GPIO_AB_INTR_MODE_PB6_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB6_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB5_IM_OFFSET                                                              (10)
  #define RTL8380_GPIO_AB_INTR_MODE_PB5_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB5_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB4_IM_OFFSET                                                              (8)
  #define RTL8380_GPIO_AB_INTR_MODE_PB4_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB4_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB3_IM_OFFSET                                                              (6)
  #define RTL8380_GPIO_AB_INTR_MODE_PB3_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB3_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB2_IM_OFFSET                                                              (4)
  #define RTL8380_GPIO_AB_INTR_MODE_PB2_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB2_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB1_IM_OFFSET                                                              (2)
  #define RTL8380_GPIO_AB_INTR_MODE_PB1_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB1_IM_OFFSET)
  #define RTL8380_GPIO_AB_INTR_MODE_PB0_IM_OFFSET                                                              (0)
  #define RTL8380_GPIO_AB_INTR_MODE_PB0_IM_MASK                                                                (0x3 << RTL8380_GPIO_AB_INTR_MODE_PB0_IM_OFFSET)

/*
 * Feature: OCP_LX_CLK_REVERSER
 */
#define RTL8380_OCP_LX_CLK_REVERSER_ADDR                                                                       (0x3600)
  #define RTL8380_OCP_LX_CLK_REVERSER_LX_CLK_SLOW_OFFSET                                                       (31)
  #define RTL8380_OCP_LX_CLK_REVERSER_LX_CLK_SLOW_MASK                                                         (0x1 << RTL8380_OCP_LX_CLK_REVERSER_LX_CLK_SLOW_OFFSET)
  #define RTL8380_OCP_LX_CLK_REVERSER_OCP_CLK_SLOW_OFFSET                                                      (30)
  #define RTL8380_OCP_LX_CLK_REVERSER_OCP_CLK_SLOW_MASK                                                        (0x1 << RTL8380_OCP_LX_CLK_REVERSER_OCP_CLK_SLOW_OFFSET)
  #define RTL8380_OCP_LX_CLK_REVERSER_MUST_BE_ZERO_OFFSET                                                      (0)
  #define RTL8380_OCP_LX_CLK_REVERSER_MUST_BE_ZERO_MASK                                                        (0x3FFFFFFF << RTL8380_OCP_LX_CLK_REVERSER_MUST_BE_ZERO_OFFSET)

/*
 * Feature: DLL Analog Controller
 */
#define RTL8380_DDCR_ADDR                                                                                      (0x3800)
  #define RTL8380_DDCR_REG_DLL_DIS_OFFSET                                                                      (22)
  #define RTL8380_DDCR_REG_DLL_DIS_MASK                                                                        (0x1 << RTL8380_DDCR_REG_DLL_DIS_OFFSET)
  #define RTL8380_DDCR_REG_DLL_PD_OFFSET                                                                       (21)
  #define RTL8380_DDCR_REG_DLL_PD_MASK                                                                         (0x1 << RTL8380_DDCR_REG_DLL_PD_OFFSET)
  #define RTL8380_DDCR_REG_DLL_DL_OFFSET                                                                       (19)
  #define RTL8380_DDCR_REG_DLL_DL_MASK                                                                         (0x3 << RTL8380_DDCR_REG_DLL_DL_OFFSET)
  #define RTL8380_DDCR_REG_DLL_STARTB_OFFSET                                                                   (18)
  #define RTL8380_DDCR_REG_DLL_STARTB_MASK                                                                     (0x1 << RTL8380_DDCR_REG_DLL_STARTB_OFFSET)
  #define RTL8380_DDCR_REG_DLL_PFD_OFFSET                                                                      (16)
  #define RTL8380_DDCR_REG_DLL_PFD_MASK                                                                        (0x3 << RTL8380_DDCR_REG_DLL_PFD_OFFSET)
  #define RTL8380_DDCR_REG_DLL_VR_OFFSET                                                                       (12)
  #define RTL8380_DDCR_REG_DLL_VR_MASK                                                                         (0xF << RTL8380_DDCR_REG_DLL_VR_OFFSET)
  #define RTL8380_DDCR_REG_DLL_MD_OFFSET                                                                       (9)
  #define RTL8380_DDCR_REG_DLL_MD_MASK                                                                         (0x7 << RTL8380_DDCR_REG_DLL_MD_OFFSET)
  #define RTL8380_DDCR_REG_DLL_LF_OFFSET                                                                       (6)
  #define RTL8380_DDCR_REG_DLL_LF_MASK                                                                         (0x7 << RTL8380_DDCR_REG_DLL_LF_OFFSET)
  #define RTL8380_DDCR_REG_DLL_CP_OFFSET                                                                       (0)
  #define RTL8380_DDCR_REG_DLL_CP_MASK                                                                         (0x3F << RTL8380_DDCR_REG_DLL_CP_OFFSET)

/*
 * Feature: DDR Pad Controller
 */
#define RTL8380_DP_CR_ADDR                                                                                     (0x3A00)
  #define RTL8380_DP_CR_DDR_TYPE_OFFSET                                                                        (3)
  #define RTL8380_DP_CR_DDR_TYPE_MASK                                                                          (0x1 << RTL8380_DP_CR_DDR_TYPE_OFFSET)
  #define RTL8380_DP_CR_DDR_PWR_OFFSET                                                                         (2)
  #define RTL8380_DP_CR_DDR_PWR_MASK                                                                           (0x1 << RTL8380_DP_CR_DDR_PWR_OFFSET)
  #define RTL8380_DP_CR_DDR_SPEED_OFFSET                                                                       (1)
  #define RTL8380_DP_CR_DDR_SPEED_MASK                                                                         (0x1 << RTL8380_DP_CR_DDR_SPEED_OFFSET)
  #define RTL8380_DP_CR_DDR2_DQS_OFFSET                                                                        (0)
  #define RTL8380_DP_CR_DDR2_DQS_MASK                                                                          (0x1 << RTL8380_DP_CR_DDR2_DQS_OFFSET)

#define RTL8380_DP_MD0IOC_ADDR                                                                                 (0x3A04)
  #define RTL8380_DP_MD0IOC_MD_OFFSET                                                                          (0)
  #define RTL8380_DP_MD0IOC_MD_MASK                                                                            (0x3FFFFFF << RTL8380_DP_MD0IOC_MD_OFFSET)

#define RTL8380_DP_MD1IOC_ADDR                                                                                 (0x3A08)
  #define RTL8380_DP_MD1IOC_MD_OFFSET                                                                          (0)
  #define RTL8380_DP_MD1IOC_MD_MASK                                                                            (0x3FFFFFF << RTL8380_DP_MD1IOC_MD_OFFSET)

#define RTL8380_DP_MD2IOC_ADDR                                                                                 (0x3A0C)
  #define RTL8380_DP_MD2IOC_MD_OFFSET                                                                          (0)
  #define RTL8380_DP_MD2IOC_MD_MASK                                                                            (0x3FFFFFF << RTL8380_DP_MD2IOC_MD_OFFSET)

#define RTL8380_DP_MD3IOC_ADDR                                                                                 (0x3A10)
  #define RTL8380_DP_MD3IOC_MD_OFFSET                                                                          (0)
  #define RTL8380_DP_MD3IOC_MD_MASK                                                                            (0x3FFFFFF << RTL8380_DP_MD3IOC_MD_OFFSET)

#define RTL8380_DP_LDQSIOC_ADDR                                                                                (0x3A14)
  #define RTL8380_DP_LDQSIOC_LDQS_OFFSET                                                                       (0)
  #define RTL8380_DP_LDQSIOC_LDQS_MASK                                                                         (0x3FFFFFF << RTL8380_DP_LDQSIOC_LDQS_OFFSET)

#define RTL8380_DP_HDQSIOC_ADDR                                                                                (0x3A18)
  #define RTL8380_DP_HDQSIOC_HDQS_OFFSET                                                                       (0)
  #define RTL8380_DP_HDQSIOC_HDQS_MASK                                                                         (0x3FFFFFF << RTL8380_DP_HDQSIOC_HDQS_OFFSET)

#define RTL8380_DP_LNDQSIOC_ADDR                                                                               (0x3A1C)
  #define RTL8380_DP_LNDQSIOC_LNDQS_OFFSET                                                                     (0)
  #define RTL8380_DP_LNDQSIOC_LNDQS_MASK                                                                       (0x3FFFFFF << RTL8380_DP_LNDQSIOC_LNDQS_OFFSET)

#define RTL8380_DP_HNDQSIOC_ADDR                                                                               (0x3A20)
  #define RTL8380_DP_HNDQSIOC_HNDQS_OFFSET                                                                     (0)
  #define RTL8380_DP_HNDQSIOC_HNDQS_MASK                                                                       (0x3FFFFFF << RTL8380_DP_HNDQSIOC_HNDQS_OFFSET)

#define RTL8380_DP_LDMIOC_ADDR                                                                                 (0x3A24)
  #define RTL8380_DP_LDMIOC_LDM_OFFSET                                                                         (0)
  #define RTL8380_DP_LDMIOC_LDM_MASK                                                                           (0x3FF << RTL8380_DP_LDMIOC_LDM_OFFSET)

#define RTL8380_DP_HDMIOC_ADDR                                                                                 (0x3A28)
  #define RTL8380_DP_HDMIOC_HDM_OFFSET                                                                         (0)
  #define RTL8380_DP_HDMIOC_HDM_MASK                                                                           (0x3FF << RTL8380_DP_HDMIOC_HDM_OFFSET)

#define RTL8380_DP_MCIOC_ADDR                                                                                  (0x3A2C)
  #define RTL8380_DP_MCIOC_CLK_OFFSET                                                                          (0)
  #define RTL8380_DP_MCIOC_CLK_MASK                                                                            (0x3FF << RTL8380_DP_MCIOC_CLK_OFFSET)

#define RTL8380_DP_NMCIOC_ADDR                                                                                 (0x3A30)
  #define RTL8380_DP_NMCIOC_NCLK_OFFSET                                                                        (0)
  #define RTL8380_DP_NMCIOC_NCLK_MASK                                                                          (0x3FF << RTL8380_DP_NMCIOC_NCLK_OFFSET)

#define RTL8380_DP_MAIOC_ADDR                                                                                  (0x3A34)
  #define RTL8380_DP_MAIOC_MA_OFFSET                                                                           (0)
  #define RTL8380_DP_MAIOC_MA_MASK                                                                             (0x3FF << RTL8380_DP_MAIOC_MA_OFFSET)

#define RTL8380_DP_MISCIOC_ADDR                                                                                (0x3A38)
  #define RTL8380_DP_MISCIOC_MISC_OFFSET                                                                       (0)
  #define RTL8380_DP_MISCIOC_MISC_MASK                                                                         (0x3FF << RTL8380_DP_MISCIOC_MISC_OFFSET)

#define RTL8380_DP_ZQIOC_ADDR                                                                                  (0x3A3C)
  #define RTL8380_DP_ZQIOC_ZQ_OFFSET                                                                           (0)
  #define RTL8380_DP_ZQIOC_ZQ_MASK                                                                             (0x1FFFFF << RTL8380_DP_ZQIOC_ZQ_OFFSET)

/*
 * Feature: OCP Bus Timeout Monitor
 */
#define RTL8380_OCP_BUS_TO_CTRL_ADDR                                                                           (0x5100)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_TCEN_OFFSET                                                              (31)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_TCEN_MASK                                                                (0x1 << RTL8380_OCP_BUS_TO_CTRL_OCP_TCEN_OFFSET)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_BERR_OFFSET                                                              (30)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_BERR_MASK                                                                (0x1 << RTL8380_OCP_BUS_TO_CTRL_OCP_BERR_OFFSET)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_TCT_OFFSET                                                               (26)
  #define RTL8380_OCP_BUS_TO_CTRL_OCP_TCT_MASK                                                                 (0xF << RTL8380_OCP_BUS_TO_CTRL_OCP_TCT_OFFSET)

#define RTL8380_OCP_BUS_TO_INTR_ADDR                                                                           (0x5104)
  #define RTL8380_OCP_BUS_TO_INTR_OCP_IP_OFFSET                                                                (31)
  #define RTL8380_OCP_BUS_TO_INTR_OCP_IP_MASK                                                                  (0x1 << RTL8380_OCP_BUS_TO_INTR_OCP_IP_OFFSET)

#define RTL8380_OCP_BUS_TO_MONT_ADDR_ADDR                                                                      (0x5108)
  #define RTL8380_OCP_BUS_TO_MONT_ADDR_OCP_ADDR_OFFSET                                                         (0)
  #define RTL8380_OCP_BUS_TO_MONT_ADDR_OCP_ADDR_MASK                                                           (0xFFFFFFFF << RTL8380_OCP_BUS_TO_MONT_ADDR_OCP_ADDR_OFFSET)

/*
 * Feature: IPSEC
 */
#define RTL8380_IPSEC_SRC_DESC_ADDR_ADDR                                                                       (0xC000)
  #define RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET                                                         (0)
  #define RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_MASK                                                           (0xFFFFFFFF << RTL8380_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET)

#define RTL8380_IPSEC_DST_DESC_ADDR_ADDR                                                                       (0xC004)
  #define RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET                                                         (0)
  #define RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_MASK                                                           (0xFFFFFFFF << RTL8380_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET)

#define RTL8380_IPSEC_CMD_STS_ADDR                                                                             (0xC008)
  #define RTL8380_IPSEC_CMD_STS_SDUE_OFFSET                                                                    (15)
  #define RTL8380_IPSEC_CMD_STS_SDUE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SDUE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_SDLE_OFFSET                                                                    (14)
  #define RTL8380_IPSEC_CMD_STS_SDLE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SDLE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DDUE_OFFSET                                                                    (13)
  #define RTL8380_IPSEC_CMD_STS_DDUE_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DDUE_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DDOK_OFFSET                                                                    (12)
  #define RTL8380_IPSEC_CMD_STS_DDOK_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DDOK_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DABF_OFFSET                                                                    (11)
  #define RTL8380_IPSEC_CMD_STS_DABF_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DABF_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_DBGS_OFFSET                                                                    (8)
  #define RTL8380_IPSEC_CMD_STS_DBGS_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_DBGS_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_POLL_OFFSET                                                                    (1)
  #define RTL8380_IPSEC_CMD_STS_POLL_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_POLL_OFFSET)
  #define RTL8380_IPSEC_CMD_STS_SRST_OFFSET                                                                    (0)
  #define RTL8380_IPSEC_CMD_STS_SRST_MASK                                                                      (0x1 << RTL8380_IPSEC_CMD_STS_SRST_OFFSET)

#define RTL8380_IPSEC_CTRL_ADDR                                                                                (0xC00C)
  #define RTL8380_IPSEC_CTRL_SDUEM_OFFSET                                                                      (15)
  #define RTL8380_IPSEC_CTRL_SDUEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_SDUEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_SDLEM_OFFSET                                                                      (14)
  #define RTL8380_IPSEC_CTRL_SDLEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_SDLEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DDUEM_OFFSET                                                                      (13)
  #define RTL8380_IPSEC_CTRL_DDUEM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DDUEM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DDOKM_OFFSET                                                                      (12)
  #define RTL8380_IPSEC_CTRL_DDOKM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DDOKM_OFFSET)
  #define RTL8380_IPSEC_CTRL_DABFM_OFFSET                                                                      (11)
  #define RTL8380_IPSEC_CTRL_DABFM_MASK                                                                        (0x1 << RTL8380_IPSEC_CTRL_DABFM_OFFSET)
  #define RTL8380_IPSEC_CTRL_LBKM_OFFSET                                                                       (8)
  #define RTL8380_IPSEC_CTRL_LBKM_MASK                                                                         (0x1 << RTL8380_IPSEC_CTRL_LBKM_OFFSET)
  #define RTL8380_IPSEC_CTRL_SAWB_OFFSET                                                                       (7)
  #define RTL8380_IPSEC_CTRL_SAWB_MASK                                                                         (0x1 << RTL8380_IPSEC_CTRL_SAWB_OFFSET)
  #define RTL8380_IPSEC_CTRL_CKE_OFFSET                                                                        (6)
  #define RTL8380_IPSEC_CTRL_CKE_MASK                                                                          (0x1 << RTL8380_IPSEC_CTRL_CKE_OFFSET)
  #define RTL8380_IPSEC_CTRL_DMBS_OFFSET                                                                       (3)
  #define RTL8380_IPSEC_CTRL_DMBS_MASK                                                                         (0x7 << RTL8380_IPSEC_CTRL_DMBS_OFFSET)
  #define RTL8380_IPSEC_CTRL_SMBS_OFFSET                                                                       (0)
  #define RTL8380_IPSEC_CTRL_SMBS_MASK                                                                         (0x7 << RTL8380_IPSEC_CTRL_SMBS_OFFSET)

/*
 * Feature: OCP-LX Debug
 */
#define RTL8380_OCP_LX_BRIDGE_DBG_ADDR                                                                         (0x40000)
  #define RTL8380_OCP_LX_BRIDGE_DBG_DBG_CTRL_SEL_OFFSET                                                        (24)
  #define RTL8380_OCP_LX_BRIDGE_DBG_DBG_CTRL_SEL_MASK                                                          (0xFF << RTL8380_OCP_LX_BRIDGE_DBG_DBG_CTRL_SEL_OFFSET)

#endif    /* __RTL8380_SOC_REG_DEFINITION_H__ */
