$date
	Thu Nov 16 17:49:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21_tb $end
$var wire 1 ! l_y_0 $end
$var reg 1 " l_s $end
$var reg 1 # l_x_0 $end
$var reg 1 $ l_x_1 $end
$scope module dut $end
$var wire 1 " i_s $end
$var wire 1 # i_x_0 $end
$var wire 1 $ i_x_1 $end
$var wire 1 ! i_y_0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
0"
1$
#30
1!
1"
#40
1!
0"
0$
1#
#50
0!
1"
#60
1!
0"
1$
#70
1"
#80
