
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M350_W6/run.tcl
# read_verilog -sv runs/M350_W6/sum_signed.sv
# read_xdc runs/M350_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2588936
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.109 ; gain = 241.801 ; free physical = 137986 ; free virtual = 209480
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.599; parent = 2373.489; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.188; parent = 3039.113; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.078 ; gain = 339.770 ; free physical = 137878 ; free virtual = 209373
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.599; parent = 2373.489; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.156; parent = 3137.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.891 ; gain = 357.582 ; free physical = 137886 ; free virtual = 209381
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.599; parent = 2373.489; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4127.969; parent = 3154.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.891 ; gain = 357.582 ; free physical = 137886 ; free virtual = 209381
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.599; parent = 2373.489; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4127.969; parent = 3154.895; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.891 ; gain = 0.000 ; free physical = 137886 ; free virtual = 209381
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.609 ; gain = 0.000 ; free physical = 137951 ; free virtual = 209445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3320.609 ; gain = 0.000 ; free physical = 137951 ; free virtual = 209445
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.609 ; gain = 523.301 ; free physical = 137966 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.419; parent = 2387.310; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.672; parent = 3288.598; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.609 ; gain = 523.301 ; free physical = 137966 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.419; parent = 2387.310; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.672; parent = 3288.598; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.609 ; gain = 523.301 ; free physical = 137966 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.419; parent = 2387.310; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.672; parent = 3288.598; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.609 ; gain = 523.301 ; free physical = 137988 ; free virtual = 209483
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.419; parent = 2387.310; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.672; parent = 3288.598; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 11    
	   2 Input   10 Bit       Adders := 22    
	   2 Input    9 Bit       Adders := 44    
	   2 Input    8 Bit       Adders := 87    
	   2 Input    7 Bit       Adders := 175   
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 44    
	                8 Bit    Registers := 87    
	                7 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3320.609 ; gain = 523.301 ; free physical = 138027 ; free virtual = 209529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.419; parent = 2387.310; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.672; parent = 3288.598; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.953 ; gain = 880.645 ; free physical = 137636 ; free virtual = 209138
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.720; parent = 2959.642; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4651.031; parent = 3677.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3688.953 ; gain = 891.645 ; free physical = 137645 ; free virtual = 209147
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.415; parent = 2970.337; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.031; parent = 3688.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3707.984 ; gain = 910.676 ; free physical = 137638 ; free virtual = 209140
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.431; parent = 2974.353; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.062; parent = 3707.988; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137634 ; free virtual = 209136
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.169; parent = 2975.091; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137634 ; free virtual = 209136
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.185; parent = 2975.106; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137644 ; free virtual = 209146
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.282; parent = 2976.204; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137644 ; free virtual = 209146
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.345; parent = 2976.267; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137644 ; free virtual = 209146
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.360; parent = 2976.282; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137644 ; free virtual = 209146
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.392; parent = 2976.313; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   436|
|3     |LUT1   |   349|
|4     |LUT2   |  2437|
|5     |FDRE   |  2826|
|6     |IBUF   |  2103|
|7     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.891 ; gain = 920.582 ; free physical = 137645 ; free virtual = 209147
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.407; parent = 2976.329; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.969; parent = 3717.895; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3717.891 ; gain = 754.863 ; free physical = 137690 ; free virtual = 209193
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3717.898 ; gain = 920.582 ; free physical = 137691 ; free virtual = 209193
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3723.828 ; gain = 0.000 ; free physical = 137804 ; free virtual = 209307
INFO: [Netlist 29-17] Analyzing 2540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3787.266 ; gain = 0.000 ; free physical = 137740 ; free virtual = 209242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2104 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2103 instances

Synth Design complete, checksum: d6593c7d
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3787.266 ; gain = 2082.746 ; free physical = 137894 ; free virtual = 209397
# report_utilization -file runs/M350_W6/util.rpt
# report_timing_summary -file runs/M350_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4532.254 ; gain = 744.988 ; free physical = 137342 ; free virtual = 208845
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:18:36 2025...
