digraph "1_linux_f8bd2258e2d520dff28c855658bd24bdafb5102d_0" {
"1000131" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,clockid_t clockid)"];
"1000178" [label="(MethodParameterOut,clockid_t clockid)"];
"1000102" [label="(MethodParameterIn,struct timespec *tp)"];
"1000179" [label="(MethodParameterOut,struct timespec *tp)"];
"1000103" [label="(Block,)"];
"1000105" [label="(Call,nsec = rtc_time() * sgi_clock_period\n \t\t\t+ sgi_clock_offset.tv_nsec)"];
"1000106" [label="(Identifier,nsec)"];
"1000110" [label="(Identifier,sgi_clock_period)"];
"1000107" [label="(Call,rtc_time() * sgi_clock_period\n \t\t\t+ sgi_clock_offset.tv_nsec)"];
"1000108" [label="(Call,rtc_time() * sgi_clock_period)"];
"1000109" [label="(Call,rtc_time())"];
"1000113" [label="(FieldIdentifier,tv_nsec)"];
"1000111" [label="(Call,sgi_clock_offset.tv_nsec)"];
"1000112" [label="(Identifier,sgi_clock_offset)"];
"1000114" [label="(Call,tp->tv_sec = div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)\n\t\t\t+ sgi_clock_offset.tv_sec)"];
"1000115" [label="(Call,tp->tv_sec)"];
"1000116" [label="(Identifier,tp)"];
"1000118" [label="(Call,div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)\n\t\t\t+ sgi_clock_offset.tv_sec)"];
"1000119" [label="(Call,div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec))"];
"1000120" [label="(Identifier,nsec)"];
"1000121" [label="(Identifier,NSEC_PER_SEC)"];
"1000117" [label="(FieldIdentifier,tv_sec)"];
"1000122" [label="(Call,&tp->tv_nsec)"];
"1000123" [label="(Call,tp->tv_nsec)"];
"1000124" [label="(Identifier,tp)"];
"1000125" [label="(FieldIdentifier,tv_nsec)"];
"1000128" [label="(FieldIdentifier,tv_sec)"];
"1000126" [label="(Call,sgi_clock_offset.tv_sec)"];
"1000127" [label="(Identifier,sgi_clock_offset)"];
"1000129" [label="(Return,return 0;)"];
"1000130" [label="(Literal,0)"];
"1000131" -> "1000100"  [label="AST: "];
"1000131" -> "1000129"  [label="CFG: "];
"1000129" -> "1000131"  [label="DDG: <RET>"];
"1000118" -> "1000131"  [label="DDG: sgi_clock_offset.tv_sec"];
"1000118" -> "1000131"  [label="DDG: div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)"];
"1000107" -> "1000131"  [label="DDG: rtc_time() * sgi_clock_period"];
"1000107" -> "1000131"  [label="DDG: sgi_clock_offset.tv_nsec"];
"1000105" -> "1000131"  [label="DDG: rtc_time() * sgi_clock_period\n \t\t\t+ sgi_clock_offset.tv_nsec"];
"1000114" -> "1000131"  [label="DDG: div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)\n\t\t\t+ sgi_clock_offset.tv_sec"];
"1000114" -> "1000131"  [label="DDG: tp->tv_sec"];
"1000102" -> "1000131"  [label="DDG: tp"];
"1000119" -> "1000131"  [label="DDG: &tp->tv_nsec"];
"1000119" -> "1000131"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000131"  [label="DDG: nsec"];
"1000108" -> "1000131"  [label="DDG: rtc_time()"];
"1000108" -> "1000131"  [label="DDG: sgi_clock_period"];
"1000101" -> "1000131"  [label="DDG: clockid"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000131"  [label="DDG: clockid"];
"1000178" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000131"  [label="DDG: tp"];
"1000179" -> "1000100"  [label="AST: "];
"1000103" -> "1000100"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000114" -> "1000103"  [label="AST: "];
"1000129" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000116" -> "1000105"  [label="CFG: "];
"1000105" -> "1000131"  [label="DDG: rtc_time() * sgi_clock_period\n \t\t\t+ sgi_clock_offset.tv_nsec"];
"1000108" -> "1000105"  [label="DDG: rtc_time()"];
"1000108" -> "1000105"  [label="DDG: sgi_clock_period"];
"1000105" -> "1000119"  [label="DDG: nsec"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000100"  [label="CFG: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000111" -> "1000107"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000107" -> "1000131"  [label="DDG: rtc_time() * sgi_clock_period"];
"1000107" -> "1000131"  [label="DDG: sgi_clock_offset.tv_nsec"];
"1000108" -> "1000107"  [label="DDG: rtc_time()"];
"1000108" -> "1000107"  [label="DDG: sgi_clock_period"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000112" -> "1000108"  [label="CFG: "];
"1000108" -> "1000131"  [label="DDG: rtc_time()"];
"1000108" -> "1000131"  [label="DDG: sgi_clock_period"];
"1000108" -> "1000105"  [label="DDG: rtc_time()"];
"1000108" -> "1000105"  [label="DDG: sgi_clock_period"];
"1000108" -> "1000107"  [label="DDG: rtc_time()"];
"1000108" -> "1000107"  [label="DDG: sgi_clock_period"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000111" -> "1000107"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000108"  [label="CFG: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000114" -> "1000103"  [label="AST: "];
"1000114" -> "1000118"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000118" -> "1000114"  [label="AST: "];
"1000130" -> "1000114"  [label="CFG: "];
"1000114" -> "1000131"  [label="DDG: div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)\n\t\t\t+ sgi_clock_offset.tv_sec"];
"1000114" -> "1000131"  [label="DDG: tp->tv_sec"];
"1000119" -> "1000114"  [label="DDG: nsec"];
"1000119" -> "1000114"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000114"  [label="DDG: &tp->tv_nsec"];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000120" -> "1000115"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000105"  [label="CFG: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000118" -> "1000114"  [label="AST: "];
"1000118" -> "1000126"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="AST: "];
"1000114" -> "1000118"  [label="CFG: "];
"1000118" -> "1000131"  [label="DDG: sgi_clock_offset.tv_sec"];
"1000118" -> "1000131"  [label="DDG: div_long_long_rem(nsec, NSEC_PER_SEC, &tp->tv_nsec)"];
"1000119" -> "1000118"  [label="DDG: nsec"];
"1000119" -> "1000118"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000118"  [label="DDG: &tp->tv_nsec"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000122"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000122" -> "1000119"  [label="AST: "];
"1000127" -> "1000119"  [label="CFG: "];
"1000119" -> "1000131"  [label="DDG: &tp->tv_nsec"];
"1000119" -> "1000131"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000131"  [label="DDG: nsec"];
"1000119" -> "1000114"  [label="DDG: nsec"];
"1000119" -> "1000114"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000114"  [label="DDG: &tp->tv_nsec"];
"1000119" -> "1000118"  [label="DDG: nsec"];
"1000119" -> "1000118"  [label="DDG: NSEC_PER_SEC"];
"1000119" -> "1000118"  [label="DDG: &tp->tv_nsec"];
"1000105" -> "1000119"  [label="DDG: nsec"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000115"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000122" -> "1000119"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000119" -> "1000122"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000125" -> "1000123"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000125" -> "1000123"  [label="AST: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000126" -> "1000118"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000118" -> "1000126"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000119"  [label="CFG: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000129" -> "1000103"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="CFG: "];
"1000129" -> "1000131"  [label="DDG: <RET>"];
"1000130" -> "1000129"  [label="DDG: 0"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000114"  [label="CFG: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000129"  [label="DDG: 0"];
}
