
19_some driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08005580  08005580  00006580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800594c  0800594c  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800594c  0800594c  0000694c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005954  08005954  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005954  08005954  00006954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005958  08005958  00006958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800595c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  200001d4  08005b30  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000081c  08005b30  0000781c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000118fe  00000000  00000000  00007204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7a  00000000  00000000  00018b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  0001b580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca3  00000000  00000000  0001c608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e8f  00000000  00000000  0001d2ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d34  00000000  00000000  0004113a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbcd4  00000000  00000000  00053e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012fb42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005418  00000000  00000000  0012fb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00134fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005568 	.word	0x08005568

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08005568 	.word	0x08005568

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <ADC_init>:
//}



void ADC_init(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
    RCC->AHB1ENR = (1U<<0);
 8000f18:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <ADC_init+0x40>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	631a      	str	r2, [r3, #48]	@ 0x30
    RCC->APB2ENR = (1U<<8);
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <ADC_init+0x40>)
 8000f20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f24:	645a      	str	r2, [r3, #68]	@ 0x44

    GPIOA->MODER = 0xC;
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <ADC_init+0x44>)
 8000f28:	220c      	movs	r2, #12
 8000f2a:	601a      	str	r2, [r3, #0]

    ADC1->CR2 = 0;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <ADC_init+0x48>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
    ADC1->SQR3 = 1;
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <ADC_init+0x48>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SQR1 = 0;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <ADC_init+0x48>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->CR2 |= 1;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <ADC_init+0x48>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	4a06      	ldr	r2, [pc, #24]	@ (8000f5c <ADC_init+0x48>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6093      	str	r3, [r2, #8]
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40020000 	.word	0x40020000
 8000f5c:	40012000 	.word	0x40012000

08000f60 <read_analog_sensor>:


uint32_t read_analog_sensor(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

	ADC1->CR2 |=(1<<30); //start ADC conversion
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <read_analog_sensor+0x2c>)
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	4a08      	ldr	r2, [pc, #32]	@ (8000f8c <read_analog_sensor+0x2c>)
 8000f6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000f6e:	6093      	str	r3, [r2, #8]

	while(!(ADC1->SR & 2)){} //wait for conversion to complet
 8000f70:	bf00      	nop
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <read_analog_sensor+0x2c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f9      	beq.n	8000f72 <read_analog_sensor+0x12>

	return ADC1->DR; //return result
 8000f7e:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <read_analog_sensor+0x2c>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	40012000 	.word	0x40012000

08000f90 <GPIO_init>:

}


void GPIO_init(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=4; //Enable Clock access
 8000f94:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <GPIO_init+0x1c>)
 8000f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <GPIO_init+0x1c>)
 8000f9a:	f043 0304 	orr.w	r3, r3, #4
 8000f9e:	6313      	str	r3, [r2, #48]	@ 0x30


}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800

08000fb0 <Read_Digital_Sensor>:


uint8_t Read_Digital_Sensor(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0


	if (GPIOC->IDR & 0x2000)
 8000fb4:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <Read_Digital_Sensor+0x20>)
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <Read_Digital_Sensor+0x14>
	{
		return 1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e000      	b.n	8000fc6 <Read_Digital_Sensor+0x16>

	}

	else
	{
		return 0;
 8000fc4:	2300      	movs	r3, #0
	}
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	40020800 	.word	0x40020800

08000fd4 <main>:
uint8_t btn_state;
uint8_t   sensor_value;


int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	HAL_Init();
 8000fd8:	f000 faa8 	bl	800152c <HAL_Init>


	SystemClock_Config();
 8000fdc:	f000 f82c 	bl	8001038 <SystemClock_Config>
	MX_GPIO_Init();
 8000fe0:	f000 f888 	bl	80010f4 <MX_GPIO_Init>

	GPIO_init();
 8000fe4:	f7ff ffd4 	bl	8000f90 <GPIO_init>
	ADC_init();
 8000fe8:	f7ff ff94 	bl	8000f14 <ADC_init>

	printf("System Initialization");
 8000fec:	4808      	ldr	r0, [pc, #32]	@ (8001010 <main+0x3c>)
 8000fee:	f002 fb3d 	bl	800366c <iprintf>
	//vTaskStartScheduler();

	while (1)
	{

		btn_state=Read_Digital_Sensor();
 8000ff2:	f7ff ffdd 	bl	8000fb0 <Read_Digital_Sensor>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <main+0x40>)
 8000ffc:	701a      	strb	r2, [r3, #0]

		sensor_value=read_analog_sensor();
 8000ffe:	f7ff ffaf 	bl	8000f60 <read_analog_sensor>
 8001002:	4603      	mov	r3, r0
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <main+0x44>)
 8001008:	701a      	strb	r2, [r3, #0]
		btn_state=Read_Digital_Sensor();
 800100a:	bf00      	nop
 800100c:	e7f1      	b.n	8000ff2 <main+0x1e>
 800100e:	bf00      	nop
 8001010:	08005580 	.word	0x08005580
 8001014:	200001f0 	.word	0x200001f0
 8001018:	200001f1 	.word	0x200001f1

0800101c <vApplicationStackOverflowHook>:


// Add this function anywhere in your main.c file

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
	// The pcTaskName parameter holds the name of the task that overflowed.
	// The xTask parameter is the handle of the task that overflowed.

	// You can use these to log the error.
	// WARNING: printf itself uses stack and may not be safe to call here.
	printf("!!! STACK OVERFLOW in task: %s !!!\r\n", pcTaskName);
 8001026:	6839      	ldr	r1, [r7, #0]
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <vApplicationStackOverflowHook+0x18>)
 800102a:	f002 fb1f 	bl	800366c <iprintf>

	// Halt the system. Blinking an LED is a common way to indicate a fault.
	for(;;)
 800102e:	bf00      	nop
 8001030:	e7fd      	b.n	800102e <vApplicationStackOverflowHook+0x12>
 8001032:	bf00      	nop
 8001034:	08005598 	.word	0x08005598

08001038 <SystemClock_Config>:
	}
}


void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b094      	sub	sp, #80	@ 0x50
 800103c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 031c 	add.w	r3, r7, #28
 8001042:	2234      	movs	r2, #52	@ 0x34
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fb65 	bl	8003716 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	f107 0308 	add.w	r3, r7, #8
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	4b22      	ldr	r3, [pc, #136]	@ (80010ec <SystemClock_Config+0xb4>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	4a21      	ldr	r2, [pc, #132]	@ (80010ec <SystemClock_Config+0xb4>)
 8001066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800106a:	6413      	str	r3, [r2, #64]	@ 0x40
 800106c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <SystemClock_Config+0xb4>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001078:	2300      	movs	r3, #0
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <SystemClock_Config+0xb8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a1b      	ldr	r2, [pc, #108]	@ (80010f0 <SystemClock_Config+0xb8>)
 8001082:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <SystemClock_Config+0xb8>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001094:	2302      	movs	r3, #2
 8001096:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001098:	2301      	movs	r3, #1
 800109a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800109c:	2310      	movs	r3, #16
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 fe45 	bl	8001d38 <HAL_RCC_OscConfig>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0x80>
	{
		Error_Handler();
 80010b4:	f000 f84a 	bl	800114c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b8:	230f      	movs	r3, #15
 80010ba:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010cc:	f107 0308 	add.w	r3, r7, #8
 80010d0:	2100      	movs	r1, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fb4e 	bl	8001774 <HAL_RCC_ClockConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 80010de:	f000 f835 	bl	800114c <Error_Handler>
	}
}
 80010e2:	bf00      	nop
 80010e4:	3750      	adds	r7, #80	@ 0x50
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40007000 	.word	0x40007000

080010f4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_GPIO_Init+0x30>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	4a08      	ldr	r2, [pc, #32]	@ (8001124 <MX_GPIO_Init+0x30>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6313      	str	r3, [r2, #48]	@ 0x30
 800110a:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_GPIO_Init+0x30>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40023800 	.word	0x40023800

08001128 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM11) {
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a04      	ldr	r2, [pc, #16]	@ (8001148 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d101      	bne.n	800113e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800113a:	f000 fa19 	bl	8001570 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40014800 	.word	0x40014800

0800114c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001150:	b672      	cpsid	i
}
 8001152:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <Error_Handler+0x8>

08001158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_MspInit+0x54>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001166:	4a11      	ldr	r2, [pc, #68]	@ (80011ac <HAL_MspInit+0x54>)
 8001168:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800116c:	6453      	str	r3, [r2, #68]	@ 0x44
 800116e:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <HAL_MspInit+0x54>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001172:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	603b      	str	r3, [r7, #0]
 800117e:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <HAL_MspInit+0x54>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001182:	4a0a      	ldr	r2, [pc, #40]	@ (80011ac <HAL_MspInit+0x54>)
 8001184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001188:	6413      	str	r3, [r2, #64]	@ 0x40
 800118a:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <HAL_MspInit+0x54>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	210f      	movs	r1, #15
 800119a:	f06f 0001 	mvn.w	r0, #1
 800119e:	f000 fabf 	bl	8001720 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	@ 0x30
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80011b8:	2300      	movs	r3, #0
 80011ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80011bc:	2300      	movs	r3, #0
 80011be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001280 <HAL_InitTick+0xd0>)
 80011c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001280 <HAL_InitTick+0xd0>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80011d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001280 <HAL_InitTick+0xd0>)
 80011d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011dc:	f107 020c 	add.w	r2, r7, #12
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	4611      	mov	r1, r2
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fbca 	bl	8001980 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011ec:	f000 fbb4 	bl	8001958 <HAL_RCC_GetPCLK2Freq>
 80011f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011f4:	4a23      	ldr	r2, [pc, #140]	@ (8001284 <HAL_InitTick+0xd4>)
 80011f6:	fba2 2303 	umull	r2, r3, r2, r3
 80011fa:	0c9b      	lsrs	r3, r3, #18
 80011fc:	3b01      	subs	r3, #1
 80011fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001200:	4b21      	ldr	r3, [pc, #132]	@ (8001288 <HAL_InitTick+0xd8>)
 8001202:	4a22      	ldr	r2, [pc, #136]	@ (800128c <HAL_InitTick+0xdc>)
 8001204:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001206:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <HAL_InitTick+0xd8>)
 8001208:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800120c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800120e:	4a1e      	ldr	r2, [pc, #120]	@ (8001288 <HAL_InitTick+0xd8>)
 8001210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001212:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001214:	4b1c      	ldr	r3, [pc, #112]	@ (8001288 <HAL_InitTick+0xd8>)
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121a:	4b1b      	ldr	r3, [pc, #108]	@ (8001288 <HAL_InitTick+0xd8>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001220:	4b19      	ldr	r3, [pc, #100]	@ (8001288 <HAL_InitTick+0xd8>)
 8001222:	2200      	movs	r2, #0
 8001224:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001226:	4818      	ldr	r0, [pc, #96]	@ (8001288 <HAL_InitTick+0xd8>)
 8001228:	f001 f824 	bl	8002274 <HAL_TIM_Base_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001232:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001236:	2b00      	cmp	r3, #0
 8001238:	d11b      	bne.n	8001272 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800123a:	4813      	ldr	r0, [pc, #76]	@ (8001288 <HAL_InitTick+0xd8>)
 800123c:	f001 f874 	bl	8002328 <HAL_TIM_Base_Start_IT>
 8001240:	4603      	mov	r3, r0
 8001242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001246:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800124a:	2b00      	cmp	r3, #0
 800124c:	d111      	bne.n	8001272 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800124e:	2019      	movs	r0, #25
 8001250:	f000 fa82 	bl	8001758 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	d808      	bhi.n	800126c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800125a:	2200      	movs	r2, #0
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	2019      	movs	r0, #25
 8001260:	f000 fa5e 	bl	8001720 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001264:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <HAL_InitTick+0xe0>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e002      	b.n	8001272 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001272:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001276:	4618      	mov	r0, r3
 8001278:	3730      	adds	r7, #48	@ 0x30
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	431bde83 	.word	0x431bde83
 8001288:	200001f4 	.word	0x200001f4
 800128c:	40010000 	.word	0x40010000
 8001290:	20000004 	.word	0x20000004

08001294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <NMI_Handler+0x4>

0800129c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <HardFault_Handler+0x4>

080012a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <MemManage_Handler+0x4>

080012ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <BusFault_Handler+0x4>

080012b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <UsageFault_Handler+0x4>

080012bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012d0:	4802      	ldr	r0, [pc, #8]	@ (80012dc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012d2:	f001 f899 	bl	8002408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	200001f4 	.word	0x200001f4

080012e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return 1;
 80012e4:	2301      	movs	r3, #1
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_kill>:

int _kill(int pid, int sig)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012fa:	f002 fa5f 	bl	80037bc <__errno>
 80012fe:	4603      	mov	r3, r0
 8001300:	2216      	movs	r2, #22
 8001302:	601a      	str	r2, [r3, #0]
  return -1;
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <_exit>:

void _exit (int status)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001318:	f04f 31ff 	mov.w	r1, #4294967295
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff ffe7 	bl	80012f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001322:	bf00      	nop
 8001324:	e7fd      	b.n	8001322 <_exit+0x12>

08001326 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e00a      	b.n	800134e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001338:	f3af 8000 	nop.w
 800133c:	4601      	mov	r1, r0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	60ba      	str	r2, [r7, #8]
 8001344:	b2ca      	uxtb	r2, r1
 8001346:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	3301      	adds	r3, #1
 800134c:	617b      	str	r3, [r7, #20]
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	429a      	cmp	r2, r3
 8001354:	dbf0      	blt.n	8001338 <_read+0x12>
  }

  return len;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e009      	b.n	8001386 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	60ba      	str	r2, [r7, #8]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f8a0 	bl	80014c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	3301      	adds	r3, #1
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	429a      	cmp	r2, r3
 800138c:	dbf1      	blt.n	8001372 <_write+0x12>
  }
  return len;
 800138e:	687b      	ldr	r3, [r7, #4]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_close>:

int _close(int file)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013c0:	605a      	str	r2, [r3, #4]
  return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <_isatty>:

int _isatty(int file)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013d8:	2301      	movs	r3, #1
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b085      	sub	sp, #20
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001408:	4a14      	ldr	r2, [pc, #80]	@ (800145c <_sbrk+0x5c>)
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <_sbrk+0x60>)
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <_sbrk+0x64>)
 800141e:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <_sbrk+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001422:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	429a      	cmp	r2, r3
 800142e:	d207      	bcs.n	8001440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001430:	f002 f9c4 	bl	80037bc <__errno>
 8001434:	4603      	mov	r3, r0
 8001436:	220c      	movs	r2, #12
 8001438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143a:	f04f 33ff 	mov.w	r3, #4294967295
 800143e:	e009      	b.n	8001454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001446:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <_sbrk+0x64>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <_sbrk+0x64>)
 8001450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20020000 	.word	0x20020000
 8001460:	00000400 	.word	0x00000400
 8001464:	2000023c 	.word	0x2000023c
 8001468:	20000820 	.word	0x20000820

0800146c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <SystemInit+0x20>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001476:	4a05      	ldr	r2, [pc, #20]	@ (800148c <SystemInit+0x20>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <uart2_write>:
 }



 int uart2_write(int ch)
 {
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 	/*Make sure the transmit data register is empty*/
 	while(!(USART2->SR & USART_SR_TXE)){}
 8001498:	bf00      	nop
 800149a:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <uart2_write+0x2c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d0f9      	beq.n	800149a <uart2_write+0xa>

 	/*Write to transmit data register*/
 	USART2->DR	=  (ch & 0xFF);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a04      	ldr	r2, [pc, #16]	@ (80014bc <uart2_write+0x2c>)
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	6053      	str	r3, [r2, #4]
 	return ch;
 80014ae:	687b      	ldr	r3, [r7, #4]
 }
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	40004400 	.word	0x40004400

080014c0 <__io_putchar>:




 int __io_putchar(int ch)
 {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 	uart2_write(ch);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ffe1 	bl	8001490 <uart2_write>
 	return ch;
 80014ce:	687b      	ldr	r3, [r7, #4]
 }
 80014d0:	4618      	mov	r0, r3
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001510 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014dc:	f7ff ffc6 	bl	800146c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014e0:	480c      	ldr	r0, [pc, #48]	@ (8001514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014e2:	490d      	ldr	r1, [pc, #52]	@ (8001518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014e4:	4a0d      	ldr	r2, [pc, #52]	@ (800151c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e8:	e002      	b.n	80014f0 <LoopCopyDataInit>

080014ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ee:	3304      	adds	r3, #4

080014f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f4:	d3f9      	bcc.n	80014ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014fc:	e001      	b.n	8001502 <LoopFillZerobss>

080014fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001500:	3204      	adds	r2, #4

08001502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001504:	d3fb      	bcc.n	80014fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001506:	f002 f95f 	bl	80037c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800150a:	f7ff fd63 	bl	8000fd4 <main>
  bx  lr    
 800150e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001510:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001518:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800151c:	0800595c 	.word	0x0800595c
  ldr r2, =_sbss
 8001520:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001524:	2000081c 	.word	0x2000081c

08001528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001528:	e7fe      	b.n	8001528 <ADC_IRQHandler>
	...

0800152c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001530:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <HAL_Init+0x40>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <HAL_Init+0x40>)
 8001536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800153a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800153c:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <HAL_Init+0x40>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0a      	ldr	r2, [pc, #40]	@ (800156c <HAL_Init+0x40>)
 8001542:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001548:	4b08      	ldr	r3, [pc, #32]	@ (800156c <HAL_Init+0x40>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a07      	ldr	r2, [pc, #28]	@ (800156c <HAL_Init+0x40>)
 800154e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001554:	2003      	movs	r0, #3
 8001556:	f000 f8d8 	bl	800170a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155a:	200f      	movs	r0, #15
 800155c:	f7ff fe28 	bl	80011b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001560:	f7ff fdfa 	bl	8001158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023c00 	.word	0x40023c00

08001570 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <HAL_IncTick+0x20>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <HAL_IncTick+0x24>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4413      	add	r3, r2
 8001580:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <HAL_IncTick+0x24>)
 8001582:	6013      	str	r3, [r2, #0]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	20000008 	.word	0x20000008
 8001594:	20000240 	.word	0x20000240

08001598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return uwTick;
 800159c:	4b03      	ldr	r3, [pc, #12]	@ (80015ac <HAL_GetTick+0x14>)
 800159e:	681b      	ldr	r3, [r3, #0]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	20000240 	.word	0x20000240

080015b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f003 0307 	and.w	r3, r3, #7
 80015be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c0:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <__NVIC_SetPriorityGrouping+0x44>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015c6:	68ba      	ldr	r2, [r7, #8]
 80015c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015cc:	4013      	ands	r3, r2
 80015ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e2:	4a04      	ldr	r2, [pc, #16]	@ (80015f4 <__NVIC_SetPriorityGrouping+0x44>)
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	60d3      	str	r3, [r2, #12]
}
 80015e8:	bf00      	nop
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015fc:	4b04      	ldr	r3, [pc, #16]	@ (8001610 <__NVIC_GetPriorityGrouping+0x18>)
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	0a1b      	lsrs	r3, r3, #8
 8001602:	f003 0307 	and.w	r3, r3, #7
}
 8001606:	4618      	mov	r0, r3
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	2b00      	cmp	r3, #0
 8001624:	db0b      	blt.n	800163e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	f003 021f 	and.w	r2, r3, #31
 800162c:	4907      	ldr	r1, [pc, #28]	@ (800164c <__NVIC_EnableIRQ+0x38>)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	095b      	lsrs	r3, r3, #5
 8001634:	2001      	movs	r0, #1
 8001636:	fa00 f202 	lsl.w	r2, r0, r2
 800163a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000e100 	.word	0xe000e100

08001650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	db0a      	blt.n	800167a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	b2da      	uxtb	r2, r3
 8001668:	490c      	ldr	r1, [pc, #48]	@ (800169c <__NVIC_SetPriority+0x4c>)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	0112      	lsls	r2, r2, #4
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	440b      	add	r3, r1
 8001674:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001678:	e00a      	b.n	8001690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4908      	ldr	r1, [pc, #32]	@ (80016a0 <__NVIC_SetPriority+0x50>)
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	3b04      	subs	r3, #4
 8001688:	0112      	lsls	r2, r2, #4
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	440b      	add	r3, r1
 800168e:	761a      	strb	r2, [r3, #24]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	e000e100 	.word	0xe000e100
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b089      	sub	sp, #36	@ 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f1c3 0307 	rsb	r3, r3, #7
 80016be:	2b04      	cmp	r3, #4
 80016c0:	bf28      	it	cs
 80016c2:	2304      	movcs	r3, #4
 80016c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3304      	adds	r3, #4
 80016ca:	2b06      	cmp	r3, #6
 80016cc:	d902      	bls.n	80016d4 <NVIC_EncodePriority+0x30>
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	3b03      	subs	r3, #3
 80016d2:	e000      	b.n	80016d6 <NVIC_EncodePriority+0x32>
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	f04f 32ff 	mov.w	r2, #4294967295
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43da      	mvns	r2, r3
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	401a      	ands	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	43d9      	mvns	r1, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016fc:	4313      	orrs	r3, r2
         );
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3724      	adds	r7, #36	@ 0x24
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff ff4c 	bl	80015b0 <__NVIC_SetPriorityGrouping>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
 800172c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001732:	f7ff ff61 	bl	80015f8 <__NVIC_GetPriorityGrouping>
 8001736:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	68b9      	ldr	r1, [r7, #8]
 800173c:	6978      	ldr	r0, [r7, #20]
 800173e:	f7ff ffb1 	bl	80016a4 <NVIC_EncodePriority>
 8001742:	4602      	mov	r2, r0
 8001744:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001748:	4611      	mov	r1, r2
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff ff80 	bl	8001650 <__NVIC_SetPriority>
}
 8001750:	bf00      	nop
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff54 	bl	8001614 <__NVIC_EnableIRQ>
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0cc      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001788:	4b68      	ldr	r3, [pc, #416]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 030f 	and.w	r3, r3, #15
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d90c      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001796:	4b65      	ldr	r3, [pc, #404]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179e:	4b63      	ldr	r3, [pc, #396]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d001      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0b8      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d020      	beq.n	80017fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c8:	4b59      	ldr	r3, [pc, #356]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	4a58      	ldr	r2, [pc, #352]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0308 	and.w	r3, r3, #8
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e0:	4b53      	ldr	r3, [pc, #332]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4a52      	ldr	r2, [pc, #328]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ec:	4b50      	ldr	r3, [pc, #320]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	494d      	ldr	r1, [pc, #308]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	d044      	beq.n	8001894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d107      	bne.n	8001822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001812:	4b47      	ldr	r3, [pc, #284]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d119      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e07f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d003      	beq.n	8001832 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182e:	2b03      	cmp	r3, #3
 8001830:	d107      	bne.n	8001842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001832:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e06f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001842:	4b3b      	ldr	r3, [pc, #236]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e067      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001852:	4b37      	ldr	r3, [pc, #220]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f023 0203 	bic.w	r2, r3, #3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4934      	ldr	r1, [pc, #208]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	4313      	orrs	r3, r2
 8001862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001864:	f7ff fe98 	bl	8001598 <HAL_GetTick>
 8001868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186a:	e00a      	b.n	8001882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186c:	f7ff fe94 	bl	8001598 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e04f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	4b2b      	ldr	r3, [pc, #172]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 020c 	and.w	r2, r3, #12
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	429a      	cmp	r2, r3
 8001892:	d1eb      	bne.n	800186c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001894:	4b25      	ldr	r3, [pc, #148]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 030f 	and.w	r3, r3, #15
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d20c      	bcs.n	80018bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b22      	ldr	r3, [pc, #136]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b20      	ldr	r3, [pc, #128]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e032      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c8:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	4916      	ldr	r1, [pc, #88]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d009      	beq.n	80018fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018e6:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	490e      	ldr	r1, [pc, #56]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018fa:	f000 f873 	bl	80019e4 <HAL_RCC_GetSysClockFreq>
 80018fe:	4602      	mov	r2, r0
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	490a      	ldr	r1, [pc, #40]	@ (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 800190c:	5ccb      	ldrb	r3, [r1, r3]
 800190e:	fa22 f303 	lsr.w	r3, r2, r3
 8001912:	4a09      	ldr	r2, [pc, #36]	@ (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001916:	4b09      	ldr	r3, [pc, #36]	@ (800193c <HAL_RCC_ClockConfig+0x1c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fc48 	bl	80011b0 <HAL_InitTick>

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023c00 	.word	0x40023c00
 8001930:	40023800 	.word	0x40023800
 8001934:	080055c0 	.word	0x080055c0
 8001938:	20000000 	.word	0x20000000
 800193c:	20000004 	.word	0x20000004

08001940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001944:	4b03      	ldr	r3, [pc, #12]	@ (8001954 <HAL_RCC_GetHCLKFreq+0x14>)
 8001946:	681b      	ldr	r3, [r3, #0]
}
 8001948:	4618      	mov	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	20000000 	.word	0x20000000

08001958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800195c:	f7ff fff0 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 8001960:	4602      	mov	r2, r0
 8001962:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	0b5b      	lsrs	r3, r3, #13
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	4903      	ldr	r1, [pc, #12]	@ (800197c <HAL_RCC_GetPCLK2Freq+0x24>)
 800196e:	5ccb      	ldrb	r3, [r1, r3]
 8001970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001974:	4618      	mov	r0, r3
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40023800 	.word	0x40023800
 800197c:	080055d0 	.word	0x080055d0

08001980 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	220f      	movs	r2, #15
 800198e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001990:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_RCC_GetClockConfig+0x5c>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 0203 	and.w	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800199c:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <HAL_RCC_GetClockConfig+0x5c>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_RCC_GetClockConfig+0x5c>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80019b4:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <HAL_RCC_GetClockConfig+0x5c>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	08db      	lsrs	r3, r3, #3
 80019ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019c2:	4b07      	ldr	r3, [pc, #28]	@ (80019e0 <HAL_RCC_GetClockConfig+0x60>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 020f 	and.w	r2, r3, #15
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	601a      	str	r2, [r3, #0]
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40023c00 	.word	0x40023c00

080019e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019e8:	b0a6      	sub	sp, #152	@ 0x98
 80019ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80019f2:	2300      	movs	r3, #0
 80019f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a0a:	4bc8      	ldr	r3, [pc, #800]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b0c      	cmp	r3, #12
 8001a14:	f200 817e 	bhi.w	8001d14 <HAL_RCC_GetSysClockFreq+0x330>
 8001a18:	a201      	add	r2, pc, #4	@ (adr r2, 8001a20 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1e:	bf00      	nop
 8001a20:	08001a55 	.word	0x08001a55
 8001a24:	08001d15 	.word	0x08001d15
 8001a28:	08001d15 	.word	0x08001d15
 8001a2c:	08001d15 	.word	0x08001d15
 8001a30:	08001a5d 	.word	0x08001a5d
 8001a34:	08001d15 	.word	0x08001d15
 8001a38:	08001d15 	.word	0x08001d15
 8001a3c:	08001d15 	.word	0x08001d15
 8001a40:	08001a65 	.word	0x08001a65
 8001a44:	08001d15 	.word	0x08001d15
 8001a48:	08001d15 	.word	0x08001d15
 8001a4c:	08001d15 	.word	0x08001d15
 8001a50:	08001bcf 	.word	0x08001bcf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a54:	4bb6      	ldr	r3, [pc, #728]	@ (8001d30 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001a56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001a5a:	e15f      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a5c:	4bb5      	ldr	r3, [pc, #724]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x350>)
 8001a5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001a62:	e15b      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a64:	4bb1      	ldr	r3, [pc, #708]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a70:	4bae      	ldr	r3, [pc, #696]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d031      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a7c:	4bab      	ldr	r3, [pc, #684]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	099b      	lsrs	r3, r3, #6
 8001a82:	2200      	movs	r2, #0
 8001a84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a90:	2300      	movs	r3, #0
 8001a92:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a94:	4ba7      	ldr	r3, [pc, #668]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x350>)
 8001a96:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a9a:	462a      	mov	r2, r5
 8001a9c:	fb03 f202 	mul.w	r2, r3, r2
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	4621      	mov	r1, r4
 8001aa4:	fb01 f303 	mul.w	r3, r1, r3
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4aa2      	ldr	r2, [pc, #648]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x350>)
 8001aac:	4621      	mov	r1, r4
 8001aae:	fba1 1202 	umull	r1, r2, r1, r2
 8001ab2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001ab4:	460a      	mov	r2, r1
 8001ab6:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001ab8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001aba:	4413      	add	r3, r2
 8001abc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ac6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001ac8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001acc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ad0:	f7ff f88a 	bl	8000be8 <__aeabi_uldivmod>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4613      	mov	r3, r2
 8001ada:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ade:	e064      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae0:	4b92      	ldr	r3, [pc, #584]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	099b      	lsrs	r3, r3, #6
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001aea:	657a      	str	r2, [r7, #84]	@ 0x54
 8001aec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001af4:	2300      	movs	r3, #0
 8001af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001af8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001afc:	4622      	mov	r2, r4
 8001afe:	462b      	mov	r3, r5
 8001b00:	f04f 0000 	mov.w	r0, #0
 8001b04:	f04f 0100 	mov.w	r1, #0
 8001b08:	0159      	lsls	r1, r3, #5
 8001b0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b0e:	0150      	lsls	r0, r2, #5
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	4621      	mov	r1, r4
 8001b16:	1a51      	subs	r1, r2, r1
 8001b18:	6139      	str	r1, [r7, #16]
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	eb63 0301 	sbc.w	r3, r3, r1
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	f04f 0200 	mov.w	r2, #0
 8001b26:	f04f 0300 	mov.w	r3, #0
 8001b2a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b2e:	4659      	mov	r1, fp
 8001b30:	018b      	lsls	r3, r1, #6
 8001b32:	4651      	mov	r1, sl
 8001b34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b38:	4651      	mov	r1, sl
 8001b3a:	018a      	lsls	r2, r1, #6
 8001b3c:	4651      	mov	r1, sl
 8001b3e:	ebb2 0801 	subs.w	r8, r2, r1
 8001b42:	4659      	mov	r1, fp
 8001b44:	eb63 0901 	sbc.w	r9, r3, r1
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b5c:	4690      	mov	r8, r2
 8001b5e:	4699      	mov	r9, r3
 8001b60:	4623      	mov	r3, r4
 8001b62:	eb18 0303 	adds.w	r3, r8, r3
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	462b      	mov	r3, r5
 8001b6a:	eb49 0303 	adc.w	r3, r9, r3
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b7c:	4629      	mov	r1, r5
 8001b7e:	028b      	lsls	r3, r1, #10
 8001b80:	4621      	mov	r1, r4
 8001b82:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b86:	4621      	mov	r1, r4
 8001b88:	028a      	lsls	r2, r1, #10
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b92:	2200      	movs	r2, #0
 8001b94:	643b      	str	r3, [r7, #64]	@ 0x40
 8001b96:	647a      	str	r2, [r7, #68]	@ 0x44
 8001b98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001b9c:	f7ff f824 	bl	8000be8 <__aeabi_uldivmod>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001baa:	4b60      	ldr	r3, [pc, #384]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	0c1b      	lsrs	r3, r3, #16
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001bbc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001bc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001bcc:	e0a6      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bce:	4b57      	ldr	r3, [pc, #348]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bda:	4b54      	ldr	r3, [pc, #336]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d02a      	beq.n	8001c3c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be6:	4b51      	ldr	r3, [pc, #324]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	099b      	lsrs	r3, r3, #6
 8001bec:	2200      	movs	r2, #0
 8001bee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bf4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4b4e      	ldr	r3, [pc, #312]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x350>)
 8001bfc:	fb03 f201 	mul.w	r2, r3, r1
 8001c00:	2300      	movs	r3, #0
 8001c02:	fb00 f303 	mul.w	r3, r0, r3
 8001c06:	4413      	add	r3, r2
 8001c08:	4a4a      	ldr	r2, [pc, #296]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0x350>)
 8001c0a:	fba0 1202 	umull	r1, r2, r0, r2
 8001c0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c10:	460a      	mov	r2, r1
 8001c12:	673a      	str	r2, [r7, #112]	@ 0x70
 8001c14:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001c16:	4413      	add	r3, r2
 8001c18:	677b      	str	r3, [r7, #116]	@ 0x74
 8001c1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c1e:	2200      	movs	r2, #0
 8001c20:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c22:	637a      	str	r2, [r7, #52]	@ 0x34
 8001c24:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c28:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001c2c:	f7fe ffdc 	bl	8000be8 <__aeabi_uldivmod>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	4613      	mov	r3, r2
 8001c36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c3a:	e05b      	b.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c3c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	099b      	lsrs	r3, r3, #6
 8001c42:	2200      	movs	r2, #0
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c4e:	623b      	str	r3, [r7, #32]
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c58:	4642      	mov	r2, r8
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	f04f 0000 	mov.w	r0, #0
 8001c60:	f04f 0100 	mov.w	r1, #0
 8001c64:	0159      	lsls	r1, r3, #5
 8001c66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c6a:	0150      	lsls	r0, r2, #5
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4641      	mov	r1, r8
 8001c72:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c76:	4649      	mov	r1, r9
 8001c78:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c7c:	f04f 0200 	mov.w	r2, #0
 8001c80:	f04f 0300 	mov.w	r3, #0
 8001c84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c90:	ebb2 040a 	subs.w	r4, r2, sl
 8001c94:	eb63 050b 	sbc.w	r5, r3, fp
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	00eb      	lsls	r3, r5, #3
 8001ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ca6:	00e2      	lsls	r2, r4, #3
 8001ca8:	4614      	mov	r4, r2
 8001caa:	461d      	mov	r5, r3
 8001cac:	4643      	mov	r3, r8
 8001cae:	18e3      	adds	r3, r4, r3
 8001cb0:	603b      	str	r3, [r7, #0]
 8001cb2:	464b      	mov	r3, r9
 8001cb4:	eb45 0303 	adc.w	r3, r5, r3
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	f04f 0300 	mov.w	r3, #0
 8001cc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cc6:	4629      	mov	r1, r5
 8001cc8:	028b      	lsls	r3, r1, #10
 8001cca:	4621      	mov	r1, r4
 8001ccc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	028a      	lsls	r2, r1, #10
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cdc:	2200      	movs	r2, #0
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	61fa      	str	r2, [r7, #28]
 8001ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ce6:	f7fe ff7f 	bl	8000be8 <__aeabi_uldivmod>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4613      	mov	r3, r2
 8001cf0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x348>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	0f1b      	lsrs	r3, r3, #28
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8001d02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001d06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001d12:	e003      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001d16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001d1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3798      	adds	r7, #152	@ 0x98
 8001d24:	46bd      	mov	sp, r7
 8001d26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	00f42400 	.word	0x00f42400
 8001d34:	017d7840 	.word	0x017d7840

08001d38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e28d      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f000 8083 	beq.w	8001e5e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d58:	4b94      	ldr	r3, [pc, #592]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b04      	cmp	r3, #4
 8001d62:	d019      	beq.n	8001d98 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d64:	4b91      	ldr	r3, [pc, #580]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 030c 	and.w	r3, r3, #12
        || \
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d106      	bne.n	8001d7e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d70:	4b8e      	ldr	r3, [pc, #568]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d7c:	d00c      	beq.n	8001d98 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d7e:	4b8b      	ldr	r3, [pc, #556]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001d86:	2b0c      	cmp	r3, #12
 8001d88:	d112      	bne.n	8001db0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d8a:	4b88      	ldr	r3, [pc, #544]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d96:	d10b      	bne.n	8001db0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d98:	4b84      	ldr	r3, [pc, #528]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d05b      	beq.n	8001e5c <HAL_RCC_OscConfig+0x124>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d157      	bne.n	8001e5c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e25a      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db8:	d106      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x90>
 8001dba:	4b7c      	ldr	r3, [pc, #496]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a7b      	ldr	r2, [pc, #492]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e01d      	b.n	8001e04 <HAL_RCC_OscConfig+0xcc>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dd0:	d10c      	bne.n	8001dec <HAL_RCC_OscConfig+0xb4>
 8001dd2:	4b76      	ldr	r3, [pc, #472]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a75      	ldr	r2, [pc, #468]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	4b73      	ldr	r3, [pc, #460]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a72      	ldr	r2, [pc, #456]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	e00b      	b.n	8001e04 <HAL_RCC_OscConfig+0xcc>
 8001dec:	4b6f      	ldr	r3, [pc, #444]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a6e      	ldr	r2, [pc, #440]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001df6:	6013      	str	r3, [r2, #0]
 8001df8:	4b6c      	ldr	r3, [pc, #432]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a6b      	ldr	r2, [pc, #428]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d013      	beq.n	8001e34 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0c:	f7ff fbc4 	bl	8001598 <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e14:	f7ff fbc0 	bl	8001598 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	@ 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e21f      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e26:	4b61      	ldr	r3, [pc, #388]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f0      	beq.n	8001e14 <HAL_RCC_OscConfig+0xdc>
 8001e32:	e014      	b.n	8001e5e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e34:	f7ff fbb0 	bl	8001598 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3c:	f7ff fbac 	bl	8001598 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	@ 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e20b      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4e:	4b57      	ldr	r3, [pc, #348]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0x104>
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d06f      	beq.n	8001f4a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e6a:	4b50      	ldr	r3, [pc, #320]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d017      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e76:	4b4d      	ldr	r3, [pc, #308]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d105      	bne.n	8001e8e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e82:	4b4a      	ldr	r3, [pc, #296]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00b      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e8e:	4b47      	ldr	r3, [pc, #284]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001e96:	2b0c      	cmp	r3, #12
 8001e98:	d11c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e9a:	4b44      	ldr	r3, [pc, #272]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d116      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea6:	4b41      	ldr	r3, [pc, #260]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <HAL_RCC_OscConfig+0x186>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d001      	beq.n	8001ebe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e1d3      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4937      	ldr	r1, [pc, #220]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed2:	e03a      	b.n	8001f4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d020      	beq.n	8001f1e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001edc:	4b34      	ldr	r3, [pc, #208]	@ (8001fb0 <HAL_RCC_OscConfig+0x278>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fb59 	bl	8001598 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eea:	f7ff fb55 	bl	8001598 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e1b4      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001efc:	4b2b      	ldr	r3, [pc, #172]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f08:	4b28      	ldr	r3, [pc, #160]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4925      	ldr	r1, [pc, #148]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	600b      	str	r3, [r1, #0]
 8001f1c:	e015      	b.n	8001f4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f1e:	4b24      	ldr	r3, [pc, #144]	@ (8001fb0 <HAL_RCC_OscConfig+0x278>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f24:	f7ff fb38 	bl	8001598 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f2c:	f7ff fb34 	bl	8001598 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e193      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0308 	and.w	r3, r3, #8
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d036      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d016      	beq.n	8001f8c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f5e:	4b15      	ldr	r3, [pc, #84]	@ (8001fb4 <HAL_RCC_OscConfig+0x27c>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f64:	f7ff fb18 	bl	8001598 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f6c:	f7ff fb14 	bl	8001598 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e173      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x234>
 8001f8a:	e01b      	b.n	8001fc4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f8c:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <HAL_RCC_OscConfig+0x27c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f92:	f7ff fb01 	bl	8001598 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f98:	e00e      	b.n	8001fb8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f9a:	f7ff fafd 	bl	8001598 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d907      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e15c      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	42470000 	.word	0x42470000
 8001fb4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8001fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1ea      	bne.n	8001f9a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f000 8097 	beq.w	8002100 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fd6:	4b83      	ldr	r3, [pc, #524]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d10f      	bne.n	8002002 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	4b7f      	ldr	r3, [pc, #508]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	4a7e      	ldr	r2, [pc, #504]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8001fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff2:	4b7c      	ldr	r3, [pc, #496]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ffe:	2301      	movs	r3, #1
 8002000:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002002:	4b79      	ldr	r3, [pc, #484]	@ (80021e8 <HAL_RCC_OscConfig+0x4b0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d118      	bne.n	8002040 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800200e:	4b76      	ldr	r3, [pc, #472]	@ (80021e8 <HAL_RCC_OscConfig+0x4b0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a75      	ldr	r2, [pc, #468]	@ (80021e8 <HAL_RCC_OscConfig+0x4b0>)
 8002014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002018:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201a:	f7ff fabd 	bl	8001598 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002022:	f7ff fab9 	bl	8001598 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e118      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002034:	4b6c      	ldr	r3, [pc, #432]	@ (80021e8 <HAL_RCC_OscConfig+0x4b0>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d106      	bne.n	8002056 <HAL_RCC_OscConfig+0x31e>
 8002048:	4b66      	ldr	r3, [pc, #408]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800204a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204c:	4a65      	ldr	r2, [pc, #404]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	6713      	str	r3, [r2, #112]	@ 0x70
 8002054:	e01c      	b.n	8002090 <HAL_RCC_OscConfig+0x358>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b05      	cmp	r3, #5
 800205c:	d10c      	bne.n	8002078 <HAL_RCC_OscConfig+0x340>
 800205e:	4b61      	ldr	r3, [pc, #388]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002062:	4a60      	ldr	r2, [pc, #384]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6713      	str	r3, [r2, #112]	@ 0x70
 800206a:	4b5e      	ldr	r3, [pc, #376]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800206c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800206e:	4a5d      	ldr	r2, [pc, #372]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6713      	str	r3, [r2, #112]	@ 0x70
 8002076:	e00b      	b.n	8002090 <HAL_RCC_OscConfig+0x358>
 8002078:	4b5a      	ldr	r3, [pc, #360]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800207a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800207c:	4a59      	ldr	r2, [pc, #356]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800207e:	f023 0301 	bic.w	r3, r3, #1
 8002082:	6713      	str	r3, [r2, #112]	@ 0x70
 8002084:	4b57      	ldr	r3, [pc, #348]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002088:	4a56      	ldr	r2, [pc, #344]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800208a:	f023 0304 	bic.w	r3, r3, #4
 800208e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d015      	beq.n	80020c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002098:	f7ff fa7e 	bl	8001598 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209e:	e00a      	b.n	80020b6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a0:	f7ff fa7a 	bl	8001598 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e0d7      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b6:	4b4b      	ldr	r3, [pc, #300]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 80020b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0ee      	beq.n	80020a0 <HAL_RCC_OscConfig+0x368>
 80020c2:	e014      	b.n	80020ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c4:	f7ff fa68 	bl	8001598 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ca:	e00a      	b.n	80020e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020cc:	f7ff fa64 	bl	8001598 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020da:	4293      	cmp	r3, r2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e0c1      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e2:	4b40      	ldr	r3, [pc, #256]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 80020e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1ee      	bne.n	80020cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020ee:	7dfb      	ldrb	r3, [r7, #23]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d105      	bne.n	8002100 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f4:	4b3b      	ldr	r3, [pc, #236]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	4a3a      	ldr	r2, [pc, #232]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 80020fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 80ad 	beq.w	8002264 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800210a:	4b36      	ldr	r3, [pc, #216]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b08      	cmp	r3, #8
 8002114:	d060      	beq.n	80021d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d145      	bne.n	80021aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211e:	4b33      	ldr	r3, [pc, #204]	@ (80021ec <HAL_RCC_OscConfig+0x4b4>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7ff fa38 	bl	8001598 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212c:	f7ff fa34 	bl	8001598 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e093      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800213e:	4b29      	ldr	r3, [pc, #164]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	69da      	ldr	r2, [r3, #28]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	431a      	orrs	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002158:	019b      	lsls	r3, r3, #6
 800215a:	431a      	orrs	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002160:	085b      	lsrs	r3, r3, #1
 8002162:	3b01      	subs	r3, #1
 8002164:	041b      	lsls	r3, r3, #16
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216c:	061b      	lsls	r3, r3, #24
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	071b      	lsls	r3, r3, #28
 8002176:	491b      	ldr	r1, [pc, #108]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800217c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ec <HAL_RCC_OscConfig+0x4b4>)
 800217e:	2201      	movs	r2, #1
 8002180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002182:	f7ff fa09 	bl	8001598 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218a:	f7ff fa05 	bl	8001598 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e064      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219c:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0f0      	beq.n	800218a <HAL_RCC_OscConfig+0x452>
 80021a8:	e05c      	b.n	8002264 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <HAL_RCC_OscConfig+0x4b4>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b0:	f7ff f9f2 	bl	8001598 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b8:	f7ff f9ee 	bl	8001598 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e04d      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_RCC_OscConfig+0x4ac>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x480>
 80021d6:	e045      	b.n	8002264 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d107      	bne.n	80021f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e040      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40007000 	.word	0x40007000
 80021ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <HAL_RCC_OscConfig+0x538>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d030      	beq.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002208:	429a      	cmp	r2, r3
 800220a:	d129      	bne.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002216:	429a      	cmp	r2, r3
 8002218:	d122      	bne.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002220:	4013      	ands	r3, r2
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002226:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002228:	4293      	cmp	r3, r2
 800222a:	d119      	bne.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002236:	085b      	lsrs	r3, r3, #1
 8002238:	3b01      	subs	r3, #1
 800223a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800223c:	429a      	cmp	r2, r3
 800223e:	d10f      	bne.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800224a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800224c:	429a      	cmp	r2, r3
 800224e:	d107      	bne.n	8002260 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800225c:	429a      	cmp	r2, r3
 800225e:	d001      	beq.n	8002264 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800

08002274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e041      	b.n	800230a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d106      	bne.n	80022a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f839 	bl	8002312 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2202      	movs	r2, #2
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3304      	adds	r3, #4
 80022b0:	4619      	mov	r1, r3
 80022b2:	4610      	mov	r0, r2
 80022b4:	f000 f9c0 	bl	8002638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d001      	beq.n	8002340 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e04e      	b.n	80023de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0201 	orr.w	r2, r2, #1
 8002356:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a23      	ldr	r2, [pc, #140]	@ (80023ec <HAL_TIM_Base_Start_IT+0xc4>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d022      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800236a:	d01d      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d018      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a1e      	ldr	r2, [pc, #120]	@ (80023f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1c      	ldr	r2, [pc, #112]	@ (80023f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00e      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a1b      	ldr	r2, [pc, #108]	@ (80023fc <HAL_TIM_Base_Start_IT+0xd4>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d009      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a19      	ldr	r2, [pc, #100]	@ (8002400 <HAL_TIM_Base_Start_IT+0xd8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d004      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a18      	ldr	r2, [pc, #96]	@ (8002404 <HAL_TIM_Base_Start_IT+0xdc>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d111      	bne.n	80023cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d010      	beq.n	80023dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ca:	e007      	b.n	80023dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40000400 	.word	0x40000400
 80023f4:	40000800 	.word	0x40000800
 80023f8:	40000c00 	.word	0x40000c00
 80023fc:	40010400 	.word	0x40010400
 8002400:	40014000 	.word	0x40014000
 8002404:	40001800 	.word	0x40001800

08002408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d020      	beq.n	800246c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01b      	beq.n	800246c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0202 	mvn.w	r2, #2
 800243c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f8d2 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 8002458:	e005      	b.n	8002466 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f8c4 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 f8d5 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d020      	beq.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01b      	beq.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0204 	mvn.w	r2, #4
 8002488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2202      	movs	r2, #2
 800248e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f8ac 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 80024a4:	e005      	b.n	80024b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f89e 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f8af 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d020      	beq.n	8002504 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 0308 	and.w	r3, r3, #8
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d01b      	beq.n	8002504 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0208 	mvn.w	r2, #8
 80024d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2204      	movs	r2, #4
 80024da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f886 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 80024f0:	e005      	b.n	80024fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f878 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 f889 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	2b00      	cmp	r3, #0
 800250c:	d020      	beq.n	8002550 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01b      	beq.n	8002550 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f06f 0210 	mvn.w	r2, #16
 8002520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2208      	movs	r2, #8
 8002526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f860 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 800253c:	e005      	b.n	800254a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f852 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f863 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00c      	beq.n	8002574 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0201 	mvn.w	r2, #1
 800256c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7fe fdda 	bl	8001128 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00c      	beq.n	8002598 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002584:	2b00      	cmp	r3, #0
 8002586:	d007      	beq.n	8002598 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f900 	bl	8002798 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00c      	beq.n	80025bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80025b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f834 	bl	8002624 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00c      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f003 0320 	and.w	r3, r3, #32
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f06f 0220 	mvn.w	r2, #32
 80025d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f8d2 	bl	8002784 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025e0:	bf00      	nop
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a43      	ldr	r2, [pc, #268]	@ (8002758 <TIM_Base_SetConfig+0x120>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d013      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002656:	d00f      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a40      	ldr	r2, [pc, #256]	@ (800275c <TIM_Base_SetConfig+0x124>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00b      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a3f      	ldr	r2, [pc, #252]	@ (8002760 <TIM_Base_SetConfig+0x128>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d007      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a3e      	ldr	r2, [pc, #248]	@ (8002764 <TIM_Base_SetConfig+0x12c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d003      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a3d      	ldr	r2, [pc, #244]	@ (8002768 <TIM_Base_SetConfig+0x130>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d108      	bne.n	800268a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800267e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a32      	ldr	r2, [pc, #200]	@ (8002758 <TIM_Base_SetConfig+0x120>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d02b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002698:	d027      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a2f      	ldr	r2, [pc, #188]	@ (800275c <TIM_Base_SetConfig+0x124>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d023      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002760 <TIM_Base_SetConfig+0x128>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d01f      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002764 <TIM_Base_SetConfig+0x12c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d01b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a2c      	ldr	r2, [pc, #176]	@ (8002768 <TIM_Base_SetConfig+0x130>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d017      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a2b      	ldr	r2, [pc, #172]	@ (800276c <TIM_Base_SetConfig+0x134>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d013      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002770 <TIM_Base_SetConfig+0x138>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00f      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a29      	ldr	r2, [pc, #164]	@ (8002774 <TIM_Base_SetConfig+0x13c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d00b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a28      	ldr	r2, [pc, #160]	@ (8002778 <TIM_Base_SetConfig+0x140>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d007      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a27      	ldr	r2, [pc, #156]	@ (800277c <TIM_Base_SetConfig+0x144>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d003      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a26      	ldr	r2, [pc, #152]	@ (8002780 <TIM_Base_SetConfig+0x148>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d108      	bne.n	80026fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	689a      	ldr	r2, [r3, #8]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a0e      	ldr	r2, [pc, #56]	@ (8002758 <TIM_Base_SetConfig+0x120>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d003      	beq.n	800272a <TIM_Base_SetConfig+0xf2>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a10      	ldr	r2, [pc, #64]	@ (8002768 <TIM_Base_SetConfig+0x130>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d103      	bne.n	8002732 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f043 0204 	orr.w	r2, r3, #4
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	601a      	str	r2, [r3, #0]
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40010000 	.word	0x40010000
 800275c:	40000400 	.word	0x40000400
 8002760:	40000800 	.word	0x40000800
 8002764:	40000c00 	.word	0x40000c00
 8002768:	40010400 	.word	0x40010400
 800276c:	40014000 	.word	0x40014000
 8002770:	40014400 	.word	0x40014400
 8002774:	40014800 	.word	0x40014800
 8002778:	40001800 	.word	0x40001800
 800277c:	40001c00 	.word	0x40001c00
 8002780:	40002000 	.word	0x40002000

08002784 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80027b0:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <SysTick_Handler+0x1c>)
 80027b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80027b4:	f000 f9b6 	bl	8002b24 <xTaskGetSchedulerState>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d001      	beq.n	80027c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80027be:	f000 fa1b 	bl	8002bf8 <xPortSysTickHandler>
  }
}
 80027c2:	bf00      	nop
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	e000e010 	.word	0xe000e010

080027cc <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	601a      	str	r2, [r3, #0]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6892      	ldr	r2, [r2, #8]
 800282a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6852      	ldr	r2, [r2, #4]
 8002834:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	429a      	cmp	r2, r3
 800283e:	d103      	bne.n	8002848 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	1e5a      	subs	r2, r3, #1
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002872:	4b4f      	ldr	r3, [pc, #316]	@ (80029b0 <xTaskIncrementTick+0x148>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	f040 8090 	bne.w	800299c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800287c:	4b4d      	ldr	r3, [pc, #308]	@ (80029b4 <xTaskIncrementTick+0x14c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	3301      	adds	r3, #1
 8002882:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002884:	4a4b      	ldr	r2, [pc, #300]	@ (80029b4 <xTaskIncrementTick+0x14c>)
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d121      	bne.n	80028d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002890:	4b49      	ldr	r3, [pc, #292]	@ (80029b8 <xTaskIncrementTick+0x150>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00b      	beq.n	80028b2 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800289a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800289e:	f383 8811 	msr	BASEPRI, r3
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80028ac:	bf00      	nop
 80028ae:	bf00      	nop
 80028b0:	e7fd      	b.n	80028ae <xTaskIncrementTick+0x46>
 80028b2:	4b41      	ldr	r3, [pc, #260]	@ (80029b8 <xTaskIncrementTick+0x150>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	4b40      	ldr	r3, [pc, #256]	@ (80029bc <xTaskIncrementTick+0x154>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a3e      	ldr	r2, [pc, #248]	@ (80029b8 <xTaskIncrementTick+0x150>)
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	4a3e      	ldr	r2, [pc, #248]	@ (80029bc <xTaskIncrementTick+0x154>)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	4b3e      	ldr	r3, [pc, #248]	@ (80029c0 <xTaskIncrementTick+0x158>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	3301      	adds	r3, #1
 80028cc:	4a3c      	ldr	r2, [pc, #240]	@ (80029c0 <xTaskIncrementTick+0x158>)
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	f000 f908 	bl	8002ae4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80028d4:	4b3b      	ldr	r3, [pc, #236]	@ (80029c4 <xTaskIncrementTick+0x15c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d349      	bcc.n	8002972 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028de:	4b36      	ldr	r3, [pc, #216]	@ (80029b8 <xTaskIncrementTick+0x150>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d104      	bne.n	80028f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028e8:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <xTaskIncrementTick+0x15c>)
 80028ea:	f04f 32ff 	mov.w	r2, #4294967295
 80028ee:	601a      	str	r2, [r3, #0]
					break;
 80028f0:	e03f      	b.n	8002972 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028f2:	4b31      	ldr	r3, [pc, #196]	@ (80029b8 <xTaskIncrementTick+0x150>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	429a      	cmp	r2, r3
 8002908:	d203      	bcs.n	8002912 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800290a:	4a2e      	ldr	r2, [pc, #184]	@ (80029c4 <xTaskIncrementTick+0x15c>)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002910:	e02f      	b.n	8002972 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	3304      	adds	r3, #4
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ff7c 	bl	8002814 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	2b00      	cmp	r3, #0
 8002922:	d004      	beq.n	800292e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	3318      	adds	r3, #24
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff73 	bl	8002814 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002932:	4b25      	ldr	r3, [pc, #148]	@ (80029c8 <xTaskIncrementTick+0x160>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	429a      	cmp	r2, r3
 8002938:	d903      	bls.n	8002942 <xTaskIncrementTick+0xda>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293e:	4a22      	ldr	r2, [pc, #136]	@ (80029c8 <xTaskIncrementTick+0x160>)
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4a1f      	ldr	r2, [pc, #124]	@ (80029cc <xTaskIncrementTick+0x164>)
 8002950:	441a      	add	r2, r3
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3304      	adds	r3, #4
 8002956:	4619      	mov	r1, r3
 8002958:	4610      	mov	r0, r2
 800295a:	f7ff ff37 	bl	80027cc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002962:	4b1b      	ldr	r3, [pc, #108]	@ (80029d0 <xTaskIncrementTick+0x168>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002968:	429a      	cmp	r2, r3
 800296a:	d3b8      	bcc.n	80028de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800296c:	2301      	movs	r3, #1
 800296e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002970:	e7b5      	b.n	80028de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002972:	4b17      	ldr	r3, [pc, #92]	@ (80029d0 <xTaskIncrementTick+0x168>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002978:	4914      	ldr	r1, [pc, #80]	@ (80029cc <xTaskIncrementTick+0x164>)
 800297a:	4613      	mov	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d901      	bls.n	800298e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800298a:	2301      	movs	r3, #1
 800298c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800298e:	4b11      	ldr	r3, [pc, #68]	@ (80029d4 <xTaskIncrementTick+0x16c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d007      	beq.n	80029a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002996:	2301      	movs	r3, #1
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	e004      	b.n	80029a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800299c:	4b0e      	ldr	r3, [pc, #56]	@ (80029d8 <xTaskIncrementTick+0x170>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	3301      	adds	r3, #1
 80029a2:	4a0d      	ldr	r2, [pc, #52]	@ (80029d8 <xTaskIncrementTick+0x170>)
 80029a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80029a6:	697b      	ldr	r3, [r7, #20]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200006cc 	.word	0x200006cc
 80029b4:	200006b0 	.word	0x200006b0
 80029b8:	200006a8 	.word	0x200006a8
 80029bc:	200006ac 	.word	0x200006ac
 80029c0:	200006c4 	.word	0x200006c4
 80029c4:	200006c8 	.word	0x200006c8
 80029c8:	200006b4 	.word	0x200006b4
 80029cc:	20000248 	.word	0x20000248
 80029d0:	20000244 	.word	0x20000244
 80029d4:	200006c0 	.word	0x200006c0
 80029d8:	200006bc 	.word	0x200006bc

080029dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80029e2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad0 <vTaskSwitchContext+0xf4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80029ea:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad4 <vTaskSwitchContext+0xf8>)
 80029ec:	2201      	movs	r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80029f0:	e069      	b.n	8002ac6 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80029f2:	4b38      	ldr	r3, [pc, #224]	@ (8002ad4 <vTaskSwitchContext+0xf8>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80029f8:	4b37      	ldr	r3, [pc, #220]	@ (8002ad8 <vTaskSwitchContext+0xfc>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d111      	bne.n	8002a34 <vTaskSwitchContext+0x58>
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	3304      	adds	r3, #4
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d10b      	bne.n	8002a34 <vTaskSwitchContext+0x58>
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d105      	bne.n	8002a34 <vTaskSwitchContext+0x58>
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	330c      	adds	r3, #12
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d008      	beq.n	8002a46 <vTaskSwitchContext+0x6a>
 8002a34:	4b28      	ldr	r3, [pc, #160]	@ (8002ad8 <vTaskSwitchContext+0xfc>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b27      	ldr	r3, [pc, #156]	@ (8002ad8 <vTaskSwitchContext+0xfc>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	3334      	adds	r3, #52	@ 0x34
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4610      	mov	r0, r2
 8002a42:	f7fe faeb 	bl	800101c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a46:	4b25      	ldr	r3, [pc, #148]	@ (8002adc <vTaskSwitchContext+0x100>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	e011      	b.n	8002a72 <vTaskSwitchContext+0x96>
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10b      	bne.n	8002a6c <vTaskSwitchContext+0x90>
	__asm volatile
 8002a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a58:	f383 8811 	msr	BASEPRI, r3
 8002a5c:	f3bf 8f6f 	isb	sy
 8002a60:	f3bf 8f4f 	dsb	sy
 8002a64:	607b      	str	r3, [r7, #4]
}
 8002a66:	bf00      	nop
 8002a68:	bf00      	nop
 8002a6a:	e7fd      	b.n	8002a68 <vTaskSwitchContext+0x8c>
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	491b      	ldr	r1, [pc, #108]	@ (8002ae0 <vTaskSwitchContext+0x104>)
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4613      	mov	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	440b      	add	r3, r1
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0e3      	beq.n	8002a4e <vTaskSwitchContext+0x72>
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4a13      	ldr	r2, [pc, #76]	@ (8002ae0 <vTaskSwitchContext+0x104>)
 8002a92:	4413      	add	r3, r2
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	3308      	adds	r3, #8
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d104      	bne.n	8002ab6 <vTaskSwitchContext+0xda>
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	4a06      	ldr	r2, [pc, #24]	@ (8002ad8 <vTaskSwitchContext+0xfc>)
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4a06      	ldr	r2, [pc, #24]	@ (8002adc <vTaskSwitchContext+0x100>)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	6013      	str	r3, [r2, #0]
}
 8002ac6:	bf00      	nop
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	200006cc 	.word	0x200006cc
 8002ad4:	200006c0 	.word	0x200006c0
 8002ad8:	20000244 	.word	0x20000244
 8002adc:	200006b4 	.word	0x200006b4
 8002ae0:	20000248 	.word	0x20000248

08002ae4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002aea:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <prvResetNextTaskUnblockTime+0x38>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d104      	bne.n	8002afe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002af4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <prvResetNextTaskUnblockTime+0x3c>)
 8002af6:	f04f 32ff 	mov.w	r2, #4294967295
 8002afa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002afc:	e008      	b.n	8002b10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002afe:	4b07      	ldr	r3, [pc, #28]	@ (8002b1c <prvResetNextTaskUnblockTime+0x38>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	4a04      	ldr	r2, [pc, #16]	@ (8002b20 <prvResetNextTaskUnblockTime+0x3c>)
 8002b0e:	6013      	str	r3, [r2, #0]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	200006a8 	.word	0x200006a8
 8002b20:	200006c8 	.word	0x200006c8

08002b24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <xTaskGetSchedulerState+0x34>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d102      	bne.n	8002b38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002b32:	2301      	movs	r3, #1
 8002b34:	607b      	str	r3, [r7, #4]
 8002b36:	e008      	b.n	8002b4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b38:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <xTaskGetSchedulerState+0x38>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002b40:	2302      	movs	r3, #2
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	e001      	b.n	8002b4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002b46:	2300      	movs	r3, #0
 8002b48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002b4a:	687b      	ldr	r3, [r7, #4]
	}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	200006b8 	.word	0x200006b8
 8002b5c:	200006cc 	.word	0x200006cc

08002b60 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002b60:	4b07      	ldr	r3, [pc, #28]	@ (8002b80 <pxCurrentTCBConst2>)
 8002b62:	6819      	ldr	r1, [r3, #0]
 8002b64:	6808      	ldr	r0, [r1, #0]
 8002b66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b6a:	f380 8809 	msr	PSP, r0
 8002b6e:	f3bf 8f6f 	isb	sy
 8002b72:	f04f 0000 	mov.w	r0, #0
 8002b76:	f380 8811 	msr	BASEPRI, r0
 8002b7a:	4770      	bx	lr
 8002b7c:	f3af 8000 	nop.w

08002b80 <pxCurrentTCBConst2>:
 8002b80:	20000244 	.word	0x20000244
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
	...

08002b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002b90:	f3ef 8009 	mrs	r0, PSP
 8002b94:	f3bf 8f6f 	isb	sy
 8002b98:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <pxCurrentTCBConst>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	f01e 0f10 	tst.w	lr, #16
 8002ba0:	bf08      	it	eq
 8002ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002baa:	6010      	str	r0, [r2, #0]
 8002bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002bb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002bb4:	f380 8811 	msr	BASEPRI, r0
 8002bb8:	f3bf 8f4f 	dsb	sy
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f7ff ff0c 	bl	80029dc <vTaskSwitchContext>
 8002bc4:	f04f 0000 	mov.w	r0, #0
 8002bc8:	f380 8811 	msr	BASEPRI, r0
 8002bcc:	bc09      	pop	{r0, r3}
 8002bce:	6819      	ldr	r1, [r3, #0]
 8002bd0:	6808      	ldr	r0, [r1, #0]
 8002bd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bd6:	f01e 0f10 	tst.w	lr, #16
 8002bda:	bf08      	it	eq
 8002bdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002be0:	f380 8809 	msr	PSP, r0
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	f3af 8000 	nop.w

08002bf0 <pxCurrentTCBConst>:
 8002bf0:	20000244 	.word	0x20000244
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop

08002bf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8002bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c02:	f383 8811 	msr	BASEPRI, r3
 8002c06:	f3bf 8f6f 	isb	sy
 8002c0a:	f3bf 8f4f 	dsb	sy
 8002c0e:	607b      	str	r3, [r7, #4]
}
 8002c10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002c12:	f7ff fe29 	bl	8002868 <xTaskIncrementTick>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002c1c:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <xPortSysTickHandler+0x40>)
 8002c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002c2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	e000ed04 	.word	0xe000ed04

08002c3c <__cvt>:
 8002c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c40:	ec57 6b10 	vmov	r6, r7, d0
 8002c44:	2f00      	cmp	r7, #0
 8002c46:	460c      	mov	r4, r1
 8002c48:	4619      	mov	r1, r3
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	bfbb      	ittet	lt
 8002c4e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002c52:	461f      	movlt	r7, r3
 8002c54:	2300      	movge	r3, #0
 8002c56:	232d      	movlt	r3, #45	@ 0x2d
 8002c58:	700b      	strb	r3, [r1, #0]
 8002c5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002c5c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002c60:	4691      	mov	r9, r2
 8002c62:	f023 0820 	bic.w	r8, r3, #32
 8002c66:	bfbc      	itt	lt
 8002c68:	4632      	movlt	r2, r6
 8002c6a:	4616      	movlt	r6, r2
 8002c6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002c70:	d005      	beq.n	8002c7e <__cvt+0x42>
 8002c72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002c76:	d100      	bne.n	8002c7a <__cvt+0x3e>
 8002c78:	3401      	adds	r4, #1
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	e000      	b.n	8002c80 <__cvt+0x44>
 8002c7e:	2103      	movs	r1, #3
 8002c80:	ab03      	add	r3, sp, #12
 8002c82:	9301      	str	r3, [sp, #4]
 8002c84:	ab02      	add	r3, sp, #8
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	ec47 6b10 	vmov	d0, r6, r7
 8002c8c:	4653      	mov	r3, sl
 8002c8e:	4622      	mov	r2, r4
 8002c90:	f000 fe5a 	bl	8003948 <_dtoa_r>
 8002c94:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002c98:	4605      	mov	r5, r0
 8002c9a:	d119      	bne.n	8002cd0 <__cvt+0x94>
 8002c9c:	f019 0f01 	tst.w	r9, #1
 8002ca0:	d00e      	beq.n	8002cc0 <__cvt+0x84>
 8002ca2:	eb00 0904 	add.w	r9, r0, r4
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2300      	movs	r3, #0
 8002caa:	4630      	mov	r0, r6
 8002cac:	4639      	mov	r1, r7
 8002cae:	f7fd ff2b 	bl	8000b08 <__aeabi_dcmpeq>
 8002cb2:	b108      	cbz	r0, 8002cb8 <__cvt+0x7c>
 8002cb4:	f8cd 900c 	str.w	r9, [sp, #12]
 8002cb8:	2230      	movs	r2, #48	@ 0x30
 8002cba:	9b03      	ldr	r3, [sp, #12]
 8002cbc:	454b      	cmp	r3, r9
 8002cbe:	d31e      	bcc.n	8002cfe <__cvt+0xc2>
 8002cc0:	9b03      	ldr	r3, [sp, #12]
 8002cc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002cc4:	1b5b      	subs	r3, r3, r5
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	b004      	add	sp, #16
 8002ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002cd4:	eb00 0904 	add.w	r9, r0, r4
 8002cd8:	d1e5      	bne.n	8002ca6 <__cvt+0x6a>
 8002cda:	7803      	ldrb	r3, [r0, #0]
 8002cdc:	2b30      	cmp	r3, #48	@ 0x30
 8002cde:	d10a      	bne.n	8002cf6 <__cvt+0xba>
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	4630      	mov	r0, r6
 8002ce6:	4639      	mov	r1, r7
 8002ce8:	f7fd ff0e 	bl	8000b08 <__aeabi_dcmpeq>
 8002cec:	b918      	cbnz	r0, 8002cf6 <__cvt+0xba>
 8002cee:	f1c4 0401 	rsb	r4, r4, #1
 8002cf2:	f8ca 4000 	str.w	r4, [sl]
 8002cf6:	f8da 3000 	ldr.w	r3, [sl]
 8002cfa:	4499      	add	r9, r3
 8002cfc:	e7d3      	b.n	8002ca6 <__cvt+0x6a>
 8002cfe:	1c59      	adds	r1, r3, #1
 8002d00:	9103      	str	r1, [sp, #12]
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e7d9      	b.n	8002cba <__cvt+0x7e>

08002d06 <__exponent>:
 8002d06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d08:	2900      	cmp	r1, #0
 8002d0a:	bfba      	itte	lt
 8002d0c:	4249      	neglt	r1, r1
 8002d0e:	232d      	movlt	r3, #45	@ 0x2d
 8002d10:	232b      	movge	r3, #43	@ 0x2b
 8002d12:	2909      	cmp	r1, #9
 8002d14:	7002      	strb	r2, [r0, #0]
 8002d16:	7043      	strb	r3, [r0, #1]
 8002d18:	dd29      	ble.n	8002d6e <__exponent+0x68>
 8002d1a:	f10d 0307 	add.w	r3, sp, #7
 8002d1e:	461d      	mov	r5, r3
 8002d20:	270a      	movs	r7, #10
 8002d22:	461a      	mov	r2, r3
 8002d24:	fbb1 f6f7 	udiv	r6, r1, r7
 8002d28:	fb07 1416 	mls	r4, r7, r6, r1
 8002d2c:	3430      	adds	r4, #48	@ 0x30
 8002d2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002d32:	460c      	mov	r4, r1
 8002d34:	2c63      	cmp	r4, #99	@ 0x63
 8002d36:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d3a:	4631      	mov	r1, r6
 8002d3c:	dcf1      	bgt.n	8002d22 <__exponent+0x1c>
 8002d3e:	3130      	adds	r1, #48	@ 0x30
 8002d40:	1e94      	subs	r4, r2, #2
 8002d42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002d46:	1c41      	adds	r1, r0, #1
 8002d48:	4623      	mov	r3, r4
 8002d4a:	42ab      	cmp	r3, r5
 8002d4c:	d30a      	bcc.n	8002d64 <__exponent+0x5e>
 8002d4e:	f10d 0309 	add.w	r3, sp, #9
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	42ac      	cmp	r4, r5
 8002d56:	bf88      	it	hi
 8002d58:	2300      	movhi	r3, #0
 8002d5a:	3302      	adds	r3, #2
 8002d5c:	4403      	add	r3, r0
 8002d5e:	1a18      	subs	r0, r3, r0
 8002d60:	b003      	add	sp, #12
 8002d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d64:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002d68:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002d6c:	e7ed      	b.n	8002d4a <__exponent+0x44>
 8002d6e:	2330      	movs	r3, #48	@ 0x30
 8002d70:	3130      	adds	r1, #48	@ 0x30
 8002d72:	7083      	strb	r3, [r0, #2]
 8002d74:	70c1      	strb	r1, [r0, #3]
 8002d76:	1d03      	adds	r3, r0, #4
 8002d78:	e7f1      	b.n	8002d5e <__exponent+0x58>
	...

08002d7c <_printf_float>:
 8002d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d80:	b08d      	sub	sp, #52	@ 0x34
 8002d82:	460c      	mov	r4, r1
 8002d84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002d88:	4616      	mov	r6, r2
 8002d8a:	461f      	mov	r7, r3
 8002d8c:	4605      	mov	r5, r0
 8002d8e:	f000 fccb 	bl	8003728 <_localeconv_r>
 8002d92:	6803      	ldr	r3, [r0, #0]
 8002d94:	9304      	str	r3, [sp, #16]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fd fa8a 	bl	80002b0 <strlen>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8002da0:	f8d8 3000 	ldr.w	r3, [r8]
 8002da4:	9005      	str	r0, [sp, #20]
 8002da6:	3307      	adds	r3, #7
 8002da8:	f023 0307 	bic.w	r3, r3, #7
 8002dac:	f103 0208 	add.w	r2, r3, #8
 8002db0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002db4:	f8d4 b000 	ldr.w	fp, [r4]
 8002db8:	f8c8 2000 	str.w	r2, [r8]
 8002dbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002dc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002dc4:	9307      	str	r3, [sp, #28]
 8002dc6:	f8cd 8018 	str.w	r8, [sp, #24]
 8002dca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002dce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002dd2:	4b9c      	ldr	r3, [pc, #624]	@ (8003044 <_printf_float+0x2c8>)
 8002dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd8:	f7fd fec8 	bl	8000b6c <__aeabi_dcmpun>
 8002ddc:	bb70      	cbnz	r0, 8002e3c <_printf_float+0xc0>
 8002dde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002de2:	4b98      	ldr	r3, [pc, #608]	@ (8003044 <_printf_float+0x2c8>)
 8002de4:	f04f 32ff 	mov.w	r2, #4294967295
 8002de8:	f7fd fea2 	bl	8000b30 <__aeabi_dcmple>
 8002dec:	bb30      	cbnz	r0, 8002e3c <_printf_float+0xc0>
 8002dee:	2200      	movs	r2, #0
 8002df0:	2300      	movs	r3, #0
 8002df2:	4640      	mov	r0, r8
 8002df4:	4649      	mov	r1, r9
 8002df6:	f7fd fe91 	bl	8000b1c <__aeabi_dcmplt>
 8002dfa:	b110      	cbz	r0, 8002e02 <_printf_float+0x86>
 8002dfc:	232d      	movs	r3, #45	@ 0x2d
 8002dfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e02:	4a91      	ldr	r2, [pc, #580]	@ (8003048 <_printf_float+0x2cc>)
 8002e04:	4b91      	ldr	r3, [pc, #580]	@ (800304c <_printf_float+0x2d0>)
 8002e06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002e0a:	bf8c      	ite	hi
 8002e0c:	4690      	movhi	r8, r2
 8002e0e:	4698      	movls	r8, r3
 8002e10:	2303      	movs	r3, #3
 8002e12:	6123      	str	r3, [r4, #16]
 8002e14:	f02b 0304 	bic.w	r3, fp, #4
 8002e18:	6023      	str	r3, [r4, #0]
 8002e1a:	f04f 0900 	mov.w	r9, #0
 8002e1e:	9700      	str	r7, [sp, #0]
 8002e20:	4633      	mov	r3, r6
 8002e22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002e24:	4621      	mov	r1, r4
 8002e26:	4628      	mov	r0, r5
 8002e28:	f000 f9d2 	bl	80031d0 <_printf_common>
 8002e2c:	3001      	adds	r0, #1
 8002e2e:	f040 808d 	bne.w	8002f4c <_printf_float+0x1d0>
 8002e32:	f04f 30ff 	mov.w	r0, #4294967295
 8002e36:	b00d      	add	sp, #52	@ 0x34
 8002e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e3c:	4642      	mov	r2, r8
 8002e3e:	464b      	mov	r3, r9
 8002e40:	4640      	mov	r0, r8
 8002e42:	4649      	mov	r1, r9
 8002e44:	f7fd fe92 	bl	8000b6c <__aeabi_dcmpun>
 8002e48:	b140      	cbz	r0, 8002e5c <_printf_float+0xe0>
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	bfbc      	itt	lt
 8002e50:	232d      	movlt	r3, #45	@ 0x2d
 8002e52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002e56:	4a7e      	ldr	r2, [pc, #504]	@ (8003050 <_printf_float+0x2d4>)
 8002e58:	4b7e      	ldr	r3, [pc, #504]	@ (8003054 <_printf_float+0x2d8>)
 8002e5a:	e7d4      	b.n	8002e06 <_printf_float+0x8a>
 8002e5c:	6863      	ldr	r3, [r4, #4]
 8002e5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002e62:	9206      	str	r2, [sp, #24]
 8002e64:	1c5a      	adds	r2, r3, #1
 8002e66:	d13b      	bne.n	8002ee0 <_printf_float+0x164>
 8002e68:	2306      	movs	r3, #6
 8002e6a:	6063      	str	r3, [r4, #4]
 8002e6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002e70:	2300      	movs	r3, #0
 8002e72:	6022      	str	r2, [r4, #0]
 8002e74:	9303      	str	r3, [sp, #12]
 8002e76:	ab0a      	add	r3, sp, #40	@ 0x28
 8002e78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002e7c:	ab09      	add	r3, sp, #36	@ 0x24
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	6861      	ldr	r1, [r4, #4]
 8002e82:	ec49 8b10 	vmov	d0, r8, r9
 8002e86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8002e8a:	4628      	mov	r0, r5
 8002e8c:	f7ff fed6 	bl	8002c3c <__cvt>
 8002e90:	9b06      	ldr	r3, [sp, #24]
 8002e92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002e94:	2b47      	cmp	r3, #71	@ 0x47
 8002e96:	4680      	mov	r8, r0
 8002e98:	d129      	bne.n	8002eee <_printf_float+0x172>
 8002e9a:	1cc8      	adds	r0, r1, #3
 8002e9c:	db02      	blt.n	8002ea4 <_printf_float+0x128>
 8002e9e:	6863      	ldr	r3, [r4, #4]
 8002ea0:	4299      	cmp	r1, r3
 8002ea2:	dd41      	ble.n	8002f28 <_printf_float+0x1ac>
 8002ea4:	f1aa 0a02 	sub.w	sl, sl, #2
 8002ea8:	fa5f fa8a 	uxtb.w	sl, sl
 8002eac:	3901      	subs	r1, #1
 8002eae:	4652      	mov	r2, sl
 8002eb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002eb4:	9109      	str	r1, [sp, #36]	@ 0x24
 8002eb6:	f7ff ff26 	bl	8002d06 <__exponent>
 8002eba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002ebc:	1813      	adds	r3, r2, r0
 8002ebe:	2a01      	cmp	r2, #1
 8002ec0:	4681      	mov	r9, r0
 8002ec2:	6123      	str	r3, [r4, #16]
 8002ec4:	dc02      	bgt.n	8002ecc <_printf_float+0x150>
 8002ec6:	6822      	ldr	r2, [r4, #0]
 8002ec8:	07d2      	lsls	r2, r2, #31
 8002eca:	d501      	bpl.n	8002ed0 <_printf_float+0x154>
 8002ecc:	3301      	adds	r3, #1
 8002ece:	6123      	str	r3, [r4, #16]
 8002ed0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0a2      	beq.n	8002e1e <_printf_float+0xa2>
 8002ed8:	232d      	movs	r3, #45	@ 0x2d
 8002eda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ede:	e79e      	b.n	8002e1e <_printf_float+0xa2>
 8002ee0:	9a06      	ldr	r2, [sp, #24]
 8002ee2:	2a47      	cmp	r2, #71	@ 0x47
 8002ee4:	d1c2      	bne.n	8002e6c <_printf_float+0xf0>
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1c0      	bne.n	8002e6c <_printf_float+0xf0>
 8002eea:	2301      	movs	r3, #1
 8002eec:	e7bd      	b.n	8002e6a <_printf_float+0xee>
 8002eee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002ef2:	d9db      	bls.n	8002eac <_printf_float+0x130>
 8002ef4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002ef8:	d118      	bne.n	8002f2c <_printf_float+0x1b0>
 8002efa:	2900      	cmp	r1, #0
 8002efc:	6863      	ldr	r3, [r4, #4]
 8002efe:	dd0b      	ble.n	8002f18 <_printf_float+0x19c>
 8002f00:	6121      	str	r1, [r4, #16]
 8002f02:	b913      	cbnz	r3, 8002f0a <_printf_float+0x18e>
 8002f04:	6822      	ldr	r2, [r4, #0]
 8002f06:	07d0      	lsls	r0, r2, #31
 8002f08:	d502      	bpl.n	8002f10 <_printf_float+0x194>
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	440b      	add	r3, r1
 8002f0e:	6123      	str	r3, [r4, #16]
 8002f10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002f12:	f04f 0900 	mov.w	r9, #0
 8002f16:	e7db      	b.n	8002ed0 <_printf_float+0x154>
 8002f18:	b913      	cbnz	r3, 8002f20 <_printf_float+0x1a4>
 8002f1a:	6822      	ldr	r2, [r4, #0]
 8002f1c:	07d2      	lsls	r2, r2, #31
 8002f1e:	d501      	bpl.n	8002f24 <_printf_float+0x1a8>
 8002f20:	3302      	adds	r3, #2
 8002f22:	e7f4      	b.n	8002f0e <_printf_float+0x192>
 8002f24:	2301      	movs	r3, #1
 8002f26:	e7f2      	b.n	8002f0e <_printf_float+0x192>
 8002f28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002f2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002f2e:	4299      	cmp	r1, r3
 8002f30:	db05      	blt.n	8002f3e <_printf_float+0x1c2>
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	6121      	str	r1, [r4, #16]
 8002f36:	07d8      	lsls	r0, r3, #31
 8002f38:	d5ea      	bpl.n	8002f10 <_printf_float+0x194>
 8002f3a:	1c4b      	adds	r3, r1, #1
 8002f3c:	e7e7      	b.n	8002f0e <_printf_float+0x192>
 8002f3e:	2900      	cmp	r1, #0
 8002f40:	bfd4      	ite	le
 8002f42:	f1c1 0202 	rsble	r2, r1, #2
 8002f46:	2201      	movgt	r2, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	e7e0      	b.n	8002f0e <_printf_float+0x192>
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	055a      	lsls	r2, r3, #21
 8002f50:	d407      	bmi.n	8002f62 <_printf_float+0x1e6>
 8002f52:	6923      	ldr	r3, [r4, #16]
 8002f54:	4642      	mov	r2, r8
 8002f56:	4631      	mov	r1, r6
 8002f58:	4628      	mov	r0, r5
 8002f5a:	47b8      	blx	r7
 8002f5c:	3001      	adds	r0, #1
 8002f5e:	d12b      	bne.n	8002fb8 <_printf_float+0x23c>
 8002f60:	e767      	b.n	8002e32 <_printf_float+0xb6>
 8002f62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f66:	f240 80dd 	bls.w	8003124 <_printf_float+0x3a8>
 8002f6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2300      	movs	r3, #0
 8002f72:	f7fd fdc9 	bl	8000b08 <__aeabi_dcmpeq>
 8002f76:	2800      	cmp	r0, #0
 8002f78:	d033      	beq.n	8002fe2 <_printf_float+0x266>
 8002f7a:	4a37      	ldr	r2, [pc, #220]	@ (8003058 <_printf_float+0x2dc>)
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	4631      	mov	r1, r6
 8002f80:	4628      	mov	r0, r5
 8002f82:	47b8      	blx	r7
 8002f84:	3001      	adds	r0, #1
 8002f86:	f43f af54 	beq.w	8002e32 <_printf_float+0xb6>
 8002f8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002f8e:	4543      	cmp	r3, r8
 8002f90:	db02      	blt.n	8002f98 <_printf_float+0x21c>
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	07d8      	lsls	r0, r3, #31
 8002f96:	d50f      	bpl.n	8002fb8 <_printf_float+0x23c>
 8002f98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002f9c:	4631      	mov	r1, r6
 8002f9e:	4628      	mov	r0, r5
 8002fa0:	47b8      	blx	r7
 8002fa2:	3001      	adds	r0, #1
 8002fa4:	f43f af45 	beq.w	8002e32 <_printf_float+0xb6>
 8002fa8:	f04f 0900 	mov.w	r9, #0
 8002fac:	f108 38ff 	add.w	r8, r8, #4294967295
 8002fb0:	f104 0a1a 	add.w	sl, r4, #26
 8002fb4:	45c8      	cmp	r8, r9
 8002fb6:	dc09      	bgt.n	8002fcc <_printf_float+0x250>
 8002fb8:	6823      	ldr	r3, [r4, #0]
 8002fba:	079b      	lsls	r3, r3, #30
 8002fbc:	f100 8103 	bmi.w	80031c6 <_printf_float+0x44a>
 8002fc0:	68e0      	ldr	r0, [r4, #12]
 8002fc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002fc4:	4298      	cmp	r0, r3
 8002fc6:	bfb8      	it	lt
 8002fc8:	4618      	movlt	r0, r3
 8002fca:	e734      	b.n	8002e36 <_printf_float+0xba>
 8002fcc:	2301      	movs	r3, #1
 8002fce:	4652      	mov	r2, sl
 8002fd0:	4631      	mov	r1, r6
 8002fd2:	4628      	mov	r0, r5
 8002fd4:	47b8      	blx	r7
 8002fd6:	3001      	adds	r0, #1
 8002fd8:	f43f af2b 	beq.w	8002e32 <_printf_float+0xb6>
 8002fdc:	f109 0901 	add.w	r9, r9, #1
 8002fe0:	e7e8      	b.n	8002fb4 <_printf_float+0x238>
 8002fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	dc39      	bgt.n	800305c <_printf_float+0x2e0>
 8002fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8003058 <_printf_float+0x2dc>)
 8002fea:	2301      	movs	r3, #1
 8002fec:	4631      	mov	r1, r6
 8002fee:	4628      	mov	r0, r5
 8002ff0:	47b8      	blx	r7
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	f43f af1d 	beq.w	8002e32 <_printf_float+0xb6>
 8002ff8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002ffc:	ea59 0303 	orrs.w	r3, r9, r3
 8003000:	d102      	bne.n	8003008 <_printf_float+0x28c>
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	07d9      	lsls	r1, r3, #31
 8003006:	d5d7      	bpl.n	8002fb8 <_printf_float+0x23c>
 8003008:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800300c:	4631      	mov	r1, r6
 800300e:	4628      	mov	r0, r5
 8003010:	47b8      	blx	r7
 8003012:	3001      	adds	r0, #1
 8003014:	f43f af0d 	beq.w	8002e32 <_printf_float+0xb6>
 8003018:	f04f 0a00 	mov.w	sl, #0
 800301c:	f104 0b1a 	add.w	fp, r4, #26
 8003020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003022:	425b      	negs	r3, r3
 8003024:	4553      	cmp	r3, sl
 8003026:	dc01      	bgt.n	800302c <_printf_float+0x2b0>
 8003028:	464b      	mov	r3, r9
 800302a:	e793      	b.n	8002f54 <_printf_float+0x1d8>
 800302c:	2301      	movs	r3, #1
 800302e:	465a      	mov	r2, fp
 8003030:	4631      	mov	r1, r6
 8003032:	4628      	mov	r0, r5
 8003034:	47b8      	blx	r7
 8003036:	3001      	adds	r0, #1
 8003038:	f43f aefb 	beq.w	8002e32 <_printf_float+0xb6>
 800303c:	f10a 0a01 	add.w	sl, sl, #1
 8003040:	e7ee      	b.n	8003020 <_printf_float+0x2a4>
 8003042:	bf00      	nop
 8003044:	7fefffff 	.word	0x7fefffff
 8003048:	080055dc 	.word	0x080055dc
 800304c:	080055d8 	.word	0x080055d8
 8003050:	080055e4 	.word	0x080055e4
 8003054:	080055e0 	.word	0x080055e0
 8003058:	080055e8 	.word	0x080055e8
 800305c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800305e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003062:	4553      	cmp	r3, sl
 8003064:	bfa8      	it	ge
 8003066:	4653      	movge	r3, sl
 8003068:	2b00      	cmp	r3, #0
 800306a:	4699      	mov	r9, r3
 800306c:	dc36      	bgt.n	80030dc <_printf_float+0x360>
 800306e:	f04f 0b00 	mov.w	fp, #0
 8003072:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003076:	f104 021a 	add.w	r2, r4, #26
 800307a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800307c:	9306      	str	r3, [sp, #24]
 800307e:	eba3 0309 	sub.w	r3, r3, r9
 8003082:	455b      	cmp	r3, fp
 8003084:	dc31      	bgt.n	80030ea <_printf_float+0x36e>
 8003086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003088:	459a      	cmp	sl, r3
 800308a:	dc3a      	bgt.n	8003102 <_printf_float+0x386>
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	07da      	lsls	r2, r3, #31
 8003090:	d437      	bmi.n	8003102 <_printf_float+0x386>
 8003092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003094:	ebaa 0903 	sub.w	r9, sl, r3
 8003098:	9b06      	ldr	r3, [sp, #24]
 800309a:	ebaa 0303 	sub.w	r3, sl, r3
 800309e:	4599      	cmp	r9, r3
 80030a0:	bfa8      	it	ge
 80030a2:	4699      	movge	r9, r3
 80030a4:	f1b9 0f00 	cmp.w	r9, #0
 80030a8:	dc33      	bgt.n	8003112 <_printf_float+0x396>
 80030aa:	f04f 0800 	mov.w	r8, #0
 80030ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030b2:	f104 0b1a 	add.w	fp, r4, #26
 80030b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030b8:	ebaa 0303 	sub.w	r3, sl, r3
 80030bc:	eba3 0309 	sub.w	r3, r3, r9
 80030c0:	4543      	cmp	r3, r8
 80030c2:	f77f af79 	ble.w	8002fb8 <_printf_float+0x23c>
 80030c6:	2301      	movs	r3, #1
 80030c8:	465a      	mov	r2, fp
 80030ca:	4631      	mov	r1, r6
 80030cc:	4628      	mov	r0, r5
 80030ce:	47b8      	blx	r7
 80030d0:	3001      	adds	r0, #1
 80030d2:	f43f aeae 	beq.w	8002e32 <_printf_float+0xb6>
 80030d6:	f108 0801 	add.w	r8, r8, #1
 80030da:	e7ec      	b.n	80030b6 <_printf_float+0x33a>
 80030dc:	4642      	mov	r2, r8
 80030de:	4631      	mov	r1, r6
 80030e0:	4628      	mov	r0, r5
 80030e2:	47b8      	blx	r7
 80030e4:	3001      	adds	r0, #1
 80030e6:	d1c2      	bne.n	800306e <_printf_float+0x2f2>
 80030e8:	e6a3      	b.n	8002e32 <_printf_float+0xb6>
 80030ea:	2301      	movs	r3, #1
 80030ec:	4631      	mov	r1, r6
 80030ee:	4628      	mov	r0, r5
 80030f0:	9206      	str	r2, [sp, #24]
 80030f2:	47b8      	blx	r7
 80030f4:	3001      	adds	r0, #1
 80030f6:	f43f ae9c 	beq.w	8002e32 <_printf_float+0xb6>
 80030fa:	9a06      	ldr	r2, [sp, #24]
 80030fc:	f10b 0b01 	add.w	fp, fp, #1
 8003100:	e7bb      	b.n	800307a <_printf_float+0x2fe>
 8003102:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003106:	4631      	mov	r1, r6
 8003108:	4628      	mov	r0, r5
 800310a:	47b8      	blx	r7
 800310c:	3001      	adds	r0, #1
 800310e:	d1c0      	bne.n	8003092 <_printf_float+0x316>
 8003110:	e68f      	b.n	8002e32 <_printf_float+0xb6>
 8003112:	9a06      	ldr	r2, [sp, #24]
 8003114:	464b      	mov	r3, r9
 8003116:	4442      	add	r2, r8
 8003118:	4631      	mov	r1, r6
 800311a:	4628      	mov	r0, r5
 800311c:	47b8      	blx	r7
 800311e:	3001      	adds	r0, #1
 8003120:	d1c3      	bne.n	80030aa <_printf_float+0x32e>
 8003122:	e686      	b.n	8002e32 <_printf_float+0xb6>
 8003124:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003128:	f1ba 0f01 	cmp.w	sl, #1
 800312c:	dc01      	bgt.n	8003132 <_printf_float+0x3b6>
 800312e:	07db      	lsls	r3, r3, #31
 8003130:	d536      	bpl.n	80031a0 <_printf_float+0x424>
 8003132:	2301      	movs	r3, #1
 8003134:	4642      	mov	r2, r8
 8003136:	4631      	mov	r1, r6
 8003138:	4628      	mov	r0, r5
 800313a:	47b8      	blx	r7
 800313c:	3001      	adds	r0, #1
 800313e:	f43f ae78 	beq.w	8002e32 <_printf_float+0xb6>
 8003142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003146:	4631      	mov	r1, r6
 8003148:	4628      	mov	r0, r5
 800314a:	47b8      	blx	r7
 800314c:	3001      	adds	r0, #1
 800314e:	f43f ae70 	beq.w	8002e32 <_printf_float+0xb6>
 8003152:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003156:	2200      	movs	r2, #0
 8003158:	2300      	movs	r3, #0
 800315a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800315e:	f7fd fcd3 	bl	8000b08 <__aeabi_dcmpeq>
 8003162:	b9c0      	cbnz	r0, 8003196 <_printf_float+0x41a>
 8003164:	4653      	mov	r3, sl
 8003166:	f108 0201 	add.w	r2, r8, #1
 800316a:	4631      	mov	r1, r6
 800316c:	4628      	mov	r0, r5
 800316e:	47b8      	blx	r7
 8003170:	3001      	adds	r0, #1
 8003172:	d10c      	bne.n	800318e <_printf_float+0x412>
 8003174:	e65d      	b.n	8002e32 <_printf_float+0xb6>
 8003176:	2301      	movs	r3, #1
 8003178:	465a      	mov	r2, fp
 800317a:	4631      	mov	r1, r6
 800317c:	4628      	mov	r0, r5
 800317e:	47b8      	blx	r7
 8003180:	3001      	adds	r0, #1
 8003182:	f43f ae56 	beq.w	8002e32 <_printf_float+0xb6>
 8003186:	f108 0801 	add.w	r8, r8, #1
 800318a:	45d0      	cmp	r8, sl
 800318c:	dbf3      	blt.n	8003176 <_printf_float+0x3fa>
 800318e:	464b      	mov	r3, r9
 8003190:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003194:	e6df      	b.n	8002f56 <_printf_float+0x1da>
 8003196:	f04f 0800 	mov.w	r8, #0
 800319a:	f104 0b1a 	add.w	fp, r4, #26
 800319e:	e7f4      	b.n	800318a <_printf_float+0x40e>
 80031a0:	2301      	movs	r3, #1
 80031a2:	4642      	mov	r2, r8
 80031a4:	e7e1      	b.n	800316a <_printf_float+0x3ee>
 80031a6:	2301      	movs	r3, #1
 80031a8:	464a      	mov	r2, r9
 80031aa:	4631      	mov	r1, r6
 80031ac:	4628      	mov	r0, r5
 80031ae:	47b8      	blx	r7
 80031b0:	3001      	adds	r0, #1
 80031b2:	f43f ae3e 	beq.w	8002e32 <_printf_float+0xb6>
 80031b6:	f108 0801 	add.w	r8, r8, #1
 80031ba:	68e3      	ldr	r3, [r4, #12]
 80031bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80031be:	1a5b      	subs	r3, r3, r1
 80031c0:	4543      	cmp	r3, r8
 80031c2:	dcf0      	bgt.n	80031a6 <_printf_float+0x42a>
 80031c4:	e6fc      	b.n	8002fc0 <_printf_float+0x244>
 80031c6:	f04f 0800 	mov.w	r8, #0
 80031ca:	f104 0919 	add.w	r9, r4, #25
 80031ce:	e7f4      	b.n	80031ba <_printf_float+0x43e>

080031d0 <_printf_common>:
 80031d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031d4:	4616      	mov	r6, r2
 80031d6:	4698      	mov	r8, r3
 80031d8:	688a      	ldr	r2, [r1, #8]
 80031da:	690b      	ldr	r3, [r1, #16]
 80031dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bfb8      	it	lt
 80031e4:	4613      	movlt	r3, r2
 80031e6:	6033      	str	r3, [r6, #0]
 80031e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80031ec:	4607      	mov	r7, r0
 80031ee:	460c      	mov	r4, r1
 80031f0:	b10a      	cbz	r2, 80031f6 <_printf_common+0x26>
 80031f2:	3301      	adds	r3, #1
 80031f4:	6033      	str	r3, [r6, #0]
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	0699      	lsls	r1, r3, #26
 80031fa:	bf42      	ittt	mi
 80031fc:	6833      	ldrmi	r3, [r6, #0]
 80031fe:	3302      	addmi	r3, #2
 8003200:	6033      	strmi	r3, [r6, #0]
 8003202:	6825      	ldr	r5, [r4, #0]
 8003204:	f015 0506 	ands.w	r5, r5, #6
 8003208:	d106      	bne.n	8003218 <_printf_common+0x48>
 800320a:	f104 0a19 	add.w	sl, r4, #25
 800320e:	68e3      	ldr	r3, [r4, #12]
 8003210:	6832      	ldr	r2, [r6, #0]
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	42ab      	cmp	r3, r5
 8003216:	dc26      	bgt.n	8003266 <_printf_common+0x96>
 8003218:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800321c:	6822      	ldr	r2, [r4, #0]
 800321e:	3b00      	subs	r3, #0
 8003220:	bf18      	it	ne
 8003222:	2301      	movne	r3, #1
 8003224:	0692      	lsls	r2, r2, #26
 8003226:	d42b      	bmi.n	8003280 <_printf_common+0xb0>
 8003228:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800322c:	4641      	mov	r1, r8
 800322e:	4638      	mov	r0, r7
 8003230:	47c8      	blx	r9
 8003232:	3001      	adds	r0, #1
 8003234:	d01e      	beq.n	8003274 <_printf_common+0xa4>
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	6922      	ldr	r2, [r4, #16]
 800323a:	f003 0306 	and.w	r3, r3, #6
 800323e:	2b04      	cmp	r3, #4
 8003240:	bf02      	ittt	eq
 8003242:	68e5      	ldreq	r5, [r4, #12]
 8003244:	6833      	ldreq	r3, [r6, #0]
 8003246:	1aed      	subeq	r5, r5, r3
 8003248:	68a3      	ldr	r3, [r4, #8]
 800324a:	bf0c      	ite	eq
 800324c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003250:	2500      	movne	r5, #0
 8003252:	4293      	cmp	r3, r2
 8003254:	bfc4      	itt	gt
 8003256:	1a9b      	subgt	r3, r3, r2
 8003258:	18ed      	addgt	r5, r5, r3
 800325a:	2600      	movs	r6, #0
 800325c:	341a      	adds	r4, #26
 800325e:	42b5      	cmp	r5, r6
 8003260:	d11a      	bne.n	8003298 <_printf_common+0xc8>
 8003262:	2000      	movs	r0, #0
 8003264:	e008      	b.n	8003278 <_printf_common+0xa8>
 8003266:	2301      	movs	r3, #1
 8003268:	4652      	mov	r2, sl
 800326a:	4641      	mov	r1, r8
 800326c:	4638      	mov	r0, r7
 800326e:	47c8      	blx	r9
 8003270:	3001      	adds	r0, #1
 8003272:	d103      	bne.n	800327c <_printf_common+0xac>
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800327c:	3501      	adds	r5, #1
 800327e:	e7c6      	b.n	800320e <_printf_common+0x3e>
 8003280:	18e1      	adds	r1, r4, r3
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	2030      	movs	r0, #48	@ 0x30
 8003286:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800328a:	4422      	add	r2, r4
 800328c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003290:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003294:	3302      	adds	r3, #2
 8003296:	e7c7      	b.n	8003228 <_printf_common+0x58>
 8003298:	2301      	movs	r3, #1
 800329a:	4622      	mov	r2, r4
 800329c:	4641      	mov	r1, r8
 800329e:	4638      	mov	r0, r7
 80032a0:	47c8      	blx	r9
 80032a2:	3001      	adds	r0, #1
 80032a4:	d0e6      	beq.n	8003274 <_printf_common+0xa4>
 80032a6:	3601      	adds	r6, #1
 80032a8:	e7d9      	b.n	800325e <_printf_common+0x8e>
	...

080032ac <_printf_i>:
 80032ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032b0:	7e0f      	ldrb	r7, [r1, #24]
 80032b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80032b4:	2f78      	cmp	r7, #120	@ 0x78
 80032b6:	4691      	mov	r9, r2
 80032b8:	4680      	mov	r8, r0
 80032ba:	460c      	mov	r4, r1
 80032bc:	469a      	mov	sl, r3
 80032be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80032c2:	d807      	bhi.n	80032d4 <_printf_i+0x28>
 80032c4:	2f62      	cmp	r7, #98	@ 0x62
 80032c6:	d80a      	bhi.n	80032de <_printf_i+0x32>
 80032c8:	2f00      	cmp	r7, #0
 80032ca:	f000 80d1 	beq.w	8003470 <_printf_i+0x1c4>
 80032ce:	2f58      	cmp	r7, #88	@ 0x58
 80032d0:	f000 80b8 	beq.w	8003444 <_printf_i+0x198>
 80032d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80032dc:	e03a      	b.n	8003354 <_printf_i+0xa8>
 80032de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80032e2:	2b15      	cmp	r3, #21
 80032e4:	d8f6      	bhi.n	80032d4 <_printf_i+0x28>
 80032e6:	a101      	add	r1, pc, #4	@ (adr r1, 80032ec <_printf_i+0x40>)
 80032e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032ec:	08003345 	.word	0x08003345
 80032f0:	08003359 	.word	0x08003359
 80032f4:	080032d5 	.word	0x080032d5
 80032f8:	080032d5 	.word	0x080032d5
 80032fc:	080032d5 	.word	0x080032d5
 8003300:	080032d5 	.word	0x080032d5
 8003304:	08003359 	.word	0x08003359
 8003308:	080032d5 	.word	0x080032d5
 800330c:	080032d5 	.word	0x080032d5
 8003310:	080032d5 	.word	0x080032d5
 8003314:	080032d5 	.word	0x080032d5
 8003318:	08003457 	.word	0x08003457
 800331c:	08003383 	.word	0x08003383
 8003320:	08003411 	.word	0x08003411
 8003324:	080032d5 	.word	0x080032d5
 8003328:	080032d5 	.word	0x080032d5
 800332c:	08003479 	.word	0x08003479
 8003330:	080032d5 	.word	0x080032d5
 8003334:	08003383 	.word	0x08003383
 8003338:	080032d5 	.word	0x080032d5
 800333c:	080032d5 	.word	0x080032d5
 8003340:	08003419 	.word	0x08003419
 8003344:	6833      	ldr	r3, [r6, #0]
 8003346:	1d1a      	adds	r2, r3, #4
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6032      	str	r2, [r6, #0]
 800334c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003350:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003354:	2301      	movs	r3, #1
 8003356:	e09c      	b.n	8003492 <_printf_i+0x1e6>
 8003358:	6833      	ldr	r3, [r6, #0]
 800335a:	6820      	ldr	r0, [r4, #0]
 800335c:	1d19      	adds	r1, r3, #4
 800335e:	6031      	str	r1, [r6, #0]
 8003360:	0606      	lsls	r6, r0, #24
 8003362:	d501      	bpl.n	8003368 <_printf_i+0xbc>
 8003364:	681d      	ldr	r5, [r3, #0]
 8003366:	e003      	b.n	8003370 <_printf_i+0xc4>
 8003368:	0645      	lsls	r5, r0, #25
 800336a:	d5fb      	bpl.n	8003364 <_printf_i+0xb8>
 800336c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003370:	2d00      	cmp	r5, #0
 8003372:	da03      	bge.n	800337c <_printf_i+0xd0>
 8003374:	232d      	movs	r3, #45	@ 0x2d
 8003376:	426d      	negs	r5, r5
 8003378:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800337c:	4858      	ldr	r0, [pc, #352]	@ (80034e0 <_printf_i+0x234>)
 800337e:	230a      	movs	r3, #10
 8003380:	e011      	b.n	80033a6 <_printf_i+0xfa>
 8003382:	6821      	ldr	r1, [r4, #0]
 8003384:	6833      	ldr	r3, [r6, #0]
 8003386:	0608      	lsls	r0, r1, #24
 8003388:	f853 5b04 	ldr.w	r5, [r3], #4
 800338c:	d402      	bmi.n	8003394 <_printf_i+0xe8>
 800338e:	0649      	lsls	r1, r1, #25
 8003390:	bf48      	it	mi
 8003392:	b2ad      	uxthmi	r5, r5
 8003394:	2f6f      	cmp	r7, #111	@ 0x6f
 8003396:	4852      	ldr	r0, [pc, #328]	@ (80034e0 <_printf_i+0x234>)
 8003398:	6033      	str	r3, [r6, #0]
 800339a:	bf14      	ite	ne
 800339c:	230a      	movne	r3, #10
 800339e:	2308      	moveq	r3, #8
 80033a0:	2100      	movs	r1, #0
 80033a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033a6:	6866      	ldr	r6, [r4, #4]
 80033a8:	60a6      	str	r6, [r4, #8]
 80033aa:	2e00      	cmp	r6, #0
 80033ac:	db05      	blt.n	80033ba <_printf_i+0x10e>
 80033ae:	6821      	ldr	r1, [r4, #0]
 80033b0:	432e      	orrs	r6, r5
 80033b2:	f021 0104 	bic.w	r1, r1, #4
 80033b6:	6021      	str	r1, [r4, #0]
 80033b8:	d04b      	beq.n	8003452 <_printf_i+0x1a6>
 80033ba:	4616      	mov	r6, r2
 80033bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80033c0:	fb03 5711 	mls	r7, r3, r1, r5
 80033c4:	5dc7      	ldrb	r7, [r0, r7]
 80033c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033ca:	462f      	mov	r7, r5
 80033cc:	42bb      	cmp	r3, r7
 80033ce:	460d      	mov	r5, r1
 80033d0:	d9f4      	bls.n	80033bc <_printf_i+0x110>
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d10b      	bne.n	80033ee <_printf_i+0x142>
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	07df      	lsls	r7, r3, #31
 80033da:	d508      	bpl.n	80033ee <_printf_i+0x142>
 80033dc:	6923      	ldr	r3, [r4, #16]
 80033de:	6861      	ldr	r1, [r4, #4]
 80033e0:	4299      	cmp	r1, r3
 80033e2:	bfde      	ittt	le
 80033e4:	2330      	movle	r3, #48	@ 0x30
 80033e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80033ee:	1b92      	subs	r2, r2, r6
 80033f0:	6122      	str	r2, [r4, #16]
 80033f2:	f8cd a000 	str.w	sl, [sp]
 80033f6:	464b      	mov	r3, r9
 80033f8:	aa03      	add	r2, sp, #12
 80033fa:	4621      	mov	r1, r4
 80033fc:	4640      	mov	r0, r8
 80033fe:	f7ff fee7 	bl	80031d0 <_printf_common>
 8003402:	3001      	adds	r0, #1
 8003404:	d14a      	bne.n	800349c <_printf_i+0x1f0>
 8003406:	f04f 30ff 	mov.w	r0, #4294967295
 800340a:	b004      	add	sp, #16
 800340c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	f043 0320 	orr.w	r3, r3, #32
 8003416:	6023      	str	r3, [r4, #0]
 8003418:	4832      	ldr	r0, [pc, #200]	@ (80034e4 <_printf_i+0x238>)
 800341a:	2778      	movs	r7, #120	@ 0x78
 800341c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003420:	6823      	ldr	r3, [r4, #0]
 8003422:	6831      	ldr	r1, [r6, #0]
 8003424:	061f      	lsls	r7, r3, #24
 8003426:	f851 5b04 	ldr.w	r5, [r1], #4
 800342a:	d402      	bmi.n	8003432 <_printf_i+0x186>
 800342c:	065f      	lsls	r7, r3, #25
 800342e:	bf48      	it	mi
 8003430:	b2ad      	uxthmi	r5, r5
 8003432:	6031      	str	r1, [r6, #0]
 8003434:	07d9      	lsls	r1, r3, #31
 8003436:	bf44      	itt	mi
 8003438:	f043 0320 	orrmi.w	r3, r3, #32
 800343c:	6023      	strmi	r3, [r4, #0]
 800343e:	b11d      	cbz	r5, 8003448 <_printf_i+0x19c>
 8003440:	2310      	movs	r3, #16
 8003442:	e7ad      	b.n	80033a0 <_printf_i+0xf4>
 8003444:	4826      	ldr	r0, [pc, #152]	@ (80034e0 <_printf_i+0x234>)
 8003446:	e7e9      	b.n	800341c <_printf_i+0x170>
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	f023 0320 	bic.w	r3, r3, #32
 800344e:	6023      	str	r3, [r4, #0]
 8003450:	e7f6      	b.n	8003440 <_printf_i+0x194>
 8003452:	4616      	mov	r6, r2
 8003454:	e7bd      	b.n	80033d2 <_printf_i+0x126>
 8003456:	6833      	ldr	r3, [r6, #0]
 8003458:	6825      	ldr	r5, [r4, #0]
 800345a:	6961      	ldr	r1, [r4, #20]
 800345c:	1d18      	adds	r0, r3, #4
 800345e:	6030      	str	r0, [r6, #0]
 8003460:	062e      	lsls	r6, r5, #24
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	d501      	bpl.n	800346a <_printf_i+0x1be>
 8003466:	6019      	str	r1, [r3, #0]
 8003468:	e002      	b.n	8003470 <_printf_i+0x1c4>
 800346a:	0668      	lsls	r0, r5, #25
 800346c:	d5fb      	bpl.n	8003466 <_printf_i+0x1ba>
 800346e:	8019      	strh	r1, [r3, #0]
 8003470:	2300      	movs	r3, #0
 8003472:	6123      	str	r3, [r4, #16]
 8003474:	4616      	mov	r6, r2
 8003476:	e7bc      	b.n	80033f2 <_printf_i+0x146>
 8003478:	6833      	ldr	r3, [r6, #0]
 800347a:	1d1a      	adds	r2, r3, #4
 800347c:	6032      	str	r2, [r6, #0]
 800347e:	681e      	ldr	r6, [r3, #0]
 8003480:	6862      	ldr	r2, [r4, #4]
 8003482:	2100      	movs	r1, #0
 8003484:	4630      	mov	r0, r6
 8003486:	f7fc fec3 	bl	8000210 <memchr>
 800348a:	b108      	cbz	r0, 8003490 <_printf_i+0x1e4>
 800348c:	1b80      	subs	r0, r0, r6
 800348e:	6060      	str	r0, [r4, #4]
 8003490:	6863      	ldr	r3, [r4, #4]
 8003492:	6123      	str	r3, [r4, #16]
 8003494:	2300      	movs	r3, #0
 8003496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800349a:	e7aa      	b.n	80033f2 <_printf_i+0x146>
 800349c:	6923      	ldr	r3, [r4, #16]
 800349e:	4632      	mov	r2, r6
 80034a0:	4649      	mov	r1, r9
 80034a2:	4640      	mov	r0, r8
 80034a4:	47d0      	blx	sl
 80034a6:	3001      	adds	r0, #1
 80034a8:	d0ad      	beq.n	8003406 <_printf_i+0x15a>
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	079b      	lsls	r3, r3, #30
 80034ae:	d413      	bmi.n	80034d8 <_printf_i+0x22c>
 80034b0:	68e0      	ldr	r0, [r4, #12]
 80034b2:	9b03      	ldr	r3, [sp, #12]
 80034b4:	4298      	cmp	r0, r3
 80034b6:	bfb8      	it	lt
 80034b8:	4618      	movlt	r0, r3
 80034ba:	e7a6      	b.n	800340a <_printf_i+0x15e>
 80034bc:	2301      	movs	r3, #1
 80034be:	4632      	mov	r2, r6
 80034c0:	4649      	mov	r1, r9
 80034c2:	4640      	mov	r0, r8
 80034c4:	47d0      	blx	sl
 80034c6:	3001      	adds	r0, #1
 80034c8:	d09d      	beq.n	8003406 <_printf_i+0x15a>
 80034ca:	3501      	adds	r5, #1
 80034cc:	68e3      	ldr	r3, [r4, #12]
 80034ce:	9903      	ldr	r1, [sp, #12]
 80034d0:	1a5b      	subs	r3, r3, r1
 80034d2:	42ab      	cmp	r3, r5
 80034d4:	dcf2      	bgt.n	80034bc <_printf_i+0x210>
 80034d6:	e7eb      	b.n	80034b0 <_printf_i+0x204>
 80034d8:	2500      	movs	r5, #0
 80034da:	f104 0619 	add.w	r6, r4, #25
 80034de:	e7f5      	b.n	80034cc <_printf_i+0x220>
 80034e0:	080055ea 	.word	0x080055ea
 80034e4:	080055fb 	.word	0x080055fb

080034e8 <std>:
 80034e8:	2300      	movs	r3, #0
 80034ea:	b510      	push	{r4, lr}
 80034ec:	4604      	mov	r4, r0
 80034ee:	e9c0 3300 	strd	r3, r3, [r0]
 80034f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80034f6:	6083      	str	r3, [r0, #8]
 80034f8:	8181      	strh	r1, [r0, #12]
 80034fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80034fc:	81c2      	strh	r2, [r0, #14]
 80034fe:	6183      	str	r3, [r0, #24]
 8003500:	4619      	mov	r1, r3
 8003502:	2208      	movs	r2, #8
 8003504:	305c      	adds	r0, #92	@ 0x5c
 8003506:	f000 f906 	bl	8003716 <memset>
 800350a:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <std+0x58>)
 800350c:	6263      	str	r3, [r4, #36]	@ 0x24
 800350e:	4b0d      	ldr	r3, [pc, #52]	@ (8003544 <std+0x5c>)
 8003510:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003512:	4b0d      	ldr	r3, [pc, #52]	@ (8003548 <std+0x60>)
 8003514:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003516:	4b0d      	ldr	r3, [pc, #52]	@ (800354c <std+0x64>)
 8003518:	6323      	str	r3, [r4, #48]	@ 0x30
 800351a:	4b0d      	ldr	r3, [pc, #52]	@ (8003550 <std+0x68>)
 800351c:	6224      	str	r4, [r4, #32]
 800351e:	429c      	cmp	r4, r3
 8003520:	d006      	beq.n	8003530 <std+0x48>
 8003522:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003526:	4294      	cmp	r4, r2
 8003528:	d002      	beq.n	8003530 <std+0x48>
 800352a:	33d0      	adds	r3, #208	@ 0xd0
 800352c:	429c      	cmp	r4, r3
 800352e:	d105      	bne.n	800353c <std+0x54>
 8003530:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003538:	f000 b96a 	b.w	8003810 <__retarget_lock_init_recursive>
 800353c:	bd10      	pop	{r4, pc}
 800353e:	bf00      	nop
 8003540:	08003691 	.word	0x08003691
 8003544:	080036b3 	.word	0x080036b3
 8003548:	080036eb 	.word	0x080036eb
 800354c:	0800370f 	.word	0x0800370f
 8003550:	200006d0 	.word	0x200006d0

08003554 <stdio_exit_handler>:
 8003554:	4a02      	ldr	r2, [pc, #8]	@ (8003560 <stdio_exit_handler+0xc>)
 8003556:	4903      	ldr	r1, [pc, #12]	@ (8003564 <stdio_exit_handler+0x10>)
 8003558:	4803      	ldr	r0, [pc, #12]	@ (8003568 <stdio_exit_handler+0x14>)
 800355a:	f000 b869 	b.w	8003630 <_fwalk_sglue>
 800355e:	bf00      	nop
 8003560:	2000000c 	.word	0x2000000c
 8003564:	08005169 	.word	0x08005169
 8003568:	2000001c 	.word	0x2000001c

0800356c <cleanup_stdio>:
 800356c:	6841      	ldr	r1, [r0, #4]
 800356e:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <cleanup_stdio+0x34>)
 8003570:	4299      	cmp	r1, r3
 8003572:	b510      	push	{r4, lr}
 8003574:	4604      	mov	r4, r0
 8003576:	d001      	beq.n	800357c <cleanup_stdio+0x10>
 8003578:	f001 fdf6 	bl	8005168 <_fflush_r>
 800357c:	68a1      	ldr	r1, [r4, #8]
 800357e:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <cleanup_stdio+0x38>)
 8003580:	4299      	cmp	r1, r3
 8003582:	d002      	beq.n	800358a <cleanup_stdio+0x1e>
 8003584:	4620      	mov	r0, r4
 8003586:	f001 fdef 	bl	8005168 <_fflush_r>
 800358a:	68e1      	ldr	r1, [r4, #12]
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <cleanup_stdio+0x3c>)
 800358e:	4299      	cmp	r1, r3
 8003590:	d004      	beq.n	800359c <cleanup_stdio+0x30>
 8003592:	4620      	mov	r0, r4
 8003594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003598:	f001 bde6 	b.w	8005168 <_fflush_r>
 800359c:	bd10      	pop	{r4, pc}
 800359e:	bf00      	nop
 80035a0:	200006d0 	.word	0x200006d0
 80035a4:	20000738 	.word	0x20000738
 80035a8:	200007a0 	.word	0x200007a0

080035ac <global_stdio_init.part.0>:
 80035ac:	b510      	push	{r4, lr}
 80035ae:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <global_stdio_init.part.0+0x30>)
 80035b0:	4c0b      	ldr	r4, [pc, #44]	@ (80035e0 <global_stdio_init.part.0+0x34>)
 80035b2:	4a0c      	ldr	r2, [pc, #48]	@ (80035e4 <global_stdio_init.part.0+0x38>)
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	4620      	mov	r0, r4
 80035b8:	2200      	movs	r2, #0
 80035ba:	2104      	movs	r1, #4
 80035bc:	f7ff ff94 	bl	80034e8 <std>
 80035c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80035c4:	2201      	movs	r2, #1
 80035c6:	2109      	movs	r1, #9
 80035c8:	f7ff ff8e 	bl	80034e8 <std>
 80035cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80035d0:	2202      	movs	r2, #2
 80035d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035d6:	2112      	movs	r1, #18
 80035d8:	f7ff bf86 	b.w	80034e8 <std>
 80035dc:	20000808 	.word	0x20000808
 80035e0:	200006d0 	.word	0x200006d0
 80035e4:	08003555 	.word	0x08003555

080035e8 <__sfp_lock_acquire>:
 80035e8:	4801      	ldr	r0, [pc, #4]	@ (80035f0 <__sfp_lock_acquire+0x8>)
 80035ea:	f000 b912 	b.w	8003812 <__retarget_lock_acquire_recursive>
 80035ee:	bf00      	nop
 80035f0:	20000811 	.word	0x20000811

080035f4 <__sfp_lock_release>:
 80035f4:	4801      	ldr	r0, [pc, #4]	@ (80035fc <__sfp_lock_release+0x8>)
 80035f6:	f000 b90d 	b.w	8003814 <__retarget_lock_release_recursive>
 80035fa:	bf00      	nop
 80035fc:	20000811 	.word	0x20000811

08003600 <__sinit>:
 8003600:	b510      	push	{r4, lr}
 8003602:	4604      	mov	r4, r0
 8003604:	f7ff fff0 	bl	80035e8 <__sfp_lock_acquire>
 8003608:	6a23      	ldr	r3, [r4, #32]
 800360a:	b11b      	cbz	r3, 8003614 <__sinit+0x14>
 800360c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003610:	f7ff bff0 	b.w	80035f4 <__sfp_lock_release>
 8003614:	4b04      	ldr	r3, [pc, #16]	@ (8003628 <__sinit+0x28>)
 8003616:	6223      	str	r3, [r4, #32]
 8003618:	4b04      	ldr	r3, [pc, #16]	@ (800362c <__sinit+0x2c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d1f5      	bne.n	800360c <__sinit+0xc>
 8003620:	f7ff ffc4 	bl	80035ac <global_stdio_init.part.0>
 8003624:	e7f2      	b.n	800360c <__sinit+0xc>
 8003626:	bf00      	nop
 8003628:	0800356d 	.word	0x0800356d
 800362c:	20000808 	.word	0x20000808

08003630 <_fwalk_sglue>:
 8003630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003634:	4607      	mov	r7, r0
 8003636:	4688      	mov	r8, r1
 8003638:	4614      	mov	r4, r2
 800363a:	2600      	movs	r6, #0
 800363c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003640:	f1b9 0901 	subs.w	r9, r9, #1
 8003644:	d505      	bpl.n	8003652 <_fwalk_sglue+0x22>
 8003646:	6824      	ldr	r4, [r4, #0]
 8003648:	2c00      	cmp	r4, #0
 800364a:	d1f7      	bne.n	800363c <_fwalk_sglue+0xc>
 800364c:	4630      	mov	r0, r6
 800364e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003652:	89ab      	ldrh	r3, [r5, #12]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d907      	bls.n	8003668 <_fwalk_sglue+0x38>
 8003658:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800365c:	3301      	adds	r3, #1
 800365e:	d003      	beq.n	8003668 <_fwalk_sglue+0x38>
 8003660:	4629      	mov	r1, r5
 8003662:	4638      	mov	r0, r7
 8003664:	47c0      	blx	r8
 8003666:	4306      	orrs	r6, r0
 8003668:	3568      	adds	r5, #104	@ 0x68
 800366a:	e7e9      	b.n	8003640 <_fwalk_sglue+0x10>

0800366c <iprintf>:
 800366c:	b40f      	push	{r0, r1, r2, r3}
 800366e:	b507      	push	{r0, r1, r2, lr}
 8003670:	4906      	ldr	r1, [pc, #24]	@ (800368c <iprintf+0x20>)
 8003672:	ab04      	add	r3, sp, #16
 8003674:	6808      	ldr	r0, [r1, #0]
 8003676:	f853 2b04 	ldr.w	r2, [r3], #4
 800367a:	6881      	ldr	r1, [r0, #8]
 800367c:	9301      	str	r3, [sp, #4]
 800367e:	f001 fbd7 	bl	8004e30 <_vfiprintf_r>
 8003682:	b003      	add	sp, #12
 8003684:	f85d eb04 	ldr.w	lr, [sp], #4
 8003688:	b004      	add	sp, #16
 800368a:	4770      	bx	lr
 800368c:	20000018 	.word	0x20000018

08003690 <__sread>:
 8003690:	b510      	push	{r4, lr}
 8003692:	460c      	mov	r4, r1
 8003694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003698:	f000 f86c 	bl	8003774 <_read_r>
 800369c:	2800      	cmp	r0, #0
 800369e:	bfab      	itete	ge
 80036a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80036a2:	89a3      	ldrhlt	r3, [r4, #12]
 80036a4:	181b      	addge	r3, r3, r0
 80036a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80036aa:	bfac      	ite	ge
 80036ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80036ae:	81a3      	strhlt	r3, [r4, #12]
 80036b0:	bd10      	pop	{r4, pc}

080036b2 <__swrite>:
 80036b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036b6:	461f      	mov	r7, r3
 80036b8:	898b      	ldrh	r3, [r1, #12]
 80036ba:	05db      	lsls	r3, r3, #23
 80036bc:	4605      	mov	r5, r0
 80036be:	460c      	mov	r4, r1
 80036c0:	4616      	mov	r6, r2
 80036c2:	d505      	bpl.n	80036d0 <__swrite+0x1e>
 80036c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036c8:	2302      	movs	r3, #2
 80036ca:	2200      	movs	r2, #0
 80036cc:	f000 f840 	bl	8003750 <_lseek_r>
 80036d0:	89a3      	ldrh	r3, [r4, #12]
 80036d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036da:	81a3      	strh	r3, [r4, #12]
 80036dc:	4632      	mov	r2, r6
 80036de:	463b      	mov	r3, r7
 80036e0:	4628      	mov	r0, r5
 80036e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036e6:	f000 b857 	b.w	8003798 <_write_r>

080036ea <__sseek>:
 80036ea:	b510      	push	{r4, lr}
 80036ec:	460c      	mov	r4, r1
 80036ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036f2:	f000 f82d 	bl	8003750 <_lseek_r>
 80036f6:	1c43      	adds	r3, r0, #1
 80036f8:	89a3      	ldrh	r3, [r4, #12]
 80036fa:	bf15      	itete	ne
 80036fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80036fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003702:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003706:	81a3      	strheq	r3, [r4, #12]
 8003708:	bf18      	it	ne
 800370a:	81a3      	strhne	r3, [r4, #12]
 800370c:	bd10      	pop	{r4, pc}

0800370e <__sclose>:
 800370e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003712:	f000 b80d 	b.w	8003730 <_close_r>

08003716 <memset>:
 8003716:	4402      	add	r2, r0
 8003718:	4603      	mov	r3, r0
 800371a:	4293      	cmp	r3, r2
 800371c:	d100      	bne.n	8003720 <memset+0xa>
 800371e:	4770      	bx	lr
 8003720:	f803 1b01 	strb.w	r1, [r3], #1
 8003724:	e7f9      	b.n	800371a <memset+0x4>
	...

08003728 <_localeconv_r>:
 8003728:	4800      	ldr	r0, [pc, #0]	@ (800372c <_localeconv_r+0x4>)
 800372a:	4770      	bx	lr
 800372c:	20000158 	.word	0x20000158

08003730 <_close_r>:
 8003730:	b538      	push	{r3, r4, r5, lr}
 8003732:	4d06      	ldr	r5, [pc, #24]	@ (800374c <_close_r+0x1c>)
 8003734:	2300      	movs	r3, #0
 8003736:	4604      	mov	r4, r0
 8003738:	4608      	mov	r0, r1
 800373a:	602b      	str	r3, [r5, #0]
 800373c:	f7fd fe2c 	bl	8001398 <_close>
 8003740:	1c43      	adds	r3, r0, #1
 8003742:	d102      	bne.n	800374a <_close_r+0x1a>
 8003744:	682b      	ldr	r3, [r5, #0]
 8003746:	b103      	cbz	r3, 800374a <_close_r+0x1a>
 8003748:	6023      	str	r3, [r4, #0]
 800374a:	bd38      	pop	{r3, r4, r5, pc}
 800374c:	2000080c 	.word	0x2000080c

08003750 <_lseek_r>:
 8003750:	b538      	push	{r3, r4, r5, lr}
 8003752:	4d07      	ldr	r5, [pc, #28]	@ (8003770 <_lseek_r+0x20>)
 8003754:	4604      	mov	r4, r0
 8003756:	4608      	mov	r0, r1
 8003758:	4611      	mov	r1, r2
 800375a:	2200      	movs	r2, #0
 800375c:	602a      	str	r2, [r5, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	f7fd fe41 	bl	80013e6 <_lseek>
 8003764:	1c43      	adds	r3, r0, #1
 8003766:	d102      	bne.n	800376e <_lseek_r+0x1e>
 8003768:	682b      	ldr	r3, [r5, #0]
 800376a:	b103      	cbz	r3, 800376e <_lseek_r+0x1e>
 800376c:	6023      	str	r3, [r4, #0]
 800376e:	bd38      	pop	{r3, r4, r5, pc}
 8003770:	2000080c 	.word	0x2000080c

08003774 <_read_r>:
 8003774:	b538      	push	{r3, r4, r5, lr}
 8003776:	4d07      	ldr	r5, [pc, #28]	@ (8003794 <_read_r+0x20>)
 8003778:	4604      	mov	r4, r0
 800377a:	4608      	mov	r0, r1
 800377c:	4611      	mov	r1, r2
 800377e:	2200      	movs	r2, #0
 8003780:	602a      	str	r2, [r5, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	f7fd fdcf 	bl	8001326 <_read>
 8003788:	1c43      	adds	r3, r0, #1
 800378a:	d102      	bne.n	8003792 <_read_r+0x1e>
 800378c:	682b      	ldr	r3, [r5, #0]
 800378e:	b103      	cbz	r3, 8003792 <_read_r+0x1e>
 8003790:	6023      	str	r3, [r4, #0]
 8003792:	bd38      	pop	{r3, r4, r5, pc}
 8003794:	2000080c 	.word	0x2000080c

08003798 <_write_r>:
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	4d07      	ldr	r5, [pc, #28]	@ (80037b8 <_write_r+0x20>)
 800379c:	4604      	mov	r4, r0
 800379e:	4608      	mov	r0, r1
 80037a0:	4611      	mov	r1, r2
 80037a2:	2200      	movs	r2, #0
 80037a4:	602a      	str	r2, [r5, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	f7fd fdda 	bl	8001360 <_write>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d102      	bne.n	80037b6 <_write_r+0x1e>
 80037b0:	682b      	ldr	r3, [r5, #0]
 80037b2:	b103      	cbz	r3, 80037b6 <_write_r+0x1e>
 80037b4:	6023      	str	r3, [r4, #0]
 80037b6:	bd38      	pop	{r3, r4, r5, pc}
 80037b8:	2000080c 	.word	0x2000080c

080037bc <__errno>:
 80037bc:	4b01      	ldr	r3, [pc, #4]	@ (80037c4 <__errno+0x8>)
 80037be:	6818      	ldr	r0, [r3, #0]
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	20000018 	.word	0x20000018

080037c8 <__libc_init_array>:
 80037c8:	b570      	push	{r4, r5, r6, lr}
 80037ca:	4d0d      	ldr	r5, [pc, #52]	@ (8003800 <__libc_init_array+0x38>)
 80037cc:	4c0d      	ldr	r4, [pc, #52]	@ (8003804 <__libc_init_array+0x3c>)
 80037ce:	1b64      	subs	r4, r4, r5
 80037d0:	10a4      	asrs	r4, r4, #2
 80037d2:	2600      	movs	r6, #0
 80037d4:	42a6      	cmp	r6, r4
 80037d6:	d109      	bne.n	80037ec <__libc_init_array+0x24>
 80037d8:	4d0b      	ldr	r5, [pc, #44]	@ (8003808 <__libc_init_array+0x40>)
 80037da:	4c0c      	ldr	r4, [pc, #48]	@ (800380c <__libc_init_array+0x44>)
 80037dc:	f001 fec4 	bl	8005568 <_init>
 80037e0:	1b64      	subs	r4, r4, r5
 80037e2:	10a4      	asrs	r4, r4, #2
 80037e4:	2600      	movs	r6, #0
 80037e6:	42a6      	cmp	r6, r4
 80037e8:	d105      	bne.n	80037f6 <__libc_init_array+0x2e>
 80037ea:	bd70      	pop	{r4, r5, r6, pc}
 80037ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80037f0:	4798      	blx	r3
 80037f2:	3601      	adds	r6, #1
 80037f4:	e7ee      	b.n	80037d4 <__libc_init_array+0xc>
 80037f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80037fa:	4798      	blx	r3
 80037fc:	3601      	adds	r6, #1
 80037fe:	e7f2      	b.n	80037e6 <__libc_init_array+0x1e>
 8003800:	08005954 	.word	0x08005954
 8003804:	08005954 	.word	0x08005954
 8003808:	08005954 	.word	0x08005954
 800380c:	08005958 	.word	0x08005958

08003810 <__retarget_lock_init_recursive>:
 8003810:	4770      	bx	lr

08003812 <__retarget_lock_acquire_recursive>:
 8003812:	4770      	bx	lr

08003814 <__retarget_lock_release_recursive>:
 8003814:	4770      	bx	lr

08003816 <memcpy>:
 8003816:	440a      	add	r2, r1
 8003818:	4291      	cmp	r1, r2
 800381a:	f100 33ff 	add.w	r3, r0, #4294967295
 800381e:	d100      	bne.n	8003822 <memcpy+0xc>
 8003820:	4770      	bx	lr
 8003822:	b510      	push	{r4, lr}
 8003824:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003828:	f803 4f01 	strb.w	r4, [r3, #1]!
 800382c:	4291      	cmp	r1, r2
 800382e:	d1f9      	bne.n	8003824 <memcpy+0xe>
 8003830:	bd10      	pop	{r4, pc}

08003832 <quorem>:
 8003832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003836:	6903      	ldr	r3, [r0, #16]
 8003838:	690c      	ldr	r4, [r1, #16]
 800383a:	42a3      	cmp	r3, r4
 800383c:	4607      	mov	r7, r0
 800383e:	db7e      	blt.n	800393e <quorem+0x10c>
 8003840:	3c01      	subs	r4, #1
 8003842:	f101 0814 	add.w	r8, r1, #20
 8003846:	00a3      	lsls	r3, r4, #2
 8003848:	f100 0514 	add.w	r5, r0, #20
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003852:	9301      	str	r3, [sp, #4]
 8003854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800385c:	3301      	adds	r3, #1
 800385e:	429a      	cmp	r2, r3
 8003860:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003864:	fbb2 f6f3 	udiv	r6, r2, r3
 8003868:	d32e      	bcc.n	80038c8 <quorem+0x96>
 800386a:	f04f 0a00 	mov.w	sl, #0
 800386e:	46c4      	mov	ip, r8
 8003870:	46ae      	mov	lr, r5
 8003872:	46d3      	mov	fp, sl
 8003874:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003878:	b298      	uxth	r0, r3
 800387a:	fb06 a000 	mla	r0, r6, r0, sl
 800387e:	0c02      	lsrs	r2, r0, #16
 8003880:	0c1b      	lsrs	r3, r3, #16
 8003882:	fb06 2303 	mla	r3, r6, r3, r2
 8003886:	f8de 2000 	ldr.w	r2, [lr]
 800388a:	b280      	uxth	r0, r0
 800388c:	b292      	uxth	r2, r2
 800388e:	1a12      	subs	r2, r2, r0
 8003890:	445a      	add	r2, fp
 8003892:	f8de 0000 	ldr.w	r0, [lr]
 8003896:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800389a:	b29b      	uxth	r3, r3
 800389c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80038a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80038a4:	b292      	uxth	r2, r2
 80038a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80038aa:	45e1      	cmp	r9, ip
 80038ac:	f84e 2b04 	str.w	r2, [lr], #4
 80038b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80038b4:	d2de      	bcs.n	8003874 <quorem+0x42>
 80038b6:	9b00      	ldr	r3, [sp, #0]
 80038b8:	58eb      	ldr	r3, [r5, r3]
 80038ba:	b92b      	cbnz	r3, 80038c8 <quorem+0x96>
 80038bc:	9b01      	ldr	r3, [sp, #4]
 80038be:	3b04      	subs	r3, #4
 80038c0:	429d      	cmp	r5, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	d32f      	bcc.n	8003926 <quorem+0xf4>
 80038c6:	613c      	str	r4, [r7, #16]
 80038c8:	4638      	mov	r0, r7
 80038ca:	f001 f97f 	bl	8004bcc <__mcmp>
 80038ce:	2800      	cmp	r0, #0
 80038d0:	db25      	blt.n	800391e <quorem+0xec>
 80038d2:	4629      	mov	r1, r5
 80038d4:	2000      	movs	r0, #0
 80038d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80038da:	f8d1 c000 	ldr.w	ip, [r1]
 80038de:	fa1f fe82 	uxth.w	lr, r2
 80038e2:	fa1f f38c 	uxth.w	r3, ip
 80038e6:	eba3 030e 	sub.w	r3, r3, lr
 80038ea:	4403      	add	r3, r0
 80038ec:	0c12      	lsrs	r2, r2, #16
 80038ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80038f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038fc:	45c1      	cmp	r9, r8
 80038fe:	f841 3b04 	str.w	r3, [r1], #4
 8003902:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003906:	d2e6      	bcs.n	80038d6 <quorem+0xa4>
 8003908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800390c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003910:	b922      	cbnz	r2, 800391c <quorem+0xea>
 8003912:	3b04      	subs	r3, #4
 8003914:	429d      	cmp	r5, r3
 8003916:	461a      	mov	r2, r3
 8003918:	d30b      	bcc.n	8003932 <quorem+0x100>
 800391a:	613c      	str	r4, [r7, #16]
 800391c:	3601      	adds	r6, #1
 800391e:	4630      	mov	r0, r6
 8003920:	b003      	add	sp, #12
 8003922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	3b04      	subs	r3, #4
 800392a:	2a00      	cmp	r2, #0
 800392c:	d1cb      	bne.n	80038c6 <quorem+0x94>
 800392e:	3c01      	subs	r4, #1
 8003930:	e7c6      	b.n	80038c0 <quorem+0x8e>
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	3b04      	subs	r3, #4
 8003936:	2a00      	cmp	r2, #0
 8003938:	d1ef      	bne.n	800391a <quorem+0xe8>
 800393a:	3c01      	subs	r4, #1
 800393c:	e7ea      	b.n	8003914 <quorem+0xe2>
 800393e:	2000      	movs	r0, #0
 8003940:	e7ee      	b.n	8003920 <quorem+0xee>
 8003942:	0000      	movs	r0, r0
 8003944:	0000      	movs	r0, r0
	...

08003948 <_dtoa_r>:
 8003948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800394c:	69c7      	ldr	r7, [r0, #28]
 800394e:	b097      	sub	sp, #92	@ 0x5c
 8003950:	ed8d 0b04 	vstr	d0, [sp, #16]
 8003954:	ec55 4b10 	vmov	r4, r5, d0
 8003958:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800395a:	9107      	str	r1, [sp, #28]
 800395c:	4681      	mov	r9, r0
 800395e:	920c      	str	r2, [sp, #48]	@ 0x30
 8003960:	9311      	str	r3, [sp, #68]	@ 0x44
 8003962:	b97f      	cbnz	r7, 8003984 <_dtoa_r+0x3c>
 8003964:	2010      	movs	r0, #16
 8003966:	f000 fe09 	bl	800457c <malloc>
 800396a:	4602      	mov	r2, r0
 800396c:	f8c9 001c 	str.w	r0, [r9, #28]
 8003970:	b920      	cbnz	r0, 800397c <_dtoa_r+0x34>
 8003972:	4ba9      	ldr	r3, [pc, #676]	@ (8003c18 <_dtoa_r+0x2d0>)
 8003974:	21ef      	movs	r1, #239	@ 0xef
 8003976:	48a9      	ldr	r0, [pc, #676]	@ (8003c1c <_dtoa_r+0x2d4>)
 8003978:	f001 fcc2 	bl	8005300 <__assert_func>
 800397c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003980:	6007      	str	r7, [r0, #0]
 8003982:	60c7      	str	r7, [r0, #12]
 8003984:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003988:	6819      	ldr	r1, [r3, #0]
 800398a:	b159      	cbz	r1, 80039a4 <_dtoa_r+0x5c>
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	604a      	str	r2, [r1, #4]
 8003990:	2301      	movs	r3, #1
 8003992:	4093      	lsls	r3, r2
 8003994:	608b      	str	r3, [r1, #8]
 8003996:	4648      	mov	r0, r9
 8003998:	f000 fee6 	bl	8004768 <_Bfree>
 800399c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	1e2b      	subs	r3, r5, #0
 80039a6:	bfb9      	ittee	lt
 80039a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80039ac:	9305      	strlt	r3, [sp, #20]
 80039ae:	2300      	movge	r3, #0
 80039b0:	6033      	strge	r3, [r6, #0]
 80039b2:	9f05      	ldr	r7, [sp, #20]
 80039b4:	4b9a      	ldr	r3, [pc, #616]	@ (8003c20 <_dtoa_r+0x2d8>)
 80039b6:	bfbc      	itt	lt
 80039b8:	2201      	movlt	r2, #1
 80039ba:	6032      	strlt	r2, [r6, #0]
 80039bc:	43bb      	bics	r3, r7
 80039be:	d112      	bne.n	80039e6 <_dtoa_r+0x9e>
 80039c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80039c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80039cc:	4323      	orrs	r3, r4
 80039ce:	f000 855a 	beq.w	8004486 <_dtoa_r+0xb3e>
 80039d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8003c34 <_dtoa_r+0x2ec>
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 855c 	beq.w	8004496 <_dtoa_r+0xb4e>
 80039de:	f10a 0303 	add.w	r3, sl, #3
 80039e2:	f000 bd56 	b.w	8004492 <_dtoa_r+0xb4a>
 80039e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80039ea:	2200      	movs	r2, #0
 80039ec:	ec51 0b17 	vmov	r0, r1, d7
 80039f0:	2300      	movs	r3, #0
 80039f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80039f6:	f7fd f887 	bl	8000b08 <__aeabi_dcmpeq>
 80039fa:	4680      	mov	r8, r0
 80039fc:	b158      	cbz	r0, 8003a16 <_dtoa_r+0xce>
 80039fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003a00:	2301      	movs	r3, #1
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a06:	b113      	cbz	r3, 8003a0e <_dtoa_r+0xc6>
 8003a08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003a0a:	4b86      	ldr	r3, [pc, #536]	@ (8003c24 <_dtoa_r+0x2dc>)
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003c38 <_dtoa_r+0x2f0>
 8003a12:	f000 bd40 	b.w	8004496 <_dtoa_r+0xb4e>
 8003a16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8003a1a:	aa14      	add	r2, sp, #80	@ 0x50
 8003a1c:	a915      	add	r1, sp, #84	@ 0x54
 8003a1e:	4648      	mov	r0, r9
 8003a20:	f001 f984 	bl	8004d2c <__d2b>
 8003a24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003a28:	9002      	str	r0, [sp, #8]
 8003a2a:	2e00      	cmp	r6, #0
 8003a2c:	d078      	beq.n	8003b20 <_dtoa_r+0x1d8>
 8003a2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003a30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8003a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003a40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003a44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003a48:	4619      	mov	r1, r3
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	4b76      	ldr	r3, [pc, #472]	@ (8003c28 <_dtoa_r+0x2e0>)
 8003a4e:	f7fc fc3b 	bl	80002c8 <__aeabi_dsub>
 8003a52:	a36b      	add	r3, pc, #428	@ (adr r3, 8003c00 <_dtoa_r+0x2b8>)
 8003a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a58:	f7fc fdee 	bl	8000638 <__aeabi_dmul>
 8003a5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8003c08 <_dtoa_r+0x2c0>)
 8003a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a62:	f7fc fc33 	bl	80002cc <__adddf3>
 8003a66:	4604      	mov	r4, r0
 8003a68:	4630      	mov	r0, r6
 8003a6a:	460d      	mov	r5, r1
 8003a6c:	f7fc fd7a 	bl	8000564 <__aeabi_i2d>
 8003a70:	a367      	add	r3, pc, #412	@ (adr r3, 8003c10 <_dtoa_r+0x2c8>)
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f7fc fddf 	bl	8000638 <__aeabi_dmul>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4620      	mov	r0, r4
 8003a80:	4629      	mov	r1, r5
 8003a82:	f7fc fc23 	bl	80002cc <__adddf3>
 8003a86:	4604      	mov	r4, r0
 8003a88:	460d      	mov	r5, r1
 8003a8a:	f7fd f885 	bl	8000b98 <__aeabi_d2iz>
 8003a8e:	2200      	movs	r2, #0
 8003a90:	4607      	mov	r7, r0
 8003a92:	2300      	movs	r3, #0
 8003a94:	4620      	mov	r0, r4
 8003a96:	4629      	mov	r1, r5
 8003a98:	f7fd f840 	bl	8000b1c <__aeabi_dcmplt>
 8003a9c:	b140      	cbz	r0, 8003ab0 <_dtoa_r+0x168>
 8003a9e:	4638      	mov	r0, r7
 8003aa0:	f7fc fd60 	bl	8000564 <__aeabi_i2d>
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	462b      	mov	r3, r5
 8003aa8:	f7fd f82e 	bl	8000b08 <__aeabi_dcmpeq>
 8003aac:	b900      	cbnz	r0, 8003ab0 <_dtoa_r+0x168>
 8003aae:	3f01      	subs	r7, #1
 8003ab0:	2f16      	cmp	r7, #22
 8003ab2:	d852      	bhi.n	8003b5a <_dtoa_r+0x212>
 8003ab4:	4b5d      	ldr	r3, [pc, #372]	@ (8003c2c <_dtoa_r+0x2e4>)
 8003ab6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003ac2:	f7fd f82b 	bl	8000b1c <__aeabi_dcmplt>
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d049      	beq.n	8003b5e <_dtoa_r+0x216>
 8003aca:	3f01      	subs	r7, #1
 8003acc:	2300      	movs	r3, #0
 8003ace:	9310      	str	r3, [sp, #64]	@ 0x40
 8003ad0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003ad2:	1b9b      	subs	r3, r3, r6
 8003ad4:	1e5a      	subs	r2, r3, #1
 8003ad6:	bf45      	ittet	mi
 8003ad8:	f1c3 0301 	rsbmi	r3, r3, #1
 8003adc:	9300      	strmi	r3, [sp, #0]
 8003ade:	2300      	movpl	r3, #0
 8003ae0:	2300      	movmi	r3, #0
 8003ae2:	9206      	str	r2, [sp, #24]
 8003ae4:	bf54      	ite	pl
 8003ae6:	9300      	strpl	r3, [sp, #0]
 8003ae8:	9306      	strmi	r3, [sp, #24]
 8003aea:	2f00      	cmp	r7, #0
 8003aec:	db39      	blt.n	8003b62 <_dtoa_r+0x21a>
 8003aee:	9b06      	ldr	r3, [sp, #24]
 8003af0:	970d      	str	r7, [sp, #52]	@ 0x34
 8003af2:	443b      	add	r3, r7
 8003af4:	9306      	str	r3, [sp, #24]
 8003af6:	2300      	movs	r3, #0
 8003af8:	9308      	str	r3, [sp, #32]
 8003afa:	9b07      	ldr	r3, [sp, #28]
 8003afc:	2b09      	cmp	r3, #9
 8003afe:	d863      	bhi.n	8003bc8 <_dtoa_r+0x280>
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	bfc4      	itt	gt
 8003b04:	3b04      	subgt	r3, #4
 8003b06:	9307      	strgt	r3, [sp, #28]
 8003b08:	9b07      	ldr	r3, [sp, #28]
 8003b0a:	f1a3 0302 	sub.w	r3, r3, #2
 8003b0e:	bfcc      	ite	gt
 8003b10:	2400      	movgt	r4, #0
 8003b12:	2401      	movle	r4, #1
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d863      	bhi.n	8003be0 <_dtoa_r+0x298>
 8003b18:	e8df f003 	tbb	[pc, r3]
 8003b1c:	2b375452 	.word	0x2b375452
 8003b20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003b24:	441e      	add	r6, r3
 8003b26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	bfc1      	itttt	gt
 8003b2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003b32:	409f      	lslgt	r7, r3
 8003b34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003b38:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003b3c:	bfd6      	itet	le
 8003b3e:	f1c3 0320 	rsble	r3, r3, #32
 8003b42:	ea47 0003 	orrgt.w	r0, r7, r3
 8003b46:	fa04 f003 	lslle.w	r0, r4, r3
 8003b4a:	f7fc fcfb 	bl	8000544 <__aeabi_ui2d>
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003b54:	3e01      	subs	r6, #1
 8003b56:	9212      	str	r2, [sp, #72]	@ 0x48
 8003b58:	e776      	b.n	8003a48 <_dtoa_r+0x100>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e7b7      	b.n	8003ace <_dtoa_r+0x186>
 8003b5e:	9010      	str	r0, [sp, #64]	@ 0x40
 8003b60:	e7b6      	b.n	8003ad0 <_dtoa_r+0x188>
 8003b62:	9b00      	ldr	r3, [sp, #0]
 8003b64:	1bdb      	subs	r3, r3, r7
 8003b66:	9300      	str	r3, [sp, #0]
 8003b68:	427b      	negs	r3, r7
 8003b6a:	9308      	str	r3, [sp, #32]
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8003b70:	e7c3      	b.n	8003afa <_dtoa_r+0x1b2>
 8003b72:	2301      	movs	r3, #1
 8003b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003b78:	eb07 0b03 	add.w	fp, r7, r3
 8003b7c:	f10b 0301 	add.w	r3, fp, #1
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	9303      	str	r3, [sp, #12]
 8003b84:	bfb8      	it	lt
 8003b86:	2301      	movlt	r3, #1
 8003b88:	e006      	b.n	8003b98 <_dtoa_r+0x250>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	dd28      	ble.n	8003be6 <_dtoa_r+0x29e>
 8003b94:	469b      	mov	fp, r3
 8003b96:	9303      	str	r3, [sp, #12]
 8003b98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	2204      	movs	r2, #4
 8003ba0:	f102 0514 	add.w	r5, r2, #20
 8003ba4:	429d      	cmp	r5, r3
 8003ba6:	d926      	bls.n	8003bf6 <_dtoa_r+0x2ae>
 8003ba8:	6041      	str	r1, [r0, #4]
 8003baa:	4648      	mov	r0, r9
 8003bac:	f000 fd9c 	bl	80046e8 <_Balloc>
 8003bb0:	4682      	mov	sl, r0
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d142      	bne.n	8003c3c <_dtoa_r+0x2f4>
 8003bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c30 <_dtoa_r+0x2e8>)
 8003bb8:	4602      	mov	r2, r0
 8003bba:	f240 11af 	movw	r1, #431	@ 0x1af
 8003bbe:	e6da      	b.n	8003976 <_dtoa_r+0x2e>
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	e7e3      	b.n	8003b8c <_dtoa_r+0x244>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e7d5      	b.n	8003b74 <_dtoa_r+0x22c>
 8003bc8:	2401      	movs	r4, #1
 8003bca:	2300      	movs	r3, #0
 8003bcc:	9307      	str	r3, [sp, #28]
 8003bce:	9409      	str	r4, [sp, #36]	@ 0x24
 8003bd0:	f04f 3bff 	mov.w	fp, #4294967295
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f8cd b00c 	str.w	fp, [sp, #12]
 8003bda:	2312      	movs	r3, #18
 8003bdc:	920c      	str	r2, [sp, #48]	@ 0x30
 8003bde:	e7db      	b.n	8003b98 <_dtoa_r+0x250>
 8003be0:	2301      	movs	r3, #1
 8003be2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003be4:	e7f4      	b.n	8003bd0 <_dtoa_r+0x288>
 8003be6:	f04f 0b01 	mov.w	fp, #1
 8003bea:	f8cd b00c 	str.w	fp, [sp, #12]
 8003bee:	465b      	mov	r3, fp
 8003bf0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8003bf4:	e7d0      	b.n	8003b98 <_dtoa_r+0x250>
 8003bf6:	3101      	adds	r1, #1
 8003bf8:	0052      	lsls	r2, r2, #1
 8003bfa:	e7d1      	b.n	8003ba0 <_dtoa_r+0x258>
 8003bfc:	f3af 8000 	nop.w
 8003c00:	636f4361 	.word	0x636f4361
 8003c04:	3fd287a7 	.word	0x3fd287a7
 8003c08:	8b60c8b3 	.word	0x8b60c8b3
 8003c0c:	3fc68a28 	.word	0x3fc68a28
 8003c10:	509f79fb 	.word	0x509f79fb
 8003c14:	3fd34413 	.word	0x3fd34413
 8003c18:	08005619 	.word	0x08005619
 8003c1c:	08005630 	.word	0x08005630
 8003c20:	7ff00000 	.word	0x7ff00000
 8003c24:	080055e9 	.word	0x080055e9
 8003c28:	3ff80000 	.word	0x3ff80000
 8003c2c:	08005780 	.word	0x08005780
 8003c30:	08005688 	.word	0x08005688
 8003c34:	08005615 	.word	0x08005615
 8003c38:	080055e8 	.word	0x080055e8
 8003c3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003c40:	6018      	str	r0, [r3, #0]
 8003c42:	9b03      	ldr	r3, [sp, #12]
 8003c44:	2b0e      	cmp	r3, #14
 8003c46:	f200 80a1 	bhi.w	8003d8c <_dtoa_r+0x444>
 8003c4a:	2c00      	cmp	r4, #0
 8003c4c:	f000 809e 	beq.w	8003d8c <_dtoa_r+0x444>
 8003c50:	2f00      	cmp	r7, #0
 8003c52:	dd33      	ble.n	8003cbc <_dtoa_r+0x374>
 8003c54:	4b9c      	ldr	r3, [pc, #624]	@ (8003ec8 <_dtoa_r+0x580>)
 8003c56:	f007 020f 	and.w	r2, r7, #15
 8003c5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c5e:	ed93 7b00 	vldr	d7, [r3]
 8003c62:	05f8      	lsls	r0, r7, #23
 8003c64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003c68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003c6c:	d516      	bpl.n	8003c9c <_dtoa_r+0x354>
 8003c6e:	4b97      	ldr	r3, [pc, #604]	@ (8003ecc <_dtoa_r+0x584>)
 8003c70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003c74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c78:	f7fc fe08 	bl	800088c <__aeabi_ddiv>
 8003c7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c80:	f004 040f 	and.w	r4, r4, #15
 8003c84:	2603      	movs	r6, #3
 8003c86:	4d91      	ldr	r5, [pc, #580]	@ (8003ecc <_dtoa_r+0x584>)
 8003c88:	b954      	cbnz	r4, 8003ca0 <_dtoa_r+0x358>
 8003c8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003c8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c92:	f7fc fdfb 	bl	800088c <__aeabi_ddiv>
 8003c96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c9a:	e028      	b.n	8003cee <_dtoa_r+0x3a6>
 8003c9c:	2602      	movs	r6, #2
 8003c9e:	e7f2      	b.n	8003c86 <_dtoa_r+0x33e>
 8003ca0:	07e1      	lsls	r1, r4, #31
 8003ca2:	d508      	bpl.n	8003cb6 <_dtoa_r+0x36e>
 8003ca4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003ca8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003cac:	f7fc fcc4 	bl	8000638 <__aeabi_dmul>
 8003cb0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003cb4:	3601      	adds	r6, #1
 8003cb6:	1064      	asrs	r4, r4, #1
 8003cb8:	3508      	adds	r5, #8
 8003cba:	e7e5      	b.n	8003c88 <_dtoa_r+0x340>
 8003cbc:	f000 80af 	beq.w	8003e1e <_dtoa_r+0x4d6>
 8003cc0:	427c      	negs	r4, r7
 8003cc2:	4b81      	ldr	r3, [pc, #516]	@ (8003ec8 <_dtoa_r+0x580>)
 8003cc4:	4d81      	ldr	r5, [pc, #516]	@ (8003ecc <_dtoa_r+0x584>)
 8003cc6:	f004 020f 	and.w	r2, r4, #15
 8003cca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003cd6:	f7fc fcaf 	bl	8000638 <__aeabi_dmul>
 8003cda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cde:	1124      	asrs	r4, r4, #4
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2602      	movs	r6, #2
 8003ce4:	2c00      	cmp	r4, #0
 8003ce6:	f040 808f 	bne.w	8003e08 <_dtoa_r+0x4c0>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1d3      	bne.n	8003c96 <_dtoa_r+0x34e>
 8003cee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003cf0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 8094 	beq.w	8003e22 <_dtoa_r+0x4da>
 8003cfa:	4b75      	ldr	r3, [pc, #468]	@ (8003ed0 <_dtoa_r+0x588>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	4620      	mov	r0, r4
 8003d00:	4629      	mov	r1, r5
 8003d02:	f7fc ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8003d06:	2800      	cmp	r0, #0
 8003d08:	f000 808b 	beq.w	8003e22 <_dtoa_r+0x4da>
 8003d0c:	9b03      	ldr	r3, [sp, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 8087 	beq.w	8003e22 <_dtoa_r+0x4da>
 8003d14:	f1bb 0f00 	cmp.w	fp, #0
 8003d18:	dd34      	ble.n	8003d84 <_dtoa_r+0x43c>
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ed4 <_dtoa_r+0x58c>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4629      	mov	r1, r5
 8003d22:	f7fc fc89 	bl	8000638 <__aeabi_dmul>
 8003d26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8003d2e:	3601      	adds	r6, #1
 8003d30:	465c      	mov	r4, fp
 8003d32:	4630      	mov	r0, r6
 8003d34:	f7fc fc16 	bl	8000564 <__aeabi_i2d>
 8003d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d3c:	f7fc fc7c 	bl	8000638 <__aeabi_dmul>
 8003d40:	4b65      	ldr	r3, [pc, #404]	@ (8003ed8 <_dtoa_r+0x590>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	f7fc fac2 	bl	80002cc <__adddf3>
 8003d48:	4605      	mov	r5, r0
 8003d4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003d4e:	2c00      	cmp	r4, #0
 8003d50:	d16a      	bne.n	8003e28 <_dtoa_r+0x4e0>
 8003d52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d56:	4b61      	ldr	r3, [pc, #388]	@ (8003edc <_dtoa_r+0x594>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f7fc fab5 	bl	80002c8 <__aeabi_dsub>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	460b      	mov	r3, r1
 8003d62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d66:	462a      	mov	r2, r5
 8003d68:	4633      	mov	r3, r6
 8003d6a:	f7fc fef5 	bl	8000b58 <__aeabi_dcmpgt>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	f040 8298 	bne.w	80042a4 <_dtoa_r+0x95c>
 8003d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d78:	462a      	mov	r2, r5
 8003d7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003d7e:	f7fc fecd 	bl	8000b1c <__aeabi_dcmplt>
 8003d82:	bb38      	cbnz	r0, 8003dd4 <_dtoa_r+0x48c>
 8003d84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8003d88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003d8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f2c0 8157 	blt.w	8004042 <_dtoa_r+0x6fa>
 8003d94:	2f0e      	cmp	r7, #14
 8003d96:	f300 8154 	bgt.w	8004042 <_dtoa_r+0x6fa>
 8003d9a:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec8 <_dtoa_r+0x580>)
 8003d9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003da0:	ed93 7b00 	vldr	d7, [r3]
 8003da4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	ed8d 7b00 	vstr	d7, [sp]
 8003dac:	f280 80e5 	bge.w	8003f7a <_dtoa_r+0x632>
 8003db0:	9b03      	ldr	r3, [sp, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f300 80e1 	bgt.w	8003f7a <_dtoa_r+0x632>
 8003db8:	d10c      	bne.n	8003dd4 <_dtoa_r+0x48c>
 8003dba:	4b48      	ldr	r3, [pc, #288]	@ (8003edc <_dtoa_r+0x594>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	ec51 0b17 	vmov	r0, r1, d7
 8003dc2:	f7fc fc39 	bl	8000638 <__aeabi_dmul>
 8003dc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dca:	f7fc febb 	bl	8000b44 <__aeabi_dcmpge>
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	f000 8266 	beq.w	80042a0 <_dtoa_r+0x958>
 8003dd4:	2400      	movs	r4, #0
 8003dd6:	4625      	mov	r5, r4
 8003dd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003dda:	4656      	mov	r6, sl
 8003ddc:	ea6f 0803 	mvn.w	r8, r3
 8003de0:	2700      	movs	r7, #0
 8003de2:	4621      	mov	r1, r4
 8003de4:	4648      	mov	r0, r9
 8003de6:	f000 fcbf 	bl	8004768 <_Bfree>
 8003dea:	2d00      	cmp	r5, #0
 8003dec:	f000 80bd 	beq.w	8003f6a <_dtoa_r+0x622>
 8003df0:	b12f      	cbz	r7, 8003dfe <_dtoa_r+0x4b6>
 8003df2:	42af      	cmp	r7, r5
 8003df4:	d003      	beq.n	8003dfe <_dtoa_r+0x4b6>
 8003df6:	4639      	mov	r1, r7
 8003df8:	4648      	mov	r0, r9
 8003dfa:	f000 fcb5 	bl	8004768 <_Bfree>
 8003dfe:	4629      	mov	r1, r5
 8003e00:	4648      	mov	r0, r9
 8003e02:	f000 fcb1 	bl	8004768 <_Bfree>
 8003e06:	e0b0      	b.n	8003f6a <_dtoa_r+0x622>
 8003e08:	07e2      	lsls	r2, r4, #31
 8003e0a:	d505      	bpl.n	8003e18 <_dtoa_r+0x4d0>
 8003e0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003e10:	f7fc fc12 	bl	8000638 <__aeabi_dmul>
 8003e14:	3601      	adds	r6, #1
 8003e16:	2301      	movs	r3, #1
 8003e18:	1064      	asrs	r4, r4, #1
 8003e1a:	3508      	adds	r5, #8
 8003e1c:	e762      	b.n	8003ce4 <_dtoa_r+0x39c>
 8003e1e:	2602      	movs	r6, #2
 8003e20:	e765      	b.n	8003cee <_dtoa_r+0x3a6>
 8003e22:	9c03      	ldr	r4, [sp, #12]
 8003e24:	46b8      	mov	r8, r7
 8003e26:	e784      	b.n	8003d32 <_dtoa_r+0x3ea>
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <_dtoa_r+0x580>)
 8003e2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003e30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003e34:	4454      	add	r4, sl
 8003e36:	2900      	cmp	r1, #0
 8003e38:	d054      	beq.n	8003ee4 <_dtoa_r+0x59c>
 8003e3a:	4929      	ldr	r1, [pc, #164]	@ (8003ee0 <_dtoa_r+0x598>)
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	f7fc fd25 	bl	800088c <__aeabi_ddiv>
 8003e42:	4633      	mov	r3, r6
 8003e44:	462a      	mov	r2, r5
 8003e46:	f7fc fa3f 	bl	80002c8 <__aeabi_dsub>
 8003e4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003e4e:	4656      	mov	r6, sl
 8003e50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e54:	f7fc fea0 	bl	8000b98 <__aeabi_d2iz>
 8003e58:	4605      	mov	r5, r0
 8003e5a:	f7fc fb83 	bl	8000564 <__aeabi_i2d>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e66:	f7fc fa2f 	bl	80002c8 <__aeabi_dsub>
 8003e6a:	3530      	adds	r5, #48	@ 0x30
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003e74:	f806 5b01 	strb.w	r5, [r6], #1
 8003e78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003e7c:	f7fc fe4e 	bl	8000b1c <__aeabi_dcmplt>
 8003e80:	2800      	cmp	r0, #0
 8003e82:	d172      	bne.n	8003f6a <_dtoa_r+0x622>
 8003e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e88:	4911      	ldr	r1, [pc, #68]	@ (8003ed0 <_dtoa_r+0x588>)
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	f7fc fa1c 	bl	80002c8 <__aeabi_dsub>
 8003e90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003e94:	f7fc fe42 	bl	8000b1c <__aeabi_dcmplt>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	f040 80b4 	bne.w	8004006 <_dtoa_r+0x6be>
 8003e9e:	42a6      	cmp	r6, r4
 8003ea0:	f43f af70 	beq.w	8003d84 <_dtoa_r+0x43c>
 8003ea4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed4 <_dtoa_r+0x58c>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f7fc fbc4 	bl	8000638 <__aeabi_dmul>
 8003eb0:	4b08      	ldr	r3, [pc, #32]	@ (8003ed4 <_dtoa_r+0x58c>)
 8003eb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ebc:	f7fc fbbc 	bl	8000638 <__aeabi_dmul>
 8003ec0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003ec4:	e7c4      	b.n	8003e50 <_dtoa_r+0x508>
 8003ec6:	bf00      	nop
 8003ec8:	08005780 	.word	0x08005780
 8003ecc:	08005758 	.word	0x08005758
 8003ed0:	3ff00000 	.word	0x3ff00000
 8003ed4:	40240000 	.word	0x40240000
 8003ed8:	401c0000 	.word	0x401c0000
 8003edc:	40140000 	.word	0x40140000
 8003ee0:	3fe00000 	.word	0x3fe00000
 8003ee4:	4631      	mov	r1, r6
 8003ee6:	4628      	mov	r0, r5
 8003ee8:	f7fc fba6 	bl	8000638 <__aeabi_dmul>
 8003eec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003ef0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003ef2:	4656      	mov	r6, sl
 8003ef4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ef8:	f7fc fe4e 	bl	8000b98 <__aeabi_d2iz>
 8003efc:	4605      	mov	r5, r0
 8003efe:	f7fc fb31 	bl	8000564 <__aeabi_i2d>
 8003f02:	4602      	mov	r2, r0
 8003f04:	460b      	mov	r3, r1
 8003f06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f0a:	f7fc f9dd 	bl	80002c8 <__aeabi_dsub>
 8003f0e:	3530      	adds	r5, #48	@ 0x30
 8003f10:	f806 5b01 	strb.w	r5, [r6], #1
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	42a6      	cmp	r6, r4
 8003f1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	d124      	bne.n	8003f6e <_dtoa_r+0x626>
 8003f24:	4baf      	ldr	r3, [pc, #700]	@ (80041e4 <_dtoa_r+0x89c>)
 8003f26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003f2a:	f7fc f9cf 	bl	80002cc <__adddf3>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f36:	f7fc fe0f 	bl	8000b58 <__aeabi_dcmpgt>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d163      	bne.n	8004006 <_dtoa_r+0x6be>
 8003f3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003f42:	49a8      	ldr	r1, [pc, #672]	@ (80041e4 <_dtoa_r+0x89c>)
 8003f44:	2000      	movs	r0, #0
 8003f46:	f7fc f9bf 	bl	80002c8 <__aeabi_dsub>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f52:	f7fc fde3 	bl	8000b1c <__aeabi_dcmplt>
 8003f56:	2800      	cmp	r0, #0
 8003f58:	f43f af14 	beq.w	8003d84 <_dtoa_r+0x43c>
 8003f5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003f5e:	1e73      	subs	r3, r6, #1
 8003f60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003f62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003f66:	2b30      	cmp	r3, #48	@ 0x30
 8003f68:	d0f8      	beq.n	8003f5c <_dtoa_r+0x614>
 8003f6a:	4647      	mov	r7, r8
 8003f6c:	e03b      	b.n	8003fe6 <_dtoa_r+0x69e>
 8003f6e:	4b9e      	ldr	r3, [pc, #632]	@ (80041e8 <_dtoa_r+0x8a0>)
 8003f70:	f7fc fb62 	bl	8000638 <__aeabi_dmul>
 8003f74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f78:	e7bc      	b.n	8003ef4 <_dtoa_r+0x5ac>
 8003f7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003f7e:	4656      	mov	r6, sl
 8003f80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f84:	4620      	mov	r0, r4
 8003f86:	4629      	mov	r1, r5
 8003f88:	f7fc fc80 	bl	800088c <__aeabi_ddiv>
 8003f8c:	f7fc fe04 	bl	8000b98 <__aeabi_d2iz>
 8003f90:	4680      	mov	r8, r0
 8003f92:	f7fc fae7 	bl	8000564 <__aeabi_i2d>
 8003f96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f9a:	f7fc fb4d 	bl	8000638 <__aeabi_dmul>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003faa:	f7fc f98d 	bl	80002c8 <__aeabi_dsub>
 8003fae:	f806 4b01 	strb.w	r4, [r6], #1
 8003fb2:	9d03      	ldr	r5, [sp, #12]
 8003fb4:	eba6 040a 	sub.w	r4, r6, sl
 8003fb8:	42a5      	cmp	r5, r4
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	d133      	bne.n	8004028 <_dtoa_r+0x6e0>
 8003fc0:	f7fc f984 	bl	80002cc <__adddf3>
 8003fc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003fc8:	4604      	mov	r4, r0
 8003fca:	460d      	mov	r5, r1
 8003fcc:	f7fc fdc4 	bl	8000b58 <__aeabi_dcmpgt>
 8003fd0:	b9c0      	cbnz	r0, 8004004 <_dtoa_r+0x6bc>
 8003fd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003fd6:	4620      	mov	r0, r4
 8003fd8:	4629      	mov	r1, r5
 8003fda:	f7fc fd95 	bl	8000b08 <__aeabi_dcmpeq>
 8003fde:	b110      	cbz	r0, 8003fe6 <_dtoa_r+0x69e>
 8003fe0:	f018 0f01 	tst.w	r8, #1
 8003fe4:	d10e      	bne.n	8004004 <_dtoa_r+0x6bc>
 8003fe6:	9902      	ldr	r1, [sp, #8]
 8003fe8:	4648      	mov	r0, r9
 8003fea:	f000 fbbd 	bl	8004768 <_Bfree>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	7033      	strb	r3, [r6, #0]
 8003ff2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003ff4:	3701      	adds	r7, #1
 8003ff6:	601f      	str	r7, [r3, #0]
 8003ff8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 824b 	beq.w	8004496 <_dtoa_r+0xb4e>
 8004000:	601e      	str	r6, [r3, #0]
 8004002:	e248      	b.n	8004496 <_dtoa_r+0xb4e>
 8004004:	46b8      	mov	r8, r7
 8004006:	4633      	mov	r3, r6
 8004008:	461e      	mov	r6, r3
 800400a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800400e:	2a39      	cmp	r2, #57	@ 0x39
 8004010:	d106      	bne.n	8004020 <_dtoa_r+0x6d8>
 8004012:	459a      	cmp	sl, r3
 8004014:	d1f8      	bne.n	8004008 <_dtoa_r+0x6c0>
 8004016:	2230      	movs	r2, #48	@ 0x30
 8004018:	f108 0801 	add.w	r8, r8, #1
 800401c:	f88a 2000 	strb.w	r2, [sl]
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	3201      	adds	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	e7a0      	b.n	8003f6a <_dtoa_r+0x622>
 8004028:	4b6f      	ldr	r3, [pc, #444]	@ (80041e8 <_dtoa_r+0x8a0>)
 800402a:	2200      	movs	r2, #0
 800402c:	f7fc fb04 	bl	8000638 <__aeabi_dmul>
 8004030:	2200      	movs	r2, #0
 8004032:	2300      	movs	r3, #0
 8004034:	4604      	mov	r4, r0
 8004036:	460d      	mov	r5, r1
 8004038:	f7fc fd66 	bl	8000b08 <__aeabi_dcmpeq>
 800403c:	2800      	cmp	r0, #0
 800403e:	d09f      	beq.n	8003f80 <_dtoa_r+0x638>
 8004040:	e7d1      	b.n	8003fe6 <_dtoa_r+0x69e>
 8004042:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004044:	2a00      	cmp	r2, #0
 8004046:	f000 80ea 	beq.w	800421e <_dtoa_r+0x8d6>
 800404a:	9a07      	ldr	r2, [sp, #28]
 800404c:	2a01      	cmp	r2, #1
 800404e:	f300 80cd 	bgt.w	80041ec <_dtoa_r+0x8a4>
 8004052:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004054:	2a00      	cmp	r2, #0
 8004056:	f000 80c1 	beq.w	80041dc <_dtoa_r+0x894>
 800405a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800405e:	9c08      	ldr	r4, [sp, #32]
 8004060:	9e00      	ldr	r6, [sp, #0]
 8004062:	9a00      	ldr	r2, [sp, #0]
 8004064:	441a      	add	r2, r3
 8004066:	9200      	str	r2, [sp, #0]
 8004068:	9a06      	ldr	r2, [sp, #24]
 800406a:	2101      	movs	r1, #1
 800406c:	441a      	add	r2, r3
 800406e:	4648      	mov	r0, r9
 8004070:	9206      	str	r2, [sp, #24]
 8004072:	f000 fc2d 	bl	80048d0 <__i2b>
 8004076:	4605      	mov	r5, r0
 8004078:	b166      	cbz	r6, 8004094 <_dtoa_r+0x74c>
 800407a:	9b06      	ldr	r3, [sp, #24]
 800407c:	2b00      	cmp	r3, #0
 800407e:	dd09      	ble.n	8004094 <_dtoa_r+0x74c>
 8004080:	42b3      	cmp	r3, r6
 8004082:	9a00      	ldr	r2, [sp, #0]
 8004084:	bfa8      	it	ge
 8004086:	4633      	movge	r3, r6
 8004088:	1ad2      	subs	r2, r2, r3
 800408a:	9200      	str	r2, [sp, #0]
 800408c:	9a06      	ldr	r2, [sp, #24]
 800408e:	1af6      	subs	r6, r6, r3
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	9306      	str	r3, [sp, #24]
 8004094:	9b08      	ldr	r3, [sp, #32]
 8004096:	b30b      	cbz	r3, 80040dc <_dtoa_r+0x794>
 8004098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 80c6 	beq.w	800422c <_dtoa_r+0x8e4>
 80040a0:	2c00      	cmp	r4, #0
 80040a2:	f000 80c0 	beq.w	8004226 <_dtoa_r+0x8de>
 80040a6:	4629      	mov	r1, r5
 80040a8:	4622      	mov	r2, r4
 80040aa:	4648      	mov	r0, r9
 80040ac:	f000 fcc8 	bl	8004a40 <__pow5mult>
 80040b0:	9a02      	ldr	r2, [sp, #8]
 80040b2:	4601      	mov	r1, r0
 80040b4:	4605      	mov	r5, r0
 80040b6:	4648      	mov	r0, r9
 80040b8:	f000 fc20 	bl	80048fc <__multiply>
 80040bc:	9902      	ldr	r1, [sp, #8]
 80040be:	4680      	mov	r8, r0
 80040c0:	4648      	mov	r0, r9
 80040c2:	f000 fb51 	bl	8004768 <_Bfree>
 80040c6:	9b08      	ldr	r3, [sp, #32]
 80040c8:	1b1b      	subs	r3, r3, r4
 80040ca:	9308      	str	r3, [sp, #32]
 80040cc:	f000 80b1 	beq.w	8004232 <_dtoa_r+0x8ea>
 80040d0:	9a08      	ldr	r2, [sp, #32]
 80040d2:	4641      	mov	r1, r8
 80040d4:	4648      	mov	r0, r9
 80040d6:	f000 fcb3 	bl	8004a40 <__pow5mult>
 80040da:	9002      	str	r0, [sp, #8]
 80040dc:	2101      	movs	r1, #1
 80040de:	4648      	mov	r0, r9
 80040e0:	f000 fbf6 	bl	80048d0 <__i2b>
 80040e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040e6:	4604      	mov	r4, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 81d8 	beq.w	800449e <_dtoa_r+0xb56>
 80040ee:	461a      	mov	r2, r3
 80040f0:	4601      	mov	r1, r0
 80040f2:	4648      	mov	r0, r9
 80040f4:	f000 fca4 	bl	8004a40 <__pow5mult>
 80040f8:	9b07      	ldr	r3, [sp, #28]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	4604      	mov	r4, r0
 80040fe:	f300 809f 	bgt.w	8004240 <_dtoa_r+0x8f8>
 8004102:	9b04      	ldr	r3, [sp, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	f040 8097 	bne.w	8004238 <_dtoa_r+0x8f0>
 800410a:	9b05      	ldr	r3, [sp, #20]
 800410c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004110:	2b00      	cmp	r3, #0
 8004112:	f040 8093 	bne.w	800423c <_dtoa_r+0x8f4>
 8004116:	9b05      	ldr	r3, [sp, #20]
 8004118:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800411c:	0d1b      	lsrs	r3, r3, #20
 800411e:	051b      	lsls	r3, r3, #20
 8004120:	b133      	cbz	r3, 8004130 <_dtoa_r+0x7e8>
 8004122:	9b00      	ldr	r3, [sp, #0]
 8004124:	3301      	adds	r3, #1
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	9b06      	ldr	r3, [sp, #24]
 800412a:	3301      	adds	r3, #1
 800412c:	9306      	str	r3, [sp, #24]
 800412e:	2301      	movs	r3, #1
 8004130:	9308      	str	r3, [sp, #32]
 8004132:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 81b8 	beq.w	80044aa <_dtoa_r+0xb62>
 800413a:	6923      	ldr	r3, [r4, #16]
 800413c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004140:	6918      	ldr	r0, [r3, #16]
 8004142:	f000 fb79 	bl	8004838 <__hi0bits>
 8004146:	f1c0 0020 	rsb	r0, r0, #32
 800414a:	9b06      	ldr	r3, [sp, #24]
 800414c:	4418      	add	r0, r3
 800414e:	f010 001f 	ands.w	r0, r0, #31
 8004152:	f000 8082 	beq.w	800425a <_dtoa_r+0x912>
 8004156:	f1c0 0320 	rsb	r3, r0, #32
 800415a:	2b04      	cmp	r3, #4
 800415c:	dd73      	ble.n	8004246 <_dtoa_r+0x8fe>
 800415e:	9b00      	ldr	r3, [sp, #0]
 8004160:	f1c0 001c 	rsb	r0, r0, #28
 8004164:	4403      	add	r3, r0
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	9b06      	ldr	r3, [sp, #24]
 800416a:	4403      	add	r3, r0
 800416c:	4406      	add	r6, r0
 800416e:	9306      	str	r3, [sp, #24]
 8004170:	9b00      	ldr	r3, [sp, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	dd05      	ble.n	8004182 <_dtoa_r+0x83a>
 8004176:	9902      	ldr	r1, [sp, #8]
 8004178:	461a      	mov	r2, r3
 800417a:	4648      	mov	r0, r9
 800417c:	f000 fcba 	bl	8004af4 <__lshift>
 8004180:	9002      	str	r0, [sp, #8]
 8004182:	9b06      	ldr	r3, [sp, #24]
 8004184:	2b00      	cmp	r3, #0
 8004186:	dd05      	ble.n	8004194 <_dtoa_r+0x84c>
 8004188:	4621      	mov	r1, r4
 800418a:	461a      	mov	r2, r3
 800418c:	4648      	mov	r0, r9
 800418e:	f000 fcb1 	bl	8004af4 <__lshift>
 8004192:	4604      	mov	r4, r0
 8004194:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004196:	2b00      	cmp	r3, #0
 8004198:	d061      	beq.n	800425e <_dtoa_r+0x916>
 800419a:	9802      	ldr	r0, [sp, #8]
 800419c:	4621      	mov	r1, r4
 800419e:	f000 fd15 	bl	8004bcc <__mcmp>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	da5b      	bge.n	800425e <_dtoa_r+0x916>
 80041a6:	2300      	movs	r3, #0
 80041a8:	9902      	ldr	r1, [sp, #8]
 80041aa:	220a      	movs	r2, #10
 80041ac:	4648      	mov	r0, r9
 80041ae:	f000 fafd 	bl	80047ac <__multadd>
 80041b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041b4:	9002      	str	r0, [sp, #8]
 80041b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 8177 	beq.w	80044ae <_dtoa_r+0xb66>
 80041c0:	4629      	mov	r1, r5
 80041c2:	2300      	movs	r3, #0
 80041c4:	220a      	movs	r2, #10
 80041c6:	4648      	mov	r0, r9
 80041c8:	f000 faf0 	bl	80047ac <__multadd>
 80041cc:	f1bb 0f00 	cmp.w	fp, #0
 80041d0:	4605      	mov	r5, r0
 80041d2:	dc6f      	bgt.n	80042b4 <_dtoa_r+0x96c>
 80041d4:	9b07      	ldr	r3, [sp, #28]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	dc49      	bgt.n	800426e <_dtoa_r+0x926>
 80041da:	e06b      	b.n	80042b4 <_dtoa_r+0x96c>
 80041dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80041e2:	e73c      	b.n	800405e <_dtoa_r+0x716>
 80041e4:	3fe00000 	.word	0x3fe00000
 80041e8:	40240000 	.word	0x40240000
 80041ec:	9b03      	ldr	r3, [sp, #12]
 80041ee:	1e5c      	subs	r4, r3, #1
 80041f0:	9b08      	ldr	r3, [sp, #32]
 80041f2:	42a3      	cmp	r3, r4
 80041f4:	db09      	blt.n	800420a <_dtoa_r+0x8c2>
 80041f6:	1b1c      	subs	r4, r3, r4
 80041f8:	9b03      	ldr	r3, [sp, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f6bf af30 	bge.w	8004060 <_dtoa_r+0x718>
 8004200:	9b00      	ldr	r3, [sp, #0]
 8004202:	9a03      	ldr	r2, [sp, #12]
 8004204:	1a9e      	subs	r6, r3, r2
 8004206:	2300      	movs	r3, #0
 8004208:	e72b      	b.n	8004062 <_dtoa_r+0x71a>
 800420a:	9b08      	ldr	r3, [sp, #32]
 800420c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800420e:	9408      	str	r4, [sp, #32]
 8004210:	1ae3      	subs	r3, r4, r3
 8004212:	441a      	add	r2, r3
 8004214:	9e00      	ldr	r6, [sp, #0]
 8004216:	9b03      	ldr	r3, [sp, #12]
 8004218:	920d      	str	r2, [sp, #52]	@ 0x34
 800421a:	2400      	movs	r4, #0
 800421c:	e721      	b.n	8004062 <_dtoa_r+0x71a>
 800421e:	9c08      	ldr	r4, [sp, #32]
 8004220:	9e00      	ldr	r6, [sp, #0]
 8004222:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004224:	e728      	b.n	8004078 <_dtoa_r+0x730>
 8004226:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800422a:	e751      	b.n	80040d0 <_dtoa_r+0x788>
 800422c:	9a08      	ldr	r2, [sp, #32]
 800422e:	9902      	ldr	r1, [sp, #8]
 8004230:	e750      	b.n	80040d4 <_dtoa_r+0x78c>
 8004232:	f8cd 8008 	str.w	r8, [sp, #8]
 8004236:	e751      	b.n	80040dc <_dtoa_r+0x794>
 8004238:	2300      	movs	r3, #0
 800423a:	e779      	b.n	8004130 <_dtoa_r+0x7e8>
 800423c:	9b04      	ldr	r3, [sp, #16]
 800423e:	e777      	b.n	8004130 <_dtoa_r+0x7e8>
 8004240:	2300      	movs	r3, #0
 8004242:	9308      	str	r3, [sp, #32]
 8004244:	e779      	b.n	800413a <_dtoa_r+0x7f2>
 8004246:	d093      	beq.n	8004170 <_dtoa_r+0x828>
 8004248:	9a00      	ldr	r2, [sp, #0]
 800424a:	331c      	adds	r3, #28
 800424c:	441a      	add	r2, r3
 800424e:	9200      	str	r2, [sp, #0]
 8004250:	9a06      	ldr	r2, [sp, #24]
 8004252:	441a      	add	r2, r3
 8004254:	441e      	add	r6, r3
 8004256:	9206      	str	r2, [sp, #24]
 8004258:	e78a      	b.n	8004170 <_dtoa_r+0x828>
 800425a:	4603      	mov	r3, r0
 800425c:	e7f4      	b.n	8004248 <_dtoa_r+0x900>
 800425e:	9b03      	ldr	r3, [sp, #12]
 8004260:	2b00      	cmp	r3, #0
 8004262:	46b8      	mov	r8, r7
 8004264:	dc20      	bgt.n	80042a8 <_dtoa_r+0x960>
 8004266:	469b      	mov	fp, r3
 8004268:	9b07      	ldr	r3, [sp, #28]
 800426a:	2b02      	cmp	r3, #2
 800426c:	dd1e      	ble.n	80042ac <_dtoa_r+0x964>
 800426e:	f1bb 0f00 	cmp.w	fp, #0
 8004272:	f47f adb1 	bne.w	8003dd8 <_dtoa_r+0x490>
 8004276:	4621      	mov	r1, r4
 8004278:	465b      	mov	r3, fp
 800427a:	2205      	movs	r2, #5
 800427c:	4648      	mov	r0, r9
 800427e:	f000 fa95 	bl	80047ac <__multadd>
 8004282:	4601      	mov	r1, r0
 8004284:	4604      	mov	r4, r0
 8004286:	9802      	ldr	r0, [sp, #8]
 8004288:	f000 fca0 	bl	8004bcc <__mcmp>
 800428c:	2800      	cmp	r0, #0
 800428e:	f77f ada3 	ble.w	8003dd8 <_dtoa_r+0x490>
 8004292:	4656      	mov	r6, sl
 8004294:	2331      	movs	r3, #49	@ 0x31
 8004296:	f806 3b01 	strb.w	r3, [r6], #1
 800429a:	f108 0801 	add.w	r8, r8, #1
 800429e:	e59f      	b.n	8003de0 <_dtoa_r+0x498>
 80042a0:	9c03      	ldr	r4, [sp, #12]
 80042a2:	46b8      	mov	r8, r7
 80042a4:	4625      	mov	r5, r4
 80042a6:	e7f4      	b.n	8004292 <_dtoa_r+0x94a>
 80042a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80042ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 8101 	beq.w	80044b6 <_dtoa_r+0xb6e>
 80042b4:	2e00      	cmp	r6, #0
 80042b6:	dd05      	ble.n	80042c4 <_dtoa_r+0x97c>
 80042b8:	4629      	mov	r1, r5
 80042ba:	4632      	mov	r2, r6
 80042bc:	4648      	mov	r0, r9
 80042be:	f000 fc19 	bl	8004af4 <__lshift>
 80042c2:	4605      	mov	r5, r0
 80042c4:	9b08      	ldr	r3, [sp, #32]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d05c      	beq.n	8004384 <_dtoa_r+0xa3c>
 80042ca:	6869      	ldr	r1, [r5, #4]
 80042cc:	4648      	mov	r0, r9
 80042ce:	f000 fa0b 	bl	80046e8 <_Balloc>
 80042d2:	4606      	mov	r6, r0
 80042d4:	b928      	cbnz	r0, 80042e2 <_dtoa_r+0x99a>
 80042d6:	4b82      	ldr	r3, [pc, #520]	@ (80044e0 <_dtoa_r+0xb98>)
 80042d8:	4602      	mov	r2, r0
 80042da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80042de:	f7ff bb4a 	b.w	8003976 <_dtoa_r+0x2e>
 80042e2:	692a      	ldr	r2, [r5, #16]
 80042e4:	3202      	adds	r2, #2
 80042e6:	0092      	lsls	r2, r2, #2
 80042e8:	f105 010c 	add.w	r1, r5, #12
 80042ec:	300c      	adds	r0, #12
 80042ee:	f7ff fa92 	bl	8003816 <memcpy>
 80042f2:	2201      	movs	r2, #1
 80042f4:	4631      	mov	r1, r6
 80042f6:	4648      	mov	r0, r9
 80042f8:	f000 fbfc 	bl	8004af4 <__lshift>
 80042fc:	f10a 0301 	add.w	r3, sl, #1
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	eb0a 030b 	add.w	r3, sl, fp
 8004306:	9308      	str	r3, [sp, #32]
 8004308:	9b04      	ldr	r3, [sp, #16]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	462f      	mov	r7, r5
 8004310:	9306      	str	r3, [sp, #24]
 8004312:	4605      	mov	r5, r0
 8004314:	9b00      	ldr	r3, [sp, #0]
 8004316:	9802      	ldr	r0, [sp, #8]
 8004318:	4621      	mov	r1, r4
 800431a:	f103 3bff 	add.w	fp, r3, #4294967295
 800431e:	f7ff fa88 	bl	8003832 <quorem>
 8004322:	4603      	mov	r3, r0
 8004324:	3330      	adds	r3, #48	@ 0x30
 8004326:	9003      	str	r0, [sp, #12]
 8004328:	4639      	mov	r1, r7
 800432a:	9802      	ldr	r0, [sp, #8]
 800432c:	9309      	str	r3, [sp, #36]	@ 0x24
 800432e:	f000 fc4d 	bl	8004bcc <__mcmp>
 8004332:	462a      	mov	r2, r5
 8004334:	9004      	str	r0, [sp, #16]
 8004336:	4621      	mov	r1, r4
 8004338:	4648      	mov	r0, r9
 800433a:	f000 fc63 	bl	8004c04 <__mdiff>
 800433e:	68c2      	ldr	r2, [r0, #12]
 8004340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004342:	4606      	mov	r6, r0
 8004344:	bb02      	cbnz	r2, 8004388 <_dtoa_r+0xa40>
 8004346:	4601      	mov	r1, r0
 8004348:	9802      	ldr	r0, [sp, #8]
 800434a:	f000 fc3f 	bl	8004bcc <__mcmp>
 800434e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004350:	4602      	mov	r2, r0
 8004352:	4631      	mov	r1, r6
 8004354:	4648      	mov	r0, r9
 8004356:	920c      	str	r2, [sp, #48]	@ 0x30
 8004358:	9309      	str	r3, [sp, #36]	@ 0x24
 800435a:	f000 fa05 	bl	8004768 <_Bfree>
 800435e:	9b07      	ldr	r3, [sp, #28]
 8004360:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004362:	9e00      	ldr	r6, [sp, #0]
 8004364:	ea42 0103 	orr.w	r1, r2, r3
 8004368:	9b06      	ldr	r3, [sp, #24]
 800436a:	4319      	orrs	r1, r3
 800436c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800436e:	d10d      	bne.n	800438c <_dtoa_r+0xa44>
 8004370:	2b39      	cmp	r3, #57	@ 0x39
 8004372:	d027      	beq.n	80043c4 <_dtoa_r+0xa7c>
 8004374:	9a04      	ldr	r2, [sp, #16]
 8004376:	2a00      	cmp	r2, #0
 8004378:	dd01      	ble.n	800437e <_dtoa_r+0xa36>
 800437a:	9b03      	ldr	r3, [sp, #12]
 800437c:	3331      	adds	r3, #49	@ 0x31
 800437e:	f88b 3000 	strb.w	r3, [fp]
 8004382:	e52e      	b.n	8003de2 <_dtoa_r+0x49a>
 8004384:	4628      	mov	r0, r5
 8004386:	e7b9      	b.n	80042fc <_dtoa_r+0x9b4>
 8004388:	2201      	movs	r2, #1
 800438a:	e7e2      	b.n	8004352 <_dtoa_r+0xa0a>
 800438c:	9904      	ldr	r1, [sp, #16]
 800438e:	2900      	cmp	r1, #0
 8004390:	db04      	blt.n	800439c <_dtoa_r+0xa54>
 8004392:	9807      	ldr	r0, [sp, #28]
 8004394:	4301      	orrs	r1, r0
 8004396:	9806      	ldr	r0, [sp, #24]
 8004398:	4301      	orrs	r1, r0
 800439a:	d120      	bne.n	80043de <_dtoa_r+0xa96>
 800439c:	2a00      	cmp	r2, #0
 800439e:	ddee      	ble.n	800437e <_dtoa_r+0xa36>
 80043a0:	9902      	ldr	r1, [sp, #8]
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	2201      	movs	r2, #1
 80043a6:	4648      	mov	r0, r9
 80043a8:	f000 fba4 	bl	8004af4 <__lshift>
 80043ac:	4621      	mov	r1, r4
 80043ae:	9002      	str	r0, [sp, #8]
 80043b0:	f000 fc0c 	bl	8004bcc <__mcmp>
 80043b4:	2800      	cmp	r0, #0
 80043b6:	9b00      	ldr	r3, [sp, #0]
 80043b8:	dc02      	bgt.n	80043c0 <_dtoa_r+0xa78>
 80043ba:	d1e0      	bne.n	800437e <_dtoa_r+0xa36>
 80043bc:	07da      	lsls	r2, r3, #31
 80043be:	d5de      	bpl.n	800437e <_dtoa_r+0xa36>
 80043c0:	2b39      	cmp	r3, #57	@ 0x39
 80043c2:	d1da      	bne.n	800437a <_dtoa_r+0xa32>
 80043c4:	2339      	movs	r3, #57	@ 0x39
 80043c6:	f88b 3000 	strb.w	r3, [fp]
 80043ca:	4633      	mov	r3, r6
 80043cc:	461e      	mov	r6, r3
 80043ce:	3b01      	subs	r3, #1
 80043d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80043d4:	2a39      	cmp	r2, #57	@ 0x39
 80043d6:	d04e      	beq.n	8004476 <_dtoa_r+0xb2e>
 80043d8:	3201      	adds	r2, #1
 80043da:	701a      	strb	r2, [r3, #0]
 80043dc:	e501      	b.n	8003de2 <_dtoa_r+0x49a>
 80043de:	2a00      	cmp	r2, #0
 80043e0:	dd03      	ble.n	80043ea <_dtoa_r+0xaa2>
 80043e2:	2b39      	cmp	r3, #57	@ 0x39
 80043e4:	d0ee      	beq.n	80043c4 <_dtoa_r+0xa7c>
 80043e6:	3301      	adds	r3, #1
 80043e8:	e7c9      	b.n	800437e <_dtoa_r+0xa36>
 80043ea:	9a00      	ldr	r2, [sp, #0]
 80043ec:	9908      	ldr	r1, [sp, #32]
 80043ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80043f2:	428a      	cmp	r2, r1
 80043f4:	d028      	beq.n	8004448 <_dtoa_r+0xb00>
 80043f6:	9902      	ldr	r1, [sp, #8]
 80043f8:	2300      	movs	r3, #0
 80043fa:	220a      	movs	r2, #10
 80043fc:	4648      	mov	r0, r9
 80043fe:	f000 f9d5 	bl	80047ac <__multadd>
 8004402:	42af      	cmp	r7, r5
 8004404:	9002      	str	r0, [sp, #8]
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	f04f 020a 	mov.w	r2, #10
 800440e:	4639      	mov	r1, r7
 8004410:	4648      	mov	r0, r9
 8004412:	d107      	bne.n	8004424 <_dtoa_r+0xadc>
 8004414:	f000 f9ca 	bl	80047ac <__multadd>
 8004418:	4607      	mov	r7, r0
 800441a:	4605      	mov	r5, r0
 800441c:	9b00      	ldr	r3, [sp, #0]
 800441e:	3301      	adds	r3, #1
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	e777      	b.n	8004314 <_dtoa_r+0x9cc>
 8004424:	f000 f9c2 	bl	80047ac <__multadd>
 8004428:	4629      	mov	r1, r5
 800442a:	4607      	mov	r7, r0
 800442c:	2300      	movs	r3, #0
 800442e:	220a      	movs	r2, #10
 8004430:	4648      	mov	r0, r9
 8004432:	f000 f9bb 	bl	80047ac <__multadd>
 8004436:	4605      	mov	r5, r0
 8004438:	e7f0      	b.n	800441c <_dtoa_r+0xad4>
 800443a:	f1bb 0f00 	cmp.w	fp, #0
 800443e:	bfcc      	ite	gt
 8004440:	465e      	movgt	r6, fp
 8004442:	2601      	movle	r6, #1
 8004444:	4456      	add	r6, sl
 8004446:	2700      	movs	r7, #0
 8004448:	9902      	ldr	r1, [sp, #8]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	2201      	movs	r2, #1
 800444e:	4648      	mov	r0, r9
 8004450:	f000 fb50 	bl	8004af4 <__lshift>
 8004454:	4621      	mov	r1, r4
 8004456:	9002      	str	r0, [sp, #8]
 8004458:	f000 fbb8 	bl	8004bcc <__mcmp>
 800445c:	2800      	cmp	r0, #0
 800445e:	dcb4      	bgt.n	80043ca <_dtoa_r+0xa82>
 8004460:	d102      	bne.n	8004468 <_dtoa_r+0xb20>
 8004462:	9b00      	ldr	r3, [sp, #0]
 8004464:	07db      	lsls	r3, r3, #31
 8004466:	d4b0      	bmi.n	80043ca <_dtoa_r+0xa82>
 8004468:	4633      	mov	r3, r6
 800446a:	461e      	mov	r6, r3
 800446c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004470:	2a30      	cmp	r2, #48	@ 0x30
 8004472:	d0fa      	beq.n	800446a <_dtoa_r+0xb22>
 8004474:	e4b5      	b.n	8003de2 <_dtoa_r+0x49a>
 8004476:	459a      	cmp	sl, r3
 8004478:	d1a8      	bne.n	80043cc <_dtoa_r+0xa84>
 800447a:	2331      	movs	r3, #49	@ 0x31
 800447c:	f108 0801 	add.w	r8, r8, #1
 8004480:	f88a 3000 	strb.w	r3, [sl]
 8004484:	e4ad      	b.n	8003de2 <_dtoa_r+0x49a>
 8004486:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004488:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80044e4 <_dtoa_r+0xb9c>
 800448c:	b11b      	cbz	r3, 8004496 <_dtoa_r+0xb4e>
 800448e:	f10a 0308 	add.w	r3, sl, #8
 8004492:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004494:	6013      	str	r3, [r2, #0]
 8004496:	4650      	mov	r0, sl
 8004498:	b017      	add	sp, #92	@ 0x5c
 800449a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800449e:	9b07      	ldr	r3, [sp, #28]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	f77f ae2e 	ble.w	8004102 <_dtoa_r+0x7ba>
 80044a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044a8:	9308      	str	r3, [sp, #32]
 80044aa:	2001      	movs	r0, #1
 80044ac:	e64d      	b.n	800414a <_dtoa_r+0x802>
 80044ae:	f1bb 0f00 	cmp.w	fp, #0
 80044b2:	f77f aed9 	ble.w	8004268 <_dtoa_r+0x920>
 80044b6:	4656      	mov	r6, sl
 80044b8:	9802      	ldr	r0, [sp, #8]
 80044ba:	4621      	mov	r1, r4
 80044bc:	f7ff f9b9 	bl	8003832 <quorem>
 80044c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80044c4:	f806 3b01 	strb.w	r3, [r6], #1
 80044c8:	eba6 020a 	sub.w	r2, r6, sl
 80044cc:	4593      	cmp	fp, r2
 80044ce:	ddb4      	ble.n	800443a <_dtoa_r+0xaf2>
 80044d0:	9902      	ldr	r1, [sp, #8]
 80044d2:	2300      	movs	r3, #0
 80044d4:	220a      	movs	r2, #10
 80044d6:	4648      	mov	r0, r9
 80044d8:	f000 f968 	bl	80047ac <__multadd>
 80044dc:	9002      	str	r0, [sp, #8]
 80044de:	e7eb      	b.n	80044b8 <_dtoa_r+0xb70>
 80044e0:	08005688 	.word	0x08005688
 80044e4:	0800560c 	.word	0x0800560c

080044e8 <_free_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4605      	mov	r5, r0
 80044ec:	2900      	cmp	r1, #0
 80044ee:	d041      	beq.n	8004574 <_free_r+0x8c>
 80044f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044f4:	1f0c      	subs	r4, r1, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	bfb8      	it	lt
 80044fa:	18e4      	addlt	r4, r4, r3
 80044fc:	f000 f8e8 	bl	80046d0 <__malloc_lock>
 8004500:	4a1d      	ldr	r2, [pc, #116]	@ (8004578 <_free_r+0x90>)
 8004502:	6813      	ldr	r3, [r2, #0]
 8004504:	b933      	cbnz	r3, 8004514 <_free_r+0x2c>
 8004506:	6063      	str	r3, [r4, #4]
 8004508:	6014      	str	r4, [r2, #0]
 800450a:	4628      	mov	r0, r5
 800450c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004510:	f000 b8e4 	b.w	80046dc <__malloc_unlock>
 8004514:	42a3      	cmp	r3, r4
 8004516:	d908      	bls.n	800452a <_free_r+0x42>
 8004518:	6820      	ldr	r0, [r4, #0]
 800451a:	1821      	adds	r1, r4, r0
 800451c:	428b      	cmp	r3, r1
 800451e:	bf01      	itttt	eq
 8004520:	6819      	ldreq	r1, [r3, #0]
 8004522:	685b      	ldreq	r3, [r3, #4]
 8004524:	1809      	addeq	r1, r1, r0
 8004526:	6021      	streq	r1, [r4, #0]
 8004528:	e7ed      	b.n	8004506 <_free_r+0x1e>
 800452a:	461a      	mov	r2, r3
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	b10b      	cbz	r3, 8004534 <_free_r+0x4c>
 8004530:	42a3      	cmp	r3, r4
 8004532:	d9fa      	bls.n	800452a <_free_r+0x42>
 8004534:	6811      	ldr	r1, [r2, #0]
 8004536:	1850      	adds	r0, r2, r1
 8004538:	42a0      	cmp	r0, r4
 800453a:	d10b      	bne.n	8004554 <_free_r+0x6c>
 800453c:	6820      	ldr	r0, [r4, #0]
 800453e:	4401      	add	r1, r0
 8004540:	1850      	adds	r0, r2, r1
 8004542:	4283      	cmp	r3, r0
 8004544:	6011      	str	r1, [r2, #0]
 8004546:	d1e0      	bne.n	800450a <_free_r+0x22>
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	6053      	str	r3, [r2, #4]
 800454e:	4408      	add	r0, r1
 8004550:	6010      	str	r0, [r2, #0]
 8004552:	e7da      	b.n	800450a <_free_r+0x22>
 8004554:	d902      	bls.n	800455c <_free_r+0x74>
 8004556:	230c      	movs	r3, #12
 8004558:	602b      	str	r3, [r5, #0]
 800455a:	e7d6      	b.n	800450a <_free_r+0x22>
 800455c:	6820      	ldr	r0, [r4, #0]
 800455e:	1821      	adds	r1, r4, r0
 8004560:	428b      	cmp	r3, r1
 8004562:	bf04      	itt	eq
 8004564:	6819      	ldreq	r1, [r3, #0]
 8004566:	685b      	ldreq	r3, [r3, #4]
 8004568:	6063      	str	r3, [r4, #4]
 800456a:	bf04      	itt	eq
 800456c:	1809      	addeq	r1, r1, r0
 800456e:	6021      	streq	r1, [r4, #0]
 8004570:	6054      	str	r4, [r2, #4]
 8004572:	e7ca      	b.n	800450a <_free_r+0x22>
 8004574:	bd38      	pop	{r3, r4, r5, pc}
 8004576:	bf00      	nop
 8004578:	20000818 	.word	0x20000818

0800457c <malloc>:
 800457c:	4b02      	ldr	r3, [pc, #8]	@ (8004588 <malloc+0xc>)
 800457e:	4601      	mov	r1, r0
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	f000 b825 	b.w	80045d0 <_malloc_r>
 8004586:	bf00      	nop
 8004588:	20000018 	.word	0x20000018

0800458c <sbrk_aligned>:
 800458c:	b570      	push	{r4, r5, r6, lr}
 800458e:	4e0f      	ldr	r6, [pc, #60]	@ (80045cc <sbrk_aligned+0x40>)
 8004590:	460c      	mov	r4, r1
 8004592:	6831      	ldr	r1, [r6, #0]
 8004594:	4605      	mov	r5, r0
 8004596:	b911      	cbnz	r1, 800459e <sbrk_aligned+0x12>
 8004598:	f000 fea2 	bl	80052e0 <_sbrk_r>
 800459c:	6030      	str	r0, [r6, #0]
 800459e:	4621      	mov	r1, r4
 80045a0:	4628      	mov	r0, r5
 80045a2:	f000 fe9d 	bl	80052e0 <_sbrk_r>
 80045a6:	1c43      	adds	r3, r0, #1
 80045a8:	d103      	bne.n	80045b2 <sbrk_aligned+0x26>
 80045aa:	f04f 34ff 	mov.w	r4, #4294967295
 80045ae:	4620      	mov	r0, r4
 80045b0:	bd70      	pop	{r4, r5, r6, pc}
 80045b2:	1cc4      	adds	r4, r0, #3
 80045b4:	f024 0403 	bic.w	r4, r4, #3
 80045b8:	42a0      	cmp	r0, r4
 80045ba:	d0f8      	beq.n	80045ae <sbrk_aligned+0x22>
 80045bc:	1a21      	subs	r1, r4, r0
 80045be:	4628      	mov	r0, r5
 80045c0:	f000 fe8e 	bl	80052e0 <_sbrk_r>
 80045c4:	3001      	adds	r0, #1
 80045c6:	d1f2      	bne.n	80045ae <sbrk_aligned+0x22>
 80045c8:	e7ef      	b.n	80045aa <sbrk_aligned+0x1e>
 80045ca:	bf00      	nop
 80045cc:	20000814 	.word	0x20000814

080045d0 <_malloc_r>:
 80045d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045d4:	1ccd      	adds	r5, r1, #3
 80045d6:	f025 0503 	bic.w	r5, r5, #3
 80045da:	3508      	adds	r5, #8
 80045dc:	2d0c      	cmp	r5, #12
 80045de:	bf38      	it	cc
 80045e0:	250c      	movcc	r5, #12
 80045e2:	2d00      	cmp	r5, #0
 80045e4:	4606      	mov	r6, r0
 80045e6:	db01      	blt.n	80045ec <_malloc_r+0x1c>
 80045e8:	42a9      	cmp	r1, r5
 80045ea:	d904      	bls.n	80045f6 <_malloc_r+0x26>
 80045ec:	230c      	movs	r3, #12
 80045ee:	6033      	str	r3, [r6, #0]
 80045f0:	2000      	movs	r0, #0
 80045f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80046cc <_malloc_r+0xfc>
 80045fa:	f000 f869 	bl	80046d0 <__malloc_lock>
 80045fe:	f8d8 3000 	ldr.w	r3, [r8]
 8004602:	461c      	mov	r4, r3
 8004604:	bb44      	cbnz	r4, 8004658 <_malloc_r+0x88>
 8004606:	4629      	mov	r1, r5
 8004608:	4630      	mov	r0, r6
 800460a:	f7ff ffbf 	bl	800458c <sbrk_aligned>
 800460e:	1c43      	adds	r3, r0, #1
 8004610:	4604      	mov	r4, r0
 8004612:	d158      	bne.n	80046c6 <_malloc_r+0xf6>
 8004614:	f8d8 4000 	ldr.w	r4, [r8]
 8004618:	4627      	mov	r7, r4
 800461a:	2f00      	cmp	r7, #0
 800461c:	d143      	bne.n	80046a6 <_malloc_r+0xd6>
 800461e:	2c00      	cmp	r4, #0
 8004620:	d04b      	beq.n	80046ba <_malloc_r+0xea>
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	4639      	mov	r1, r7
 8004626:	4630      	mov	r0, r6
 8004628:	eb04 0903 	add.w	r9, r4, r3
 800462c:	f000 fe58 	bl	80052e0 <_sbrk_r>
 8004630:	4581      	cmp	r9, r0
 8004632:	d142      	bne.n	80046ba <_malloc_r+0xea>
 8004634:	6821      	ldr	r1, [r4, #0]
 8004636:	1a6d      	subs	r5, r5, r1
 8004638:	4629      	mov	r1, r5
 800463a:	4630      	mov	r0, r6
 800463c:	f7ff ffa6 	bl	800458c <sbrk_aligned>
 8004640:	3001      	adds	r0, #1
 8004642:	d03a      	beq.n	80046ba <_malloc_r+0xea>
 8004644:	6823      	ldr	r3, [r4, #0]
 8004646:	442b      	add	r3, r5
 8004648:	6023      	str	r3, [r4, #0]
 800464a:	f8d8 3000 	ldr.w	r3, [r8]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	bb62      	cbnz	r2, 80046ac <_malloc_r+0xdc>
 8004652:	f8c8 7000 	str.w	r7, [r8]
 8004656:	e00f      	b.n	8004678 <_malloc_r+0xa8>
 8004658:	6822      	ldr	r2, [r4, #0]
 800465a:	1b52      	subs	r2, r2, r5
 800465c:	d420      	bmi.n	80046a0 <_malloc_r+0xd0>
 800465e:	2a0b      	cmp	r2, #11
 8004660:	d917      	bls.n	8004692 <_malloc_r+0xc2>
 8004662:	1961      	adds	r1, r4, r5
 8004664:	42a3      	cmp	r3, r4
 8004666:	6025      	str	r5, [r4, #0]
 8004668:	bf18      	it	ne
 800466a:	6059      	strne	r1, [r3, #4]
 800466c:	6863      	ldr	r3, [r4, #4]
 800466e:	bf08      	it	eq
 8004670:	f8c8 1000 	streq.w	r1, [r8]
 8004674:	5162      	str	r2, [r4, r5]
 8004676:	604b      	str	r3, [r1, #4]
 8004678:	4630      	mov	r0, r6
 800467a:	f000 f82f 	bl	80046dc <__malloc_unlock>
 800467e:	f104 000b 	add.w	r0, r4, #11
 8004682:	1d23      	adds	r3, r4, #4
 8004684:	f020 0007 	bic.w	r0, r0, #7
 8004688:	1ac2      	subs	r2, r0, r3
 800468a:	bf1c      	itt	ne
 800468c:	1a1b      	subne	r3, r3, r0
 800468e:	50a3      	strne	r3, [r4, r2]
 8004690:	e7af      	b.n	80045f2 <_malloc_r+0x22>
 8004692:	6862      	ldr	r2, [r4, #4]
 8004694:	42a3      	cmp	r3, r4
 8004696:	bf0c      	ite	eq
 8004698:	f8c8 2000 	streq.w	r2, [r8]
 800469c:	605a      	strne	r2, [r3, #4]
 800469e:	e7eb      	b.n	8004678 <_malloc_r+0xa8>
 80046a0:	4623      	mov	r3, r4
 80046a2:	6864      	ldr	r4, [r4, #4]
 80046a4:	e7ae      	b.n	8004604 <_malloc_r+0x34>
 80046a6:	463c      	mov	r4, r7
 80046a8:	687f      	ldr	r7, [r7, #4]
 80046aa:	e7b6      	b.n	800461a <_malloc_r+0x4a>
 80046ac:	461a      	mov	r2, r3
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	42a3      	cmp	r3, r4
 80046b2:	d1fb      	bne.n	80046ac <_malloc_r+0xdc>
 80046b4:	2300      	movs	r3, #0
 80046b6:	6053      	str	r3, [r2, #4]
 80046b8:	e7de      	b.n	8004678 <_malloc_r+0xa8>
 80046ba:	230c      	movs	r3, #12
 80046bc:	6033      	str	r3, [r6, #0]
 80046be:	4630      	mov	r0, r6
 80046c0:	f000 f80c 	bl	80046dc <__malloc_unlock>
 80046c4:	e794      	b.n	80045f0 <_malloc_r+0x20>
 80046c6:	6005      	str	r5, [r0, #0]
 80046c8:	e7d6      	b.n	8004678 <_malloc_r+0xa8>
 80046ca:	bf00      	nop
 80046cc:	20000818 	.word	0x20000818

080046d0 <__malloc_lock>:
 80046d0:	4801      	ldr	r0, [pc, #4]	@ (80046d8 <__malloc_lock+0x8>)
 80046d2:	f7ff b89e 	b.w	8003812 <__retarget_lock_acquire_recursive>
 80046d6:	bf00      	nop
 80046d8:	20000810 	.word	0x20000810

080046dc <__malloc_unlock>:
 80046dc:	4801      	ldr	r0, [pc, #4]	@ (80046e4 <__malloc_unlock+0x8>)
 80046de:	f7ff b899 	b.w	8003814 <__retarget_lock_release_recursive>
 80046e2:	bf00      	nop
 80046e4:	20000810 	.word	0x20000810

080046e8 <_Balloc>:
 80046e8:	b570      	push	{r4, r5, r6, lr}
 80046ea:	69c6      	ldr	r6, [r0, #28]
 80046ec:	4604      	mov	r4, r0
 80046ee:	460d      	mov	r5, r1
 80046f0:	b976      	cbnz	r6, 8004710 <_Balloc+0x28>
 80046f2:	2010      	movs	r0, #16
 80046f4:	f7ff ff42 	bl	800457c <malloc>
 80046f8:	4602      	mov	r2, r0
 80046fa:	61e0      	str	r0, [r4, #28]
 80046fc:	b920      	cbnz	r0, 8004708 <_Balloc+0x20>
 80046fe:	4b18      	ldr	r3, [pc, #96]	@ (8004760 <_Balloc+0x78>)
 8004700:	4818      	ldr	r0, [pc, #96]	@ (8004764 <_Balloc+0x7c>)
 8004702:	216b      	movs	r1, #107	@ 0x6b
 8004704:	f000 fdfc 	bl	8005300 <__assert_func>
 8004708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800470c:	6006      	str	r6, [r0, #0]
 800470e:	60c6      	str	r6, [r0, #12]
 8004710:	69e6      	ldr	r6, [r4, #28]
 8004712:	68f3      	ldr	r3, [r6, #12]
 8004714:	b183      	cbz	r3, 8004738 <_Balloc+0x50>
 8004716:	69e3      	ldr	r3, [r4, #28]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800471e:	b9b8      	cbnz	r0, 8004750 <_Balloc+0x68>
 8004720:	2101      	movs	r1, #1
 8004722:	fa01 f605 	lsl.w	r6, r1, r5
 8004726:	1d72      	adds	r2, r6, #5
 8004728:	0092      	lsls	r2, r2, #2
 800472a:	4620      	mov	r0, r4
 800472c:	f000 fe06 	bl	800533c <_calloc_r>
 8004730:	b160      	cbz	r0, 800474c <_Balloc+0x64>
 8004732:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004736:	e00e      	b.n	8004756 <_Balloc+0x6e>
 8004738:	2221      	movs	r2, #33	@ 0x21
 800473a:	2104      	movs	r1, #4
 800473c:	4620      	mov	r0, r4
 800473e:	f000 fdfd 	bl	800533c <_calloc_r>
 8004742:	69e3      	ldr	r3, [r4, #28]
 8004744:	60f0      	str	r0, [r6, #12]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e4      	bne.n	8004716 <_Balloc+0x2e>
 800474c:	2000      	movs	r0, #0
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	6802      	ldr	r2, [r0, #0]
 8004752:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004756:	2300      	movs	r3, #0
 8004758:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800475c:	e7f7      	b.n	800474e <_Balloc+0x66>
 800475e:	bf00      	nop
 8004760:	08005619 	.word	0x08005619
 8004764:	08005699 	.word	0x08005699

08004768 <_Bfree>:
 8004768:	b570      	push	{r4, r5, r6, lr}
 800476a:	69c6      	ldr	r6, [r0, #28]
 800476c:	4605      	mov	r5, r0
 800476e:	460c      	mov	r4, r1
 8004770:	b976      	cbnz	r6, 8004790 <_Bfree+0x28>
 8004772:	2010      	movs	r0, #16
 8004774:	f7ff ff02 	bl	800457c <malloc>
 8004778:	4602      	mov	r2, r0
 800477a:	61e8      	str	r0, [r5, #28]
 800477c:	b920      	cbnz	r0, 8004788 <_Bfree+0x20>
 800477e:	4b09      	ldr	r3, [pc, #36]	@ (80047a4 <_Bfree+0x3c>)
 8004780:	4809      	ldr	r0, [pc, #36]	@ (80047a8 <_Bfree+0x40>)
 8004782:	218f      	movs	r1, #143	@ 0x8f
 8004784:	f000 fdbc 	bl	8005300 <__assert_func>
 8004788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800478c:	6006      	str	r6, [r0, #0]
 800478e:	60c6      	str	r6, [r0, #12]
 8004790:	b13c      	cbz	r4, 80047a2 <_Bfree+0x3a>
 8004792:	69eb      	ldr	r3, [r5, #28]
 8004794:	6862      	ldr	r2, [r4, #4]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800479c:	6021      	str	r1, [r4, #0]
 800479e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80047a2:	bd70      	pop	{r4, r5, r6, pc}
 80047a4:	08005619 	.word	0x08005619
 80047a8:	08005699 	.word	0x08005699

080047ac <__multadd>:
 80047ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047b0:	690d      	ldr	r5, [r1, #16]
 80047b2:	4607      	mov	r7, r0
 80047b4:	460c      	mov	r4, r1
 80047b6:	461e      	mov	r6, r3
 80047b8:	f101 0c14 	add.w	ip, r1, #20
 80047bc:	2000      	movs	r0, #0
 80047be:	f8dc 3000 	ldr.w	r3, [ip]
 80047c2:	b299      	uxth	r1, r3
 80047c4:	fb02 6101 	mla	r1, r2, r1, r6
 80047c8:	0c1e      	lsrs	r6, r3, #16
 80047ca:	0c0b      	lsrs	r3, r1, #16
 80047cc:	fb02 3306 	mla	r3, r2, r6, r3
 80047d0:	b289      	uxth	r1, r1
 80047d2:	3001      	adds	r0, #1
 80047d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80047d8:	4285      	cmp	r5, r0
 80047da:	f84c 1b04 	str.w	r1, [ip], #4
 80047de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80047e2:	dcec      	bgt.n	80047be <__multadd+0x12>
 80047e4:	b30e      	cbz	r6, 800482a <__multadd+0x7e>
 80047e6:	68a3      	ldr	r3, [r4, #8]
 80047e8:	42ab      	cmp	r3, r5
 80047ea:	dc19      	bgt.n	8004820 <__multadd+0x74>
 80047ec:	6861      	ldr	r1, [r4, #4]
 80047ee:	4638      	mov	r0, r7
 80047f0:	3101      	adds	r1, #1
 80047f2:	f7ff ff79 	bl	80046e8 <_Balloc>
 80047f6:	4680      	mov	r8, r0
 80047f8:	b928      	cbnz	r0, 8004806 <__multadd+0x5a>
 80047fa:	4602      	mov	r2, r0
 80047fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004830 <__multadd+0x84>)
 80047fe:	480d      	ldr	r0, [pc, #52]	@ (8004834 <__multadd+0x88>)
 8004800:	21ba      	movs	r1, #186	@ 0xba
 8004802:	f000 fd7d 	bl	8005300 <__assert_func>
 8004806:	6922      	ldr	r2, [r4, #16]
 8004808:	3202      	adds	r2, #2
 800480a:	f104 010c 	add.w	r1, r4, #12
 800480e:	0092      	lsls	r2, r2, #2
 8004810:	300c      	adds	r0, #12
 8004812:	f7ff f800 	bl	8003816 <memcpy>
 8004816:	4621      	mov	r1, r4
 8004818:	4638      	mov	r0, r7
 800481a:	f7ff ffa5 	bl	8004768 <_Bfree>
 800481e:	4644      	mov	r4, r8
 8004820:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004824:	3501      	adds	r5, #1
 8004826:	615e      	str	r6, [r3, #20]
 8004828:	6125      	str	r5, [r4, #16]
 800482a:	4620      	mov	r0, r4
 800482c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004830:	08005688 	.word	0x08005688
 8004834:	08005699 	.word	0x08005699

08004838 <__hi0bits>:
 8004838:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800483c:	4603      	mov	r3, r0
 800483e:	bf36      	itet	cc
 8004840:	0403      	lslcc	r3, r0, #16
 8004842:	2000      	movcs	r0, #0
 8004844:	2010      	movcc	r0, #16
 8004846:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800484a:	bf3c      	itt	cc
 800484c:	021b      	lslcc	r3, r3, #8
 800484e:	3008      	addcc	r0, #8
 8004850:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004854:	bf3c      	itt	cc
 8004856:	011b      	lslcc	r3, r3, #4
 8004858:	3004      	addcc	r0, #4
 800485a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800485e:	bf3c      	itt	cc
 8004860:	009b      	lslcc	r3, r3, #2
 8004862:	3002      	addcc	r0, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	db05      	blt.n	8004874 <__hi0bits+0x3c>
 8004868:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800486c:	f100 0001 	add.w	r0, r0, #1
 8004870:	bf08      	it	eq
 8004872:	2020      	moveq	r0, #32
 8004874:	4770      	bx	lr

08004876 <__lo0bits>:
 8004876:	6803      	ldr	r3, [r0, #0]
 8004878:	4602      	mov	r2, r0
 800487a:	f013 0007 	ands.w	r0, r3, #7
 800487e:	d00b      	beq.n	8004898 <__lo0bits+0x22>
 8004880:	07d9      	lsls	r1, r3, #31
 8004882:	d421      	bmi.n	80048c8 <__lo0bits+0x52>
 8004884:	0798      	lsls	r0, r3, #30
 8004886:	bf49      	itett	mi
 8004888:	085b      	lsrmi	r3, r3, #1
 800488a:	089b      	lsrpl	r3, r3, #2
 800488c:	2001      	movmi	r0, #1
 800488e:	6013      	strmi	r3, [r2, #0]
 8004890:	bf5c      	itt	pl
 8004892:	6013      	strpl	r3, [r2, #0]
 8004894:	2002      	movpl	r0, #2
 8004896:	4770      	bx	lr
 8004898:	b299      	uxth	r1, r3
 800489a:	b909      	cbnz	r1, 80048a0 <__lo0bits+0x2a>
 800489c:	0c1b      	lsrs	r3, r3, #16
 800489e:	2010      	movs	r0, #16
 80048a0:	b2d9      	uxtb	r1, r3
 80048a2:	b909      	cbnz	r1, 80048a8 <__lo0bits+0x32>
 80048a4:	3008      	adds	r0, #8
 80048a6:	0a1b      	lsrs	r3, r3, #8
 80048a8:	0719      	lsls	r1, r3, #28
 80048aa:	bf04      	itt	eq
 80048ac:	091b      	lsreq	r3, r3, #4
 80048ae:	3004      	addeq	r0, #4
 80048b0:	0799      	lsls	r1, r3, #30
 80048b2:	bf04      	itt	eq
 80048b4:	089b      	lsreq	r3, r3, #2
 80048b6:	3002      	addeq	r0, #2
 80048b8:	07d9      	lsls	r1, r3, #31
 80048ba:	d403      	bmi.n	80048c4 <__lo0bits+0x4e>
 80048bc:	085b      	lsrs	r3, r3, #1
 80048be:	f100 0001 	add.w	r0, r0, #1
 80048c2:	d003      	beq.n	80048cc <__lo0bits+0x56>
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	4770      	bx	lr
 80048c8:	2000      	movs	r0, #0
 80048ca:	4770      	bx	lr
 80048cc:	2020      	movs	r0, #32
 80048ce:	4770      	bx	lr

080048d0 <__i2b>:
 80048d0:	b510      	push	{r4, lr}
 80048d2:	460c      	mov	r4, r1
 80048d4:	2101      	movs	r1, #1
 80048d6:	f7ff ff07 	bl	80046e8 <_Balloc>
 80048da:	4602      	mov	r2, r0
 80048dc:	b928      	cbnz	r0, 80048ea <__i2b+0x1a>
 80048de:	4b05      	ldr	r3, [pc, #20]	@ (80048f4 <__i2b+0x24>)
 80048e0:	4805      	ldr	r0, [pc, #20]	@ (80048f8 <__i2b+0x28>)
 80048e2:	f240 1145 	movw	r1, #325	@ 0x145
 80048e6:	f000 fd0b 	bl	8005300 <__assert_func>
 80048ea:	2301      	movs	r3, #1
 80048ec:	6144      	str	r4, [r0, #20]
 80048ee:	6103      	str	r3, [r0, #16]
 80048f0:	bd10      	pop	{r4, pc}
 80048f2:	bf00      	nop
 80048f4:	08005688 	.word	0x08005688
 80048f8:	08005699 	.word	0x08005699

080048fc <__multiply>:
 80048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004900:	4617      	mov	r7, r2
 8004902:	690a      	ldr	r2, [r1, #16]
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	429a      	cmp	r2, r3
 8004908:	bfa8      	it	ge
 800490a:	463b      	movge	r3, r7
 800490c:	4689      	mov	r9, r1
 800490e:	bfa4      	itt	ge
 8004910:	460f      	movge	r7, r1
 8004912:	4699      	movge	r9, r3
 8004914:	693d      	ldr	r5, [r7, #16]
 8004916:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	eb05 060a 	add.w	r6, r5, sl
 8004922:	42b3      	cmp	r3, r6
 8004924:	b085      	sub	sp, #20
 8004926:	bfb8      	it	lt
 8004928:	3101      	addlt	r1, #1
 800492a:	f7ff fedd 	bl	80046e8 <_Balloc>
 800492e:	b930      	cbnz	r0, 800493e <__multiply+0x42>
 8004930:	4602      	mov	r2, r0
 8004932:	4b41      	ldr	r3, [pc, #260]	@ (8004a38 <__multiply+0x13c>)
 8004934:	4841      	ldr	r0, [pc, #260]	@ (8004a3c <__multiply+0x140>)
 8004936:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800493a:	f000 fce1 	bl	8005300 <__assert_func>
 800493e:	f100 0414 	add.w	r4, r0, #20
 8004942:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004946:	4623      	mov	r3, r4
 8004948:	2200      	movs	r2, #0
 800494a:	4573      	cmp	r3, lr
 800494c:	d320      	bcc.n	8004990 <__multiply+0x94>
 800494e:	f107 0814 	add.w	r8, r7, #20
 8004952:	f109 0114 	add.w	r1, r9, #20
 8004956:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800495a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800495e:	9302      	str	r3, [sp, #8]
 8004960:	1beb      	subs	r3, r5, r7
 8004962:	3b15      	subs	r3, #21
 8004964:	f023 0303 	bic.w	r3, r3, #3
 8004968:	3304      	adds	r3, #4
 800496a:	3715      	adds	r7, #21
 800496c:	42bd      	cmp	r5, r7
 800496e:	bf38      	it	cc
 8004970:	2304      	movcc	r3, #4
 8004972:	9301      	str	r3, [sp, #4]
 8004974:	9b02      	ldr	r3, [sp, #8]
 8004976:	9103      	str	r1, [sp, #12]
 8004978:	428b      	cmp	r3, r1
 800497a:	d80c      	bhi.n	8004996 <__multiply+0x9a>
 800497c:	2e00      	cmp	r6, #0
 800497e:	dd03      	ble.n	8004988 <__multiply+0x8c>
 8004980:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004984:	2b00      	cmp	r3, #0
 8004986:	d055      	beq.n	8004a34 <__multiply+0x138>
 8004988:	6106      	str	r6, [r0, #16]
 800498a:	b005      	add	sp, #20
 800498c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004990:	f843 2b04 	str.w	r2, [r3], #4
 8004994:	e7d9      	b.n	800494a <__multiply+0x4e>
 8004996:	f8b1 a000 	ldrh.w	sl, [r1]
 800499a:	f1ba 0f00 	cmp.w	sl, #0
 800499e:	d01f      	beq.n	80049e0 <__multiply+0xe4>
 80049a0:	46c4      	mov	ip, r8
 80049a2:	46a1      	mov	r9, r4
 80049a4:	2700      	movs	r7, #0
 80049a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80049aa:	f8d9 3000 	ldr.w	r3, [r9]
 80049ae:	fa1f fb82 	uxth.w	fp, r2
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80049b8:	443b      	add	r3, r7
 80049ba:	f8d9 7000 	ldr.w	r7, [r9]
 80049be:	0c12      	lsrs	r2, r2, #16
 80049c0:	0c3f      	lsrs	r7, r7, #16
 80049c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80049c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d0:	4565      	cmp	r5, ip
 80049d2:	f849 3b04 	str.w	r3, [r9], #4
 80049d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80049da:	d8e4      	bhi.n	80049a6 <__multiply+0xaa>
 80049dc:	9b01      	ldr	r3, [sp, #4]
 80049de:	50e7      	str	r7, [r4, r3]
 80049e0:	9b03      	ldr	r3, [sp, #12]
 80049e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80049e6:	3104      	adds	r1, #4
 80049e8:	f1b9 0f00 	cmp.w	r9, #0
 80049ec:	d020      	beq.n	8004a30 <__multiply+0x134>
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	4647      	mov	r7, r8
 80049f2:	46a4      	mov	ip, r4
 80049f4:	f04f 0a00 	mov.w	sl, #0
 80049f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80049fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004a00:	fb09 220b 	mla	r2, r9, fp, r2
 8004a04:	4452      	add	r2, sl
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a0c:	f84c 3b04 	str.w	r3, [ip], #4
 8004a10:	f857 3b04 	ldr.w	r3, [r7], #4
 8004a14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a18:	f8bc 3000 	ldrh.w	r3, [ip]
 8004a1c:	fb09 330a 	mla	r3, r9, sl, r3
 8004a20:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004a24:	42bd      	cmp	r5, r7
 8004a26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a2a:	d8e5      	bhi.n	80049f8 <__multiply+0xfc>
 8004a2c:	9a01      	ldr	r2, [sp, #4]
 8004a2e:	50a3      	str	r3, [r4, r2]
 8004a30:	3404      	adds	r4, #4
 8004a32:	e79f      	b.n	8004974 <__multiply+0x78>
 8004a34:	3e01      	subs	r6, #1
 8004a36:	e7a1      	b.n	800497c <__multiply+0x80>
 8004a38:	08005688 	.word	0x08005688
 8004a3c:	08005699 	.word	0x08005699

08004a40 <__pow5mult>:
 8004a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a44:	4615      	mov	r5, r2
 8004a46:	f012 0203 	ands.w	r2, r2, #3
 8004a4a:	4607      	mov	r7, r0
 8004a4c:	460e      	mov	r6, r1
 8004a4e:	d007      	beq.n	8004a60 <__pow5mult+0x20>
 8004a50:	4c25      	ldr	r4, [pc, #148]	@ (8004ae8 <__pow5mult+0xa8>)
 8004a52:	3a01      	subs	r2, #1
 8004a54:	2300      	movs	r3, #0
 8004a56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a5a:	f7ff fea7 	bl	80047ac <__multadd>
 8004a5e:	4606      	mov	r6, r0
 8004a60:	10ad      	asrs	r5, r5, #2
 8004a62:	d03d      	beq.n	8004ae0 <__pow5mult+0xa0>
 8004a64:	69fc      	ldr	r4, [r7, #28]
 8004a66:	b97c      	cbnz	r4, 8004a88 <__pow5mult+0x48>
 8004a68:	2010      	movs	r0, #16
 8004a6a:	f7ff fd87 	bl	800457c <malloc>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	61f8      	str	r0, [r7, #28]
 8004a72:	b928      	cbnz	r0, 8004a80 <__pow5mult+0x40>
 8004a74:	4b1d      	ldr	r3, [pc, #116]	@ (8004aec <__pow5mult+0xac>)
 8004a76:	481e      	ldr	r0, [pc, #120]	@ (8004af0 <__pow5mult+0xb0>)
 8004a78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004a7c:	f000 fc40 	bl	8005300 <__assert_func>
 8004a80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a84:	6004      	str	r4, [r0, #0]
 8004a86:	60c4      	str	r4, [r0, #12]
 8004a88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004a8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a90:	b94c      	cbnz	r4, 8004aa6 <__pow5mult+0x66>
 8004a92:	f240 2171 	movw	r1, #625	@ 0x271
 8004a96:	4638      	mov	r0, r7
 8004a98:	f7ff ff1a 	bl	80048d0 <__i2b>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	6003      	str	r3, [r0, #0]
 8004aa6:	f04f 0900 	mov.w	r9, #0
 8004aaa:	07eb      	lsls	r3, r5, #31
 8004aac:	d50a      	bpl.n	8004ac4 <__pow5mult+0x84>
 8004aae:	4631      	mov	r1, r6
 8004ab0:	4622      	mov	r2, r4
 8004ab2:	4638      	mov	r0, r7
 8004ab4:	f7ff ff22 	bl	80048fc <__multiply>
 8004ab8:	4631      	mov	r1, r6
 8004aba:	4680      	mov	r8, r0
 8004abc:	4638      	mov	r0, r7
 8004abe:	f7ff fe53 	bl	8004768 <_Bfree>
 8004ac2:	4646      	mov	r6, r8
 8004ac4:	106d      	asrs	r5, r5, #1
 8004ac6:	d00b      	beq.n	8004ae0 <__pow5mult+0xa0>
 8004ac8:	6820      	ldr	r0, [r4, #0]
 8004aca:	b938      	cbnz	r0, 8004adc <__pow5mult+0x9c>
 8004acc:	4622      	mov	r2, r4
 8004ace:	4621      	mov	r1, r4
 8004ad0:	4638      	mov	r0, r7
 8004ad2:	f7ff ff13 	bl	80048fc <__multiply>
 8004ad6:	6020      	str	r0, [r4, #0]
 8004ad8:	f8c0 9000 	str.w	r9, [r0]
 8004adc:	4604      	mov	r4, r0
 8004ade:	e7e4      	b.n	8004aaa <__pow5mult+0x6a>
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ae6:	bf00      	nop
 8004ae8:	0800574c 	.word	0x0800574c
 8004aec:	08005619 	.word	0x08005619
 8004af0:	08005699 	.word	0x08005699

08004af4 <__lshift>:
 8004af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004af8:	460c      	mov	r4, r1
 8004afa:	6849      	ldr	r1, [r1, #4]
 8004afc:	6923      	ldr	r3, [r4, #16]
 8004afe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004b02:	68a3      	ldr	r3, [r4, #8]
 8004b04:	4607      	mov	r7, r0
 8004b06:	4691      	mov	r9, r2
 8004b08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b0c:	f108 0601 	add.w	r6, r8, #1
 8004b10:	42b3      	cmp	r3, r6
 8004b12:	db0b      	blt.n	8004b2c <__lshift+0x38>
 8004b14:	4638      	mov	r0, r7
 8004b16:	f7ff fde7 	bl	80046e8 <_Balloc>
 8004b1a:	4605      	mov	r5, r0
 8004b1c:	b948      	cbnz	r0, 8004b32 <__lshift+0x3e>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	4b28      	ldr	r3, [pc, #160]	@ (8004bc4 <__lshift+0xd0>)
 8004b22:	4829      	ldr	r0, [pc, #164]	@ (8004bc8 <__lshift+0xd4>)
 8004b24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004b28:	f000 fbea 	bl	8005300 <__assert_func>
 8004b2c:	3101      	adds	r1, #1
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	e7ee      	b.n	8004b10 <__lshift+0x1c>
 8004b32:	2300      	movs	r3, #0
 8004b34:	f100 0114 	add.w	r1, r0, #20
 8004b38:	f100 0210 	add.w	r2, r0, #16
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	4553      	cmp	r3, sl
 8004b40:	db33      	blt.n	8004baa <__lshift+0xb6>
 8004b42:	6920      	ldr	r0, [r4, #16]
 8004b44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b48:	f104 0314 	add.w	r3, r4, #20
 8004b4c:	f019 091f 	ands.w	r9, r9, #31
 8004b50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004b58:	d02b      	beq.n	8004bb2 <__lshift+0xbe>
 8004b5a:	f1c9 0e20 	rsb	lr, r9, #32
 8004b5e:	468a      	mov	sl, r1
 8004b60:	2200      	movs	r2, #0
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	fa00 f009 	lsl.w	r0, r0, r9
 8004b68:	4310      	orrs	r0, r2
 8004b6a:	f84a 0b04 	str.w	r0, [sl], #4
 8004b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b72:	459c      	cmp	ip, r3
 8004b74:	fa22 f20e 	lsr.w	r2, r2, lr
 8004b78:	d8f3      	bhi.n	8004b62 <__lshift+0x6e>
 8004b7a:	ebac 0304 	sub.w	r3, ip, r4
 8004b7e:	3b15      	subs	r3, #21
 8004b80:	f023 0303 	bic.w	r3, r3, #3
 8004b84:	3304      	adds	r3, #4
 8004b86:	f104 0015 	add.w	r0, r4, #21
 8004b8a:	4560      	cmp	r0, ip
 8004b8c:	bf88      	it	hi
 8004b8e:	2304      	movhi	r3, #4
 8004b90:	50ca      	str	r2, [r1, r3]
 8004b92:	b10a      	cbz	r2, 8004b98 <__lshift+0xa4>
 8004b94:	f108 0602 	add.w	r6, r8, #2
 8004b98:	3e01      	subs	r6, #1
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	612e      	str	r6, [r5, #16]
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	f7ff fde2 	bl	8004768 <_Bfree>
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004baa:	f842 0f04 	str.w	r0, [r2, #4]!
 8004bae:	3301      	adds	r3, #1
 8004bb0:	e7c5      	b.n	8004b3e <__lshift+0x4a>
 8004bb2:	3904      	subs	r1, #4
 8004bb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8004bbc:	459c      	cmp	ip, r3
 8004bbe:	d8f9      	bhi.n	8004bb4 <__lshift+0xc0>
 8004bc0:	e7ea      	b.n	8004b98 <__lshift+0xa4>
 8004bc2:	bf00      	nop
 8004bc4:	08005688 	.word	0x08005688
 8004bc8:	08005699 	.word	0x08005699

08004bcc <__mcmp>:
 8004bcc:	690a      	ldr	r2, [r1, #16]
 8004bce:	4603      	mov	r3, r0
 8004bd0:	6900      	ldr	r0, [r0, #16]
 8004bd2:	1a80      	subs	r0, r0, r2
 8004bd4:	b530      	push	{r4, r5, lr}
 8004bd6:	d10e      	bne.n	8004bf6 <__mcmp+0x2a>
 8004bd8:	3314      	adds	r3, #20
 8004bda:	3114      	adds	r1, #20
 8004bdc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004be0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004be4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004be8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004bec:	4295      	cmp	r5, r2
 8004bee:	d003      	beq.n	8004bf8 <__mcmp+0x2c>
 8004bf0:	d205      	bcs.n	8004bfe <__mcmp+0x32>
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	bd30      	pop	{r4, r5, pc}
 8004bf8:	42a3      	cmp	r3, r4
 8004bfa:	d3f3      	bcc.n	8004be4 <__mcmp+0x18>
 8004bfc:	e7fb      	b.n	8004bf6 <__mcmp+0x2a>
 8004bfe:	2001      	movs	r0, #1
 8004c00:	e7f9      	b.n	8004bf6 <__mcmp+0x2a>
	...

08004c04 <__mdiff>:
 8004c04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c08:	4689      	mov	r9, r1
 8004c0a:	4606      	mov	r6, r0
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	4648      	mov	r0, r9
 8004c10:	4614      	mov	r4, r2
 8004c12:	f7ff ffdb 	bl	8004bcc <__mcmp>
 8004c16:	1e05      	subs	r5, r0, #0
 8004c18:	d112      	bne.n	8004c40 <__mdiff+0x3c>
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	f7ff fd63 	bl	80046e8 <_Balloc>
 8004c22:	4602      	mov	r2, r0
 8004c24:	b928      	cbnz	r0, 8004c32 <__mdiff+0x2e>
 8004c26:	4b3f      	ldr	r3, [pc, #252]	@ (8004d24 <__mdiff+0x120>)
 8004c28:	f240 2137 	movw	r1, #567	@ 0x237
 8004c2c:	483e      	ldr	r0, [pc, #248]	@ (8004d28 <__mdiff+0x124>)
 8004c2e:	f000 fb67 	bl	8005300 <__assert_func>
 8004c32:	2301      	movs	r3, #1
 8004c34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004c38:	4610      	mov	r0, r2
 8004c3a:	b003      	add	sp, #12
 8004c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c40:	bfbc      	itt	lt
 8004c42:	464b      	movlt	r3, r9
 8004c44:	46a1      	movlt	r9, r4
 8004c46:	4630      	mov	r0, r6
 8004c48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004c4c:	bfba      	itte	lt
 8004c4e:	461c      	movlt	r4, r3
 8004c50:	2501      	movlt	r5, #1
 8004c52:	2500      	movge	r5, #0
 8004c54:	f7ff fd48 	bl	80046e8 <_Balloc>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	b918      	cbnz	r0, 8004c64 <__mdiff+0x60>
 8004c5c:	4b31      	ldr	r3, [pc, #196]	@ (8004d24 <__mdiff+0x120>)
 8004c5e:	f240 2145 	movw	r1, #581	@ 0x245
 8004c62:	e7e3      	b.n	8004c2c <__mdiff+0x28>
 8004c64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004c68:	6926      	ldr	r6, [r4, #16]
 8004c6a:	60c5      	str	r5, [r0, #12]
 8004c6c:	f109 0310 	add.w	r3, r9, #16
 8004c70:	f109 0514 	add.w	r5, r9, #20
 8004c74:	f104 0e14 	add.w	lr, r4, #20
 8004c78:	f100 0b14 	add.w	fp, r0, #20
 8004c7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004c80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004c84:	9301      	str	r3, [sp, #4]
 8004c86:	46d9      	mov	r9, fp
 8004c88:	f04f 0c00 	mov.w	ip, #0
 8004c8c:	9b01      	ldr	r3, [sp, #4]
 8004c8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004c92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004c96:	9301      	str	r3, [sp, #4]
 8004c98:	fa1f f38a 	uxth.w	r3, sl
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	b283      	uxth	r3, r0
 8004ca0:	1acb      	subs	r3, r1, r3
 8004ca2:	0c00      	lsrs	r0, r0, #16
 8004ca4:	4463      	add	r3, ip
 8004ca6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004caa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004cb4:	4576      	cmp	r6, lr
 8004cb6:	f849 3b04 	str.w	r3, [r9], #4
 8004cba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004cbe:	d8e5      	bhi.n	8004c8c <__mdiff+0x88>
 8004cc0:	1b33      	subs	r3, r6, r4
 8004cc2:	3b15      	subs	r3, #21
 8004cc4:	f023 0303 	bic.w	r3, r3, #3
 8004cc8:	3415      	adds	r4, #21
 8004cca:	3304      	adds	r3, #4
 8004ccc:	42a6      	cmp	r6, r4
 8004cce:	bf38      	it	cc
 8004cd0:	2304      	movcc	r3, #4
 8004cd2:	441d      	add	r5, r3
 8004cd4:	445b      	add	r3, fp
 8004cd6:	461e      	mov	r6, r3
 8004cd8:	462c      	mov	r4, r5
 8004cda:	4544      	cmp	r4, r8
 8004cdc:	d30e      	bcc.n	8004cfc <__mdiff+0xf8>
 8004cde:	f108 0103 	add.w	r1, r8, #3
 8004ce2:	1b49      	subs	r1, r1, r5
 8004ce4:	f021 0103 	bic.w	r1, r1, #3
 8004ce8:	3d03      	subs	r5, #3
 8004cea:	45a8      	cmp	r8, r5
 8004cec:	bf38      	it	cc
 8004cee:	2100      	movcc	r1, #0
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004cf6:	b191      	cbz	r1, 8004d1e <__mdiff+0x11a>
 8004cf8:	6117      	str	r7, [r2, #16]
 8004cfa:	e79d      	b.n	8004c38 <__mdiff+0x34>
 8004cfc:	f854 1b04 	ldr.w	r1, [r4], #4
 8004d00:	46e6      	mov	lr, ip
 8004d02:	0c08      	lsrs	r0, r1, #16
 8004d04:	fa1c fc81 	uxtah	ip, ip, r1
 8004d08:	4471      	add	r1, lr
 8004d0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004d0e:	b289      	uxth	r1, r1
 8004d10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004d14:	f846 1b04 	str.w	r1, [r6], #4
 8004d18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004d1c:	e7dd      	b.n	8004cda <__mdiff+0xd6>
 8004d1e:	3f01      	subs	r7, #1
 8004d20:	e7e7      	b.n	8004cf2 <__mdiff+0xee>
 8004d22:	bf00      	nop
 8004d24:	08005688 	.word	0x08005688
 8004d28:	08005699 	.word	0x08005699

08004d2c <__d2b>:
 8004d2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004d30:	460f      	mov	r7, r1
 8004d32:	2101      	movs	r1, #1
 8004d34:	ec59 8b10 	vmov	r8, r9, d0
 8004d38:	4616      	mov	r6, r2
 8004d3a:	f7ff fcd5 	bl	80046e8 <_Balloc>
 8004d3e:	4604      	mov	r4, r0
 8004d40:	b930      	cbnz	r0, 8004d50 <__d2b+0x24>
 8004d42:	4602      	mov	r2, r0
 8004d44:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <__d2b+0xa8>)
 8004d46:	4824      	ldr	r0, [pc, #144]	@ (8004dd8 <__d2b+0xac>)
 8004d48:	f240 310f 	movw	r1, #783	@ 0x30f
 8004d4c:	f000 fad8 	bl	8005300 <__assert_func>
 8004d50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004d54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d58:	b10d      	cbz	r5, 8004d5e <__d2b+0x32>
 8004d5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d5e:	9301      	str	r3, [sp, #4]
 8004d60:	f1b8 0300 	subs.w	r3, r8, #0
 8004d64:	d023      	beq.n	8004dae <__d2b+0x82>
 8004d66:	4668      	mov	r0, sp
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	f7ff fd84 	bl	8004876 <__lo0bits>
 8004d6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004d72:	b1d0      	cbz	r0, 8004daa <__d2b+0x7e>
 8004d74:	f1c0 0320 	rsb	r3, r0, #32
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	430b      	orrs	r3, r1
 8004d7e:	40c2      	lsrs	r2, r0
 8004d80:	6163      	str	r3, [r4, #20]
 8004d82:	9201      	str	r2, [sp, #4]
 8004d84:	9b01      	ldr	r3, [sp, #4]
 8004d86:	61a3      	str	r3, [r4, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	bf0c      	ite	eq
 8004d8c:	2201      	moveq	r2, #1
 8004d8e:	2202      	movne	r2, #2
 8004d90:	6122      	str	r2, [r4, #16]
 8004d92:	b1a5      	cbz	r5, 8004dbe <__d2b+0x92>
 8004d94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004d98:	4405      	add	r5, r0
 8004d9a:	603d      	str	r5, [r7, #0]
 8004d9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004da0:	6030      	str	r0, [r6, #0]
 8004da2:	4620      	mov	r0, r4
 8004da4:	b003      	add	sp, #12
 8004da6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004daa:	6161      	str	r1, [r4, #20]
 8004dac:	e7ea      	b.n	8004d84 <__d2b+0x58>
 8004dae:	a801      	add	r0, sp, #4
 8004db0:	f7ff fd61 	bl	8004876 <__lo0bits>
 8004db4:	9b01      	ldr	r3, [sp, #4]
 8004db6:	6163      	str	r3, [r4, #20]
 8004db8:	3020      	adds	r0, #32
 8004dba:	2201      	movs	r2, #1
 8004dbc:	e7e8      	b.n	8004d90 <__d2b+0x64>
 8004dbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004dc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004dc6:	6038      	str	r0, [r7, #0]
 8004dc8:	6918      	ldr	r0, [r3, #16]
 8004dca:	f7ff fd35 	bl	8004838 <__hi0bits>
 8004dce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004dd2:	e7e5      	b.n	8004da0 <__d2b+0x74>
 8004dd4:	08005688 	.word	0x08005688
 8004dd8:	08005699 	.word	0x08005699

08004ddc <__sfputc_r>:
 8004ddc:	6893      	ldr	r3, [r2, #8]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	b410      	push	{r4}
 8004de4:	6093      	str	r3, [r2, #8]
 8004de6:	da08      	bge.n	8004dfa <__sfputc_r+0x1e>
 8004de8:	6994      	ldr	r4, [r2, #24]
 8004dea:	42a3      	cmp	r3, r4
 8004dec:	db01      	blt.n	8004df2 <__sfputc_r+0x16>
 8004dee:	290a      	cmp	r1, #10
 8004df0:	d103      	bne.n	8004dfa <__sfputc_r+0x1e>
 8004df2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004df6:	f000 b9df 	b.w	80051b8 <__swbuf_r>
 8004dfa:	6813      	ldr	r3, [r2, #0]
 8004dfc:	1c58      	adds	r0, r3, #1
 8004dfe:	6010      	str	r0, [r2, #0]
 8004e00:	7019      	strb	r1, [r3, #0]
 8004e02:	4608      	mov	r0, r1
 8004e04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <__sfputs_r>:
 8004e0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0c:	4606      	mov	r6, r0
 8004e0e:	460f      	mov	r7, r1
 8004e10:	4614      	mov	r4, r2
 8004e12:	18d5      	adds	r5, r2, r3
 8004e14:	42ac      	cmp	r4, r5
 8004e16:	d101      	bne.n	8004e1c <__sfputs_r+0x12>
 8004e18:	2000      	movs	r0, #0
 8004e1a:	e007      	b.n	8004e2c <__sfputs_r+0x22>
 8004e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e20:	463a      	mov	r2, r7
 8004e22:	4630      	mov	r0, r6
 8004e24:	f7ff ffda 	bl	8004ddc <__sfputc_r>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d1f3      	bne.n	8004e14 <__sfputs_r+0xa>
 8004e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e30 <_vfiprintf_r>:
 8004e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e34:	460d      	mov	r5, r1
 8004e36:	b09d      	sub	sp, #116	@ 0x74
 8004e38:	4614      	mov	r4, r2
 8004e3a:	4698      	mov	r8, r3
 8004e3c:	4606      	mov	r6, r0
 8004e3e:	b118      	cbz	r0, 8004e48 <_vfiprintf_r+0x18>
 8004e40:	6a03      	ldr	r3, [r0, #32]
 8004e42:	b90b      	cbnz	r3, 8004e48 <_vfiprintf_r+0x18>
 8004e44:	f7fe fbdc 	bl	8003600 <__sinit>
 8004e48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e4a:	07d9      	lsls	r1, r3, #31
 8004e4c:	d405      	bmi.n	8004e5a <_vfiprintf_r+0x2a>
 8004e4e:	89ab      	ldrh	r3, [r5, #12]
 8004e50:	059a      	lsls	r2, r3, #22
 8004e52:	d402      	bmi.n	8004e5a <_vfiprintf_r+0x2a>
 8004e54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e56:	f7fe fcdc 	bl	8003812 <__retarget_lock_acquire_recursive>
 8004e5a:	89ab      	ldrh	r3, [r5, #12]
 8004e5c:	071b      	lsls	r3, r3, #28
 8004e5e:	d501      	bpl.n	8004e64 <_vfiprintf_r+0x34>
 8004e60:	692b      	ldr	r3, [r5, #16]
 8004e62:	b99b      	cbnz	r3, 8004e8c <_vfiprintf_r+0x5c>
 8004e64:	4629      	mov	r1, r5
 8004e66:	4630      	mov	r0, r6
 8004e68:	f000 f9e4 	bl	8005234 <__swsetup_r>
 8004e6c:	b170      	cbz	r0, 8004e8c <_vfiprintf_r+0x5c>
 8004e6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e70:	07dc      	lsls	r4, r3, #31
 8004e72:	d504      	bpl.n	8004e7e <_vfiprintf_r+0x4e>
 8004e74:	f04f 30ff 	mov.w	r0, #4294967295
 8004e78:	b01d      	add	sp, #116	@ 0x74
 8004e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e7e:	89ab      	ldrh	r3, [r5, #12]
 8004e80:	0598      	lsls	r0, r3, #22
 8004e82:	d4f7      	bmi.n	8004e74 <_vfiprintf_r+0x44>
 8004e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e86:	f7fe fcc5 	bl	8003814 <__retarget_lock_release_recursive>
 8004e8a:	e7f3      	b.n	8004e74 <_vfiprintf_r+0x44>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e90:	2320      	movs	r3, #32
 8004e92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e9a:	2330      	movs	r3, #48	@ 0x30
 8004e9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800504c <_vfiprintf_r+0x21c>
 8004ea0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ea4:	f04f 0901 	mov.w	r9, #1
 8004ea8:	4623      	mov	r3, r4
 8004eaa:	469a      	mov	sl, r3
 8004eac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004eb0:	b10a      	cbz	r2, 8004eb6 <_vfiprintf_r+0x86>
 8004eb2:	2a25      	cmp	r2, #37	@ 0x25
 8004eb4:	d1f9      	bne.n	8004eaa <_vfiprintf_r+0x7a>
 8004eb6:	ebba 0b04 	subs.w	fp, sl, r4
 8004eba:	d00b      	beq.n	8004ed4 <_vfiprintf_r+0xa4>
 8004ebc:	465b      	mov	r3, fp
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	4630      	mov	r0, r6
 8004ec4:	f7ff ffa1 	bl	8004e0a <__sfputs_r>
 8004ec8:	3001      	adds	r0, #1
 8004eca:	f000 80a7 	beq.w	800501c <_vfiprintf_r+0x1ec>
 8004ece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ed0:	445a      	add	r2, fp
 8004ed2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f000 809f 	beq.w	800501c <_vfiprintf_r+0x1ec>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ee8:	f10a 0a01 	add.w	sl, sl, #1
 8004eec:	9304      	str	r3, [sp, #16]
 8004eee:	9307      	str	r3, [sp, #28]
 8004ef0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ef4:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ef6:	4654      	mov	r4, sl
 8004ef8:	2205      	movs	r2, #5
 8004efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004efe:	4853      	ldr	r0, [pc, #332]	@ (800504c <_vfiprintf_r+0x21c>)
 8004f00:	f7fb f986 	bl	8000210 <memchr>
 8004f04:	9a04      	ldr	r2, [sp, #16]
 8004f06:	b9d8      	cbnz	r0, 8004f40 <_vfiprintf_r+0x110>
 8004f08:	06d1      	lsls	r1, r2, #27
 8004f0a:	bf44      	itt	mi
 8004f0c:	2320      	movmi	r3, #32
 8004f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f12:	0713      	lsls	r3, r2, #28
 8004f14:	bf44      	itt	mi
 8004f16:	232b      	movmi	r3, #43	@ 0x2b
 8004f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8004f20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f22:	d015      	beq.n	8004f50 <_vfiprintf_r+0x120>
 8004f24:	9a07      	ldr	r2, [sp, #28]
 8004f26:	4654      	mov	r4, sl
 8004f28:	2000      	movs	r0, #0
 8004f2a:	f04f 0c0a 	mov.w	ip, #10
 8004f2e:	4621      	mov	r1, r4
 8004f30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f34:	3b30      	subs	r3, #48	@ 0x30
 8004f36:	2b09      	cmp	r3, #9
 8004f38:	d94b      	bls.n	8004fd2 <_vfiprintf_r+0x1a2>
 8004f3a:	b1b0      	cbz	r0, 8004f6a <_vfiprintf_r+0x13a>
 8004f3c:	9207      	str	r2, [sp, #28]
 8004f3e:	e014      	b.n	8004f6a <_vfiprintf_r+0x13a>
 8004f40:	eba0 0308 	sub.w	r3, r0, r8
 8004f44:	fa09 f303 	lsl.w	r3, r9, r3
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	9304      	str	r3, [sp, #16]
 8004f4c:	46a2      	mov	sl, r4
 8004f4e:	e7d2      	b.n	8004ef6 <_vfiprintf_r+0xc6>
 8004f50:	9b03      	ldr	r3, [sp, #12]
 8004f52:	1d19      	adds	r1, r3, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	9103      	str	r1, [sp, #12]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	bfbb      	ittet	lt
 8004f5c:	425b      	neglt	r3, r3
 8004f5e:	f042 0202 	orrlt.w	r2, r2, #2
 8004f62:	9307      	strge	r3, [sp, #28]
 8004f64:	9307      	strlt	r3, [sp, #28]
 8004f66:	bfb8      	it	lt
 8004f68:	9204      	strlt	r2, [sp, #16]
 8004f6a:	7823      	ldrb	r3, [r4, #0]
 8004f6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f6e:	d10a      	bne.n	8004f86 <_vfiprintf_r+0x156>
 8004f70:	7863      	ldrb	r3, [r4, #1]
 8004f72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f74:	d132      	bne.n	8004fdc <_vfiprintf_r+0x1ac>
 8004f76:	9b03      	ldr	r3, [sp, #12]
 8004f78:	1d1a      	adds	r2, r3, #4
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	9203      	str	r2, [sp, #12]
 8004f7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f82:	3402      	adds	r4, #2
 8004f84:	9305      	str	r3, [sp, #20]
 8004f86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800505c <_vfiprintf_r+0x22c>
 8004f8a:	7821      	ldrb	r1, [r4, #0]
 8004f8c:	2203      	movs	r2, #3
 8004f8e:	4650      	mov	r0, sl
 8004f90:	f7fb f93e 	bl	8000210 <memchr>
 8004f94:	b138      	cbz	r0, 8004fa6 <_vfiprintf_r+0x176>
 8004f96:	9b04      	ldr	r3, [sp, #16]
 8004f98:	eba0 000a 	sub.w	r0, r0, sl
 8004f9c:	2240      	movs	r2, #64	@ 0x40
 8004f9e:	4082      	lsls	r2, r0
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	3401      	adds	r4, #1
 8004fa4:	9304      	str	r3, [sp, #16]
 8004fa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004faa:	4829      	ldr	r0, [pc, #164]	@ (8005050 <_vfiprintf_r+0x220>)
 8004fac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004fb0:	2206      	movs	r2, #6
 8004fb2:	f7fb f92d 	bl	8000210 <memchr>
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d03f      	beq.n	800503a <_vfiprintf_r+0x20a>
 8004fba:	4b26      	ldr	r3, [pc, #152]	@ (8005054 <_vfiprintf_r+0x224>)
 8004fbc:	bb1b      	cbnz	r3, 8005006 <_vfiprintf_r+0x1d6>
 8004fbe:	9b03      	ldr	r3, [sp, #12]
 8004fc0:	3307      	adds	r3, #7
 8004fc2:	f023 0307 	bic.w	r3, r3, #7
 8004fc6:	3308      	adds	r3, #8
 8004fc8:	9303      	str	r3, [sp, #12]
 8004fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fcc:	443b      	add	r3, r7
 8004fce:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fd0:	e76a      	b.n	8004ea8 <_vfiprintf_r+0x78>
 8004fd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	2001      	movs	r0, #1
 8004fda:	e7a8      	b.n	8004f2e <_vfiprintf_r+0xfe>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	3401      	adds	r4, #1
 8004fe0:	9305      	str	r3, [sp, #20]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	f04f 0c0a 	mov.w	ip, #10
 8004fe8:	4620      	mov	r0, r4
 8004fea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fee:	3a30      	subs	r2, #48	@ 0x30
 8004ff0:	2a09      	cmp	r2, #9
 8004ff2:	d903      	bls.n	8004ffc <_vfiprintf_r+0x1cc>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0c6      	beq.n	8004f86 <_vfiprintf_r+0x156>
 8004ff8:	9105      	str	r1, [sp, #20]
 8004ffa:	e7c4      	b.n	8004f86 <_vfiprintf_r+0x156>
 8004ffc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005000:	4604      	mov	r4, r0
 8005002:	2301      	movs	r3, #1
 8005004:	e7f0      	b.n	8004fe8 <_vfiprintf_r+0x1b8>
 8005006:	ab03      	add	r3, sp, #12
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	462a      	mov	r2, r5
 800500c:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <_vfiprintf_r+0x228>)
 800500e:	a904      	add	r1, sp, #16
 8005010:	4630      	mov	r0, r6
 8005012:	f7fd feb3 	bl	8002d7c <_printf_float>
 8005016:	4607      	mov	r7, r0
 8005018:	1c78      	adds	r0, r7, #1
 800501a:	d1d6      	bne.n	8004fca <_vfiprintf_r+0x19a>
 800501c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800501e:	07d9      	lsls	r1, r3, #31
 8005020:	d405      	bmi.n	800502e <_vfiprintf_r+0x1fe>
 8005022:	89ab      	ldrh	r3, [r5, #12]
 8005024:	059a      	lsls	r2, r3, #22
 8005026:	d402      	bmi.n	800502e <_vfiprintf_r+0x1fe>
 8005028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800502a:	f7fe fbf3 	bl	8003814 <__retarget_lock_release_recursive>
 800502e:	89ab      	ldrh	r3, [r5, #12]
 8005030:	065b      	lsls	r3, r3, #25
 8005032:	f53f af1f 	bmi.w	8004e74 <_vfiprintf_r+0x44>
 8005036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005038:	e71e      	b.n	8004e78 <_vfiprintf_r+0x48>
 800503a:	ab03      	add	r3, sp, #12
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	462a      	mov	r2, r5
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <_vfiprintf_r+0x228>)
 8005042:	a904      	add	r1, sp, #16
 8005044:	4630      	mov	r0, r6
 8005046:	f7fe f931 	bl	80032ac <_printf_i>
 800504a:	e7e4      	b.n	8005016 <_vfiprintf_r+0x1e6>
 800504c:	080056f2 	.word	0x080056f2
 8005050:	080056fc 	.word	0x080056fc
 8005054:	08002d7d 	.word	0x08002d7d
 8005058:	08004e0b 	.word	0x08004e0b
 800505c:	080056f8 	.word	0x080056f8

08005060 <__sflush_r>:
 8005060:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005068:	0716      	lsls	r6, r2, #28
 800506a:	4605      	mov	r5, r0
 800506c:	460c      	mov	r4, r1
 800506e:	d454      	bmi.n	800511a <__sflush_r+0xba>
 8005070:	684b      	ldr	r3, [r1, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	dc02      	bgt.n	800507c <__sflush_r+0x1c>
 8005076:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005078:	2b00      	cmp	r3, #0
 800507a:	dd48      	ble.n	800510e <__sflush_r+0xae>
 800507c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800507e:	2e00      	cmp	r6, #0
 8005080:	d045      	beq.n	800510e <__sflush_r+0xae>
 8005082:	2300      	movs	r3, #0
 8005084:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005088:	682f      	ldr	r7, [r5, #0]
 800508a:	6a21      	ldr	r1, [r4, #32]
 800508c:	602b      	str	r3, [r5, #0]
 800508e:	d030      	beq.n	80050f2 <__sflush_r+0x92>
 8005090:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005092:	89a3      	ldrh	r3, [r4, #12]
 8005094:	0759      	lsls	r1, r3, #29
 8005096:	d505      	bpl.n	80050a4 <__sflush_r+0x44>
 8005098:	6863      	ldr	r3, [r4, #4]
 800509a:	1ad2      	subs	r2, r2, r3
 800509c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800509e:	b10b      	cbz	r3, 80050a4 <__sflush_r+0x44>
 80050a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050a2:	1ad2      	subs	r2, r2, r3
 80050a4:	2300      	movs	r3, #0
 80050a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80050a8:	6a21      	ldr	r1, [r4, #32]
 80050aa:	4628      	mov	r0, r5
 80050ac:	47b0      	blx	r6
 80050ae:	1c43      	adds	r3, r0, #1
 80050b0:	89a3      	ldrh	r3, [r4, #12]
 80050b2:	d106      	bne.n	80050c2 <__sflush_r+0x62>
 80050b4:	6829      	ldr	r1, [r5, #0]
 80050b6:	291d      	cmp	r1, #29
 80050b8:	d82b      	bhi.n	8005112 <__sflush_r+0xb2>
 80050ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005164 <__sflush_r+0x104>)
 80050bc:	40ca      	lsrs	r2, r1
 80050be:	07d6      	lsls	r6, r2, #31
 80050c0:	d527      	bpl.n	8005112 <__sflush_r+0xb2>
 80050c2:	2200      	movs	r2, #0
 80050c4:	6062      	str	r2, [r4, #4]
 80050c6:	04d9      	lsls	r1, r3, #19
 80050c8:	6922      	ldr	r2, [r4, #16]
 80050ca:	6022      	str	r2, [r4, #0]
 80050cc:	d504      	bpl.n	80050d8 <__sflush_r+0x78>
 80050ce:	1c42      	adds	r2, r0, #1
 80050d0:	d101      	bne.n	80050d6 <__sflush_r+0x76>
 80050d2:	682b      	ldr	r3, [r5, #0]
 80050d4:	b903      	cbnz	r3, 80050d8 <__sflush_r+0x78>
 80050d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80050d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050da:	602f      	str	r7, [r5, #0]
 80050dc:	b1b9      	cbz	r1, 800510e <__sflush_r+0xae>
 80050de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80050e2:	4299      	cmp	r1, r3
 80050e4:	d002      	beq.n	80050ec <__sflush_r+0x8c>
 80050e6:	4628      	mov	r0, r5
 80050e8:	f7ff f9fe 	bl	80044e8 <_free_r>
 80050ec:	2300      	movs	r3, #0
 80050ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80050f0:	e00d      	b.n	800510e <__sflush_r+0xae>
 80050f2:	2301      	movs	r3, #1
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b0      	blx	r6
 80050f8:	4602      	mov	r2, r0
 80050fa:	1c50      	adds	r0, r2, #1
 80050fc:	d1c9      	bne.n	8005092 <__sflush_r+0x32>
 80050fe:	682b      	ldr	r3, [r5, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0c6      	beq.n	8005092 <__sflush_r+0x32>
 8005104:	2b1d      	cmp	r3, #29
 8005106:	d001      	beq.n	800510c <__sflush_r+0xac>
 8005108:	2b16      	cmp	r3, #22
 800510a:	d11e      	bne.n	800514a <__sflush_r+0xea>
 800510c:	602f      	str	r7, [r5, #0]
 800510e:	2000      	movs	r0, #0
 8005110:	e022      	b.n	8005158 <__sflush_r+0xf8>
 8005112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005116:	b21b      	sxth	r3, r3
 8005118:	e01b      	b.n	8005152 <__sflush_r+0xf2>
 800511a:	690f      	ldr	r7, [r1, #16]
 800511c:	2f00      	cmp	r7, #0
 800511e:	d0f6      	beq.n	800510e <__sflush_r+0xae>
 8005120:	0793      	lsls	r3, r2, #30
 8005122:	680e      	ldr	r6, [r1, #0]
 8005124:	bf08      	it	eq
 8005126:	694b      	ldreq	r3, [r1, #20]
 8005128:	600f      	str	r7, [r1, #0]
 800512a:	bf18      	it	ne
 800512c:	2300      	movne	r3, #0
 800512e:	eba6 0807 	sub.w	r8, r6, r7
 8005132:	608b      	str	r3, [r1, #8]
 8005134:	f1b8 0f00 	cmp.w	r8, #0
 8005138:	dde9      	ble.n	800510e <__sflush_r+0xae>
 800513a:	6a21      	ldr	r1, [r4, #32]
 800513c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800513e:	4643      	mov	r3, r8
 8005140:	463a      	mov	r2, r7
 8005142:	4628      	mov	r0, r5
 8005144:	47b0      	blx	r6
 8005146:	2800      	cmp	r0, #0
 8005148:	dc08      	bgt.n	800515c <__sflush_r+0xfc>
 800514a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800514e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005152:	81a3      	strh	r3, [r4, #12]
 8005154:	f04f 30ff 	mov.w	r0, #4294967295
 8005158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800515c:	4407      	add	r7, r0
 800515e:	eba8 0800 	sub.w	r8, r8, r0
 8005162:	e7e7      	b.n	8005134 <__sflush_r+0xd4>
 8005164:	20400001 	.word	0x20400001

08005168 <_fflush_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	690b      	ldr	r3, [r1, #16]
 800516c:	4605      	mov	r5, r0
 800516e:	460c      	mov	r4, r1
 8005170:	b913      	cbnz	r3, 8005178 <_fflush_r+0x10>
 8005172:	2500      	movs	r5, #0
 8005174:	4628      	mov	r0, r5
 8005176:	bd38      	pop	{r3, r4, r5, pc}
 8005178:	b118      	cbz	r0, 8005182 <_fflush_r+0x1a>
 800517a:	6a03      	ldr	r3, [r0, #32]
 800517c:	b90b      	cbnz	r3, 8005182 <_fflush_r+0x1a>
 800517e:	f7fe fa3f 	bl	8003600 <__sinit>
 8005182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d0f3      	beq.n	8005172 <_fflush_r+0xa>
 800518a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800518c:	07d0      	lsls	r0, r2, #31
 800518e:	d404      	bmi.n	800519a <_fflush_r+0x32>
 8005190:	0599      	lsls	r1, r3, #22
 8005192:	d402      	bmi.n	800519a <_fflush_r+0x32>
 8005194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005196:	f7fe fb3c 	bl	8003812 <__retarget_lock_acquire_recursive>
 800519a:	4628      	mov	r0, r5
 800519c:	4621      	mov	r1, r4
 800519e:	f7ff ff5f 	bl	8005060 <__sflush_r>
 80051a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051a4:	07da      	lsls	r2, r3, #31
 80051a6:	4605      	mov	r5, r0
 80051a8:	d4e4      	bmi.n	8005174 <_fflush_r+0xc>
 80051aa:	89a3      	ldrh	r3, [r4, #12]
 80051ac:	059b      	lsls	r3, r3, #22
 80051ae:	d4e1      	bmi.n	8005174 <_fflush_r+0xc>
 80051b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051b2:	f7fe fb2f 	bl	8003814 <__retarget_lock_release_recursive>
 80051b6:	e7dd      	b.n	8005174 <_fflush_r+0xc>

080051b8 <__swbuf_r>:
 80051b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ba:	460e      	mov	r6, r1
 80051bc:	4614      	mov	r4, r2
 80051be:	4605      	mov	r5, r0
 80051c0:	b118      	cbz	r0, 80051ca <__swbuf_r+0x12>
 80051c2:	6a03      	ldr	r3, [r0, #32]
 80051c4:	b90b      	cbnz	r3, 80051ca <__swbuf_r+0x12>
 80051c6:	f7fe fa1b 	bl	8003600 <__sinit>
 80051ca:	69a3      	ldr	r3, [r4, #24]
 80051cc:	60a3      	str	r3, [r4, #8]
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	071a      	lsls	r2, r3, #28
 80051d2:	d501      	bpl.n	80051d8 <__swbuf_r+0x20>
 80051d4:	6923      	ldr	r3, [r4, #16]
 80051d6:	b943      	cbnz	r3, 80051ea <__swbuf_r+0x32>
 80051d8:	4621      	mov	r1, r4
 80051da:	4628      	mov	r0, r5
 80051dc:	f000 f82a 	bl	8005234 <__swsetup_r>
 80051e0:	b118      	cbz	r0, 80051ea <__swbuf_r+0x32>
 80051e2:	f04f 37ff 	mov.w	r7, #4294967295
 80051e6:	4638      	mov	r0, r7
 80051e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051ea:	6823      	ldr	r3, [r4, #0]
 80051ec:	6922      	ldr	r2, [r4, #16]
 80051ee:	1a98      	subs	r0, r3, r2
 80051f0:	6963      	ldr	r3, [r4, #20]
 80051f2:	b2f6      	uxtb	r6, r6
 80051f4:	4283      	cmp	r3, r0
 80051f6:	4637      	mov	r7, r6
 80051f8:	dc05      	bgt.n	8005206 <__swbuf_r+0x4e>
 80051fa:	4621      	mov	r1, r4
 80051fc:	4628      	mov	r0, r5
 80051fe:	f7ff ffb3 	bl	8005168 <_fflush_r>
 8005202:	2800      	cmp	r0, #0
 8005204:	d1ed      	bne.n	80051e2 <__swbuf_r+0x2a>
 8005206:	68a3      	ldr	r3, [r4, #8]
 8005208:	3b01      	subs	r3, #1
 800520a:	60a3      	str	r3, [r4, #8]
 800520c:	6823      	ldr	r3, [r4, #0]
 800520e:	1c5a      	adds	r2, r3, #1
 8005210:	6022      	str	r2, [r4, #0]
 8005212:	701e      	strb	r6, [r3, #0]
 8005214:	6962      	ldr	r2, [r4, #20]
 8005216:	1c43      	adds	r3, r0, #1
 8005218:	429a      	cmp	r2, r3
 800521a:	d004      	beq.n	8005226 <__swbuf_r+0x6e>
 800521c:	89a3      	ldrh	r3, [r4, #12]
 800521e:	07db      	lsls	r3, r3, #31
 8005220:	d5e1      	bpl.n	80051e6 <__swbuf_r+0x2e>
 8005222:	2e0a      	cmp	r6, #10
 8005224:	d1df      	bne.n	80051e6 <__swbuf_r+0x2e>
 8005226:	4621      	mov	r1, r4
 8005228:	4628      	mov	r0, r5
 800522a:	f7ff ff9d 	bl	8005168 <_fflush_r>
 800522e:	2800      	cmp	r0, #0
 8005230:	d0d9      	beq.n	80051e6 <__swbuf_r+0x2e>
 8005232:	e7d6      	b.n	80051e2 <__swbuf_r+0x2a>

08005234 <__swsetup_r>:
 8005234:	b538      	push	{r3, r4, r5, lr}
 8005236:	4b29      	ldr	r3, [pc, #164]	@ (80052dc <__swsetup_r+0xa8>)
 8005238:	4605      	mov	r5, r0
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	460c      	mov	r4, r1
 800523e:	b118      	cbz	r0, 8005248 <__swsetup_r+0x14>
 8005240:	6a03      	ldr	r3, [r0, #32]
 8005242:	b90b      	cbnz	r3, 8005248 <__swsetup_r+0x14>
 8005244:	f7fe f9dc 	bl	8003600 <__sinit>
 8005248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800524c:	0719      	lsls	r1, r3, #28
 800524e:	d422      	bmi.n	8005296 <__swsetup_r+0x62>
 8005250:	06da      	lsls	r2, r3, #27
 8005252:	d407      	bmi.n	8005264 <__swsetup_r+0x30>
 8005254:	2209      	movs	r2, #9
 8005256:	602a      	str	r2, [r5, #0]
 8005258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800525c:	81a3      	strh	r3, [r4, #12]
 800525e:	f04f 30ff 	mov.w	r0, #4294967295
 8005262:	e033      	b.n	80052cc <__swsetup_r+0x98>
 8005264:	0758      	lsls	r0, r3, #29
 8005266:	d512      	bpl.n	800528e <__swsetup_r+0x5a>
 8005268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800526a:	b141      	cbz	r1, 800527e <__swsetup_r+0x4a>
 800526c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005270:	4299      	cmp	r1, r3
 8005272:	d002      	beq.n	800527a <__swsetup_r+0x46>
 8005274:	4628      	mov	r0, r5
 8005276:	f7ff f937 	bl	80044e8 <_free_r>
 800527a:	2300      	movs	r3, #0
 800527c:	6363      	str	r3, [r4, #52]	@ 0x34
 800527e:	89a3      	ldrh	r3, [r4, #12]
 8005280:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005284:	81a3      	strh	r3, [r4, #12]
 8005286:	2300      	movs	r3, #0
 8005288:	6063      	str	r3, [r4, #4]
 800528a:	6923      	ldr	r3, [r4, #16]
 800528c:	6023      	str	r3, [r4, #0]
 800528e:	89a3      	ldrh	r3, [r4, #12]
 8005290:	f043 0308 	orr.w	r3, r3, #8
 8005294:	81a3      	strh	r3, [r4, #12]
 8005296:	6923      	ldr	r3, [r4, #16]
 8005298:	b94b      	cbnz	r3, 80052ae <__swsetup_r+0x7a>
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80052a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a4:	d003      	beq.n	80052ae <__swsetup_r+0x7a>
 80052a6:	4621      	mov	r1, r4
 80052a8:	4628      	mov	r0, r5
 80052aa:	f000 f8b3 	bl	8005414 <__smakebuf_r>
 80052ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052b2:	f013 0201 	ands.w	r2, r3, #1
 80052b6:	d00a      	beq.n	80052ce <__swsetup_r+0x9a>
 80052b8:	2200      	movs	r2, #0
 80052ba:	60a2      	str	r2, [r4, #8]
 80052bc:	6962      	ldr	r2, [r4, #20]
 80052be:	4252      	negs	r2, r2
 80052c0:	61a2      	str	r2, [r4, #24]
 80052c2:	6922      	ldr	r2, [r4, #16]
 80052c4:	b942      	cbnz	r2, 80052d8 <__swsetup_r+0xa4>
 80052c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80052ca:	d1c5      	bne.n	8005258 <__swsetup_r+0x24>
 80052cc:	bd38      	pop	{r3, r4, r5, pc}
 80052ce:	0799      	lsls	r1, r3, #30
 80052d0:	bf58      	it	pl
 80052d2:	6962      	ldrpl	r2, [r4, #20]
 80052d4:	60a2      	str	r2, [r4, #8]
 80052d6:	e7f4      	b.n	80052c2 <__swsetup_r+0x8e>
 80052d8:	2000      	movs	r0, #0
 80052da:	e7f7      	b.n	80052cc <__swsetup_r+0x98>
 80052dc:	20000018 	.word	0x20000018

080052e0 <_sbrk_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4d06      	ldr	r5, [pc, #24]	@ (80052fc <_sbrk_r+0x1c>)
 80052e4:	2300      	movs	r3, #0
 80052e6:	4604      	mov	r4, r0
 80052e8:	4608      	mov	r0, r1
 80052ea:	602b      	str	r3, [r5, #0]
 80052ec:	f7fc f888 	bl	8001400 <_sbrk>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_sbrk_r+0x1a>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_sbrk_r+0x1a>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	2000080c 	.word	0x2000080c

08005300 <__assert_func>:
 8005300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005302:	4614      	mov	r4, r2
 8005304:	461a      	mov	r2, r3
 8005306:	4b09      	ldr	r3, [pc, #36]	@ (800532c <__assert_func+0x2c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4605      	mov	r5, r0
 800530c:	68d8      	ldr	r0, [r3, #12]
 800530e:	b14c      	cbz	r4, 8005324 <__assert_func+0x24>
 8005310:	4b07      	ldr	r3, [pc, #28]	@ (8005330 <__assert_func+0x30>)
 8005312:	9100      	str	r1, [sp, #0]
 8005314:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005318:	4906      	ldr	r1, [pc, #24]	@ (8005334 <__assert_func+0x34>)
 800531a:	462b      	mov	r3, r5
 800531c:	f000 f842 	bl	80053a4 <fiprintf>
 8005320:	f000 f8d6 	bl	80054d0 <abort>
 8005324:	4b04      	ldr	r3, [pc, #16]	@ (8005338 <__assert_func+0x38>)
 8005326:	461c      	mov	r4, r3
 8005328:	e7f3      	b.n	8005312 <__assert_func+0x12>
 800532a:	bf00      	nop
 800532c:	20000018 	.word	0x20000018
 8005330:	0800570d 	.word	0x0800570d
 8005334:	0800571a 	.word	0x0800571a
 8005338:	08005748 	.word	0x08005748

0800533c <_calloc_r>:
 800533c:	b570      	push	{r4, r5, r6, lr}
 800533e:	fba1 5402 	umull	r5, r4, r1, r2
 8005342:	b934      	cbnz	r4, 8005352 <_calloc_r+0x16>
 8005344:	4629      	mov	r1, r5
 8005346:	f7ff f943 	bl	80045d0 <_malloc_r>
 800534a:	4606      	mov	r6, r0
 800534c:	b928      	cbnz	r0, 800535a <_calloc_r+0x1e>
 800534e:	4630      	mov	r0, r6
 8005350:	bd70      	pop	{r4, r5, r6, pc}
 8005352:	220c      	movs	r2, #12
 8005354:	6002      	str	r2, [r0, #0]
 8005356:	2600      	movs	r6, #0
 8005358:	e7f9      	b.n	800534e <_calloc_r+0x12>
 800535a:	462a      	mov	r2, r5
 800535c:	4621      	mov	r1, r4
 800535e:	f7fe f9da 	bl	8003716 <memset>
 8005362:	e7f4      	b.n	800534e <_calloc_r+0x12>

08005364 <__ascii_mbtowc>:
 8005364:	b082      	sub	sp, #8
 8005366:	b901      	cbnz	r1, 800536a <__ascii_mbtowc+0x6>
 8005368:	a901      	add	r1, sp, #4
 800536a:	b142      	cbz	r2, 800537e <__ascii_mbtowc+0x1a>
 800536c:	b14b      	cbz	r3, 8005382 <__ascii_mbtowc+0x1e>
 800536e:	7813      	ldrb	r3, [r2, #0]
 8005370:	600b      	str	r3, [r1, #0]
 8005372:	7812      	ldrb	r2, [r2, #0]
 8005374:	1e10      	subs	r0, r2, #0
 8005376:	bf18      	it	ne
 8005378:	2001      	movne	r0, #1
 800537a:	b002      	add	sp, #8
 800537c:	4770      	bx	lr
 800537e:	4610      	mov	r0, r2
 8005380:	e7fb      	b.n	800537a <__ascii_mbtowc+0x16>
 8005382:	f06f 0001 	mvn.w	r0, #1
 8005386:	e7f8      	b.n	800537a <__ascii_mbtowc+0x16>

08005388 <__ascii_wctomb>:
 8005388:	4603      	mov	r3, r0
 800538a:	4608      	mov	r0, r1
 800538c:	b141      	cbz	r1, 80053a0 <__ascii_wctomb+0x18>
 800538e:	2aff      	cmp	r2, #255	@ 0xff
 8005390:	d904      	bls.n	800539c <__ascii_wctomb+0x14>
 8005392:	228a      	movs	r2, #138	@ 0x8a
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	f04f 30ff 	mov.w	r0, #4294967295
 800539a:	4770      	bx	lr
 800539c:	700a      	strb	r2, [r1, #0]
 800539e:	2001      	movs	r0, #1
 80053a0:	4770      	bx	lr
	...

080053a4 <fiprintf>:
 80053a4:	b40e      	push	{r1, r2, r3}
 80053a6:	b503      	push	{r0, r1, lr}
 80053a8:	4601      	mov	r1, r0
 80053aa:	ab03      	add	r3, sp, #12
 80053ac:	4805      	ldr	r0, [pc, #20]	@ (80053c4 <fiprintf+0x20>)
 80053ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80053b2:	6800      	ldr	r0, [r0, #0]
 80053b4:	9301      	str	r3, [sp, #4]
 80053b6:	f7ff fd3b 	bl	8004e30 <_vfiprintf_r>
 80053ba:	b002      	add	sp, #8
 80053bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80053c0:	b003      	add	sp, #12
 80053c2:	4770      	bx	lr
 80053c4:	20000018 	.word	0x20000018

080053c8 <__swhatbuf_r>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	460c      	mov	r4, r1
 80053cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053d0:	2900      	cmp	r1, #0
 80053d2:	b096      	sub	sp, #88	@ 0x58
 80053d4:	4615      	mov	r5, r2
 80053d6:	461e      	mov	r6, r3
 80053d8:	da0d      	bge.n	80053f6 <__swhatbuf_r+0x2e>
 80053da:	89a3      	ldrh	r3, [r4, #12]
 80053dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053e0:	f04f 0100 	mov.w	r1, #0
 80053e4:	bf14      	ite	ne
 80053e6:	2340      	movne	r3, #64	@ 0x40
 80053e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80053ec:	2000      	movs	r0, #0
 80053ee:	6031      	str	r1, [r6, #0]
 80053f0:	602b      	str	r3, [r5, #0]
 80053f2:	b016      	add	sp, #88	@ 0x58
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	466a      	mov	r2, sp
 80053f8:	f000 f848 	bl	800548c <_fstat_r>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	dbec      	blt.n	80053da <__swhatbuf_r+0x12>
 8005400:	9901      	ldr	r1, [sp, #4]
 8005402:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005406:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800540a:	4259      	negs	r1, r3
 800540c:	4159      	adcs	r1, r3
 800540e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005412:	e7eb      	b.n	80053ec <__swhatbuf_r+0x24>

08005414 <__smakebuf_r>:
 8005414:	898b      	ldrh	r3, [r1, #12]
 8005416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005418:	079d      	lsls	r5, r3, #30
 800541a:	4606      	mov	r6, r0
 800541c:	460c      	mov	r4, r1
 800541e:	d507      	bpl.n	8005430 <__smakebuf_r+0x1c>
 8005420:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005424:	6023      	str	r3, [r4, #0]
 8005426:	6123      	str	r3, [r4, #16]
 8005428:	2301      	movs	r3, #1
 800542a:	6163      	str	r3, [r4, #20]
 800542c:	b003      	add	sp, #12
 800542e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005430:	ab01      	add	r3, sp, #4
 8005432:	466a      	mov	r2, sp
 8005434:	f7ff ffc8 	bl	80053c8 <__swhatbuf_r>
 8005438:	9f00      	ldr	r7, [sp, #0]
 800543a:	4605      	mov	r5, r0
 800543c:	4639      	mov	r1, r7
 800543e:	4630      	mov	r0, r6
 8005440:	f7ff f8c6 	bl	80045d0 <_malloc_r>
 8005444:	b948      	cbnz	r0, 800545a <__smakebuf_r+0x46>
 8005446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800544a:	059a      	lsls	r2, r3, #22
 800544c:	d4ee      	bmi.n	800542c <__smakebuf_r+0x18>
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	f043 0302 	orr.w	r3, r3, #2
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	e7e2      	b.n	8005420 <__smakebuf_r+0xc>
 800545a:	89a3      	ldrh	r3, [r4, #12]
 800545c:	6020      	str	r0, [r4, #0]
 800545e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005462:	81a3      	strh	r3, [r4, #12]
 8005464:	9b01      	ldr	r3, [sp, #4]
 8005466:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800546a:	b15b      	cbz	r3, 8005484 <__smakebuf_r+0x70>
 800546c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005470:	4630      	mov	r0, r6
 8005472:	f000 f81d 	bl	80054b0 <_isatty_r>
 8005476:	b128      	cbz	r0, 8005484 <__smakebuf_r+0x70>
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	f023 0303 	bic.w	r3, r3, #3
 800547e:	f043 0301 	orr.w	r3, r3, #1
 8005482:	81a3      	strh	r3, [r4, #12]
 8005484:	89a3      	ldrh	r3, [r4, #12]
 8005486:	431d      	orrs	r5, r3
 8005488:	81a5      	strh	r5, [r4, #12]
 800548a:	e7cf      	b.n	800542c <__smakebuf_r+0x18>

0800548c <_fstat_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4d07      	ldr	r5, [pc, #28]	@ (80054ac <_fstat_r+0x20>)
 8005490:	2300      	movs	r3, #0
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	602b      	str	r3, [r5, #0]
 800549a:	f7fb ff89 	bl	80013b0 <_fstat>
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	d102      	bne.n	80054a8 <_fstat_r+0x1c>
 80054a2:	682b      	ldr	r3, [r5, #0]
 80054a4:	b103      	cbz	r3, 80054a8 <_fstat_r+0x1c>
 80054a6:	6023      	str	r3, [r4, #0]
 80054a8:	bd38      	pop	{r3, r4, r5, pc}
 80054aa:	bf00      	nop
 80054ac:	2000080c 	.word	0x2000080c

080054b0 <_isatty_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4d06      	ldr	r5, [pc, #24]	@ (80054cc <_isatty_r+0x1c>)
 80054b4:	2300      	movs	r3, #0
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	602b      	str	r3, [r5, #0]
 80054bc:	f7fb ff88 	bl	80013d0 <_isatty>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_isatty_r+0x1a>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_isatty_r+0x1a>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	2000080c 	.word	0x2000080c

080054d0 <abort>:
 80054d0:	b508      	push	{r3, lr}
 80054d2:	2006      	movs	r0, #6
 80054d4:	f000 f82c 	bl	8005530 <raise>
 80054d8:	2001      	movs	r0, #1
 80054da:	f7fb ff19 	bl	8001310 <_exit>

080054de <_raise_r>:
 80054de:	291f      	cmp	r1, #31
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	4605      	mov	r5, r0
 80054e4:	460c      	mov	r4, r1
 80054e6:	d904      	bls.n	80054f2 <_raise_r+0x14>
 80054e8:	2316      	movs	r3, #22
 80054ea:	6003      	str	r3, [r0, #0]
 80054ec:	f04f 30ff 	mov.w	r0, #4294967295
 80054f0:	bd38      	pop	{r3, r4, r5, pc}
 80054f2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80054f4:	b112      	cbz	r2, 80054fc <_raise_r+0x1e>
 80054f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80054fa:	b94b      	cbnz	r3, 8005510 <_raise_r+0x32>
 80054fc:	4628      	mov	r0, r5
 80054fe:	f000 f831 	bl	8005564 <_getpid_r>
 8005502:	4622      	mov	r2, r4
 8005504:	4601      	mov	r1, r0
 8005506:	4628      	mov	r0, r5
 8005508:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800550c:	f000 b818 	b.w	8005540 <_kill_r>
 8005510:	2b01      	cmp	r3, #1
 8005512:	d00a      	beq.n	800552a <_raise_r+0x4c>
 8005514:	1c59      	adds	r1, r3, #1
 8005516:	d103      	bne.n	8005520 <_raise_r+0x42>
 8005518:	2316      	movs	r3, #22
 800551a:	6003      	str	r3, [r0, #0]
 800551c:	2001      	movs	r0, #1
 800551e:	e7e7      	b.n	80054f0 <_raise_r+0x12>
 8005520:	2100      	movs	r1, #0
 8005522:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005526:	4620      	mov	r0, r4
 8005528:	4798      	blx	r3
 800552a:	2000      	movs	r0, #0
 800552c:	e7e0      	b.n	80054f0 <_raise_r+0x12>
	...

08005530 <raise>:
 8005530:	4b02      	ldr	r3, [pc, #8]	@ (800553c <raise+0xc>)
 8005532:	4601      	mov	r1, r0
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	f7ff bfd2 	b.w	80054de <_raise_r>
 800553a:	bf00      	nop
 800553c:	20000018 	.word	0x20000018

08005540 <_kill_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	4d07      	ldr	r5, [pc, #28]	@ (8005560 <_kill_r+0x20>)
 8005544:	2300      	movs	r3, #0
 8005546:	4604      	mov	r4, r0
 8005548:	4608      	mov	r0, r1
 800554a:	4611      	mov	r1, r2
 800554c:	602b      	str	r3, [r5, #0]
 800554e:	f7fb fecf 	bl	80012f0 <_kill>
 8005552:	1c43      	adds	r3, r0, #1
 8005554:	d102      	bne.n	800555c <_kill_r+0x1c>
 8005556:	682b      	ldr	r3, [r5, #0]
 8005558:	b103      	cbz	r3, 800555c <_kill_r+0x1c>
 800555a:	6023      	str	r3, [r4, #0]
 800555c:	bd38      	pop	{r3, r4, r5, pc}
 800555e:	bf00      	nop
 8005560:	2000080c 	.word	0x2000080c

08005564 <_getpid_r>:
 8005564:	f7fb bebc 	b.w	80012e0 <_getpid>

08005568 <_init>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	bf00      	nop
 800556c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556e:	bc08      	pop	{r3}
 8005570:	469e      	mov	lr, r3
 8005572:	4770      	bx	lr

08005574 <_fini>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	bf00      	nop
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr
