{"vcs1":{"timestamp_begin":1739197382.862341117, "rt":0.25, "ut":0.09, "st":0.12}}
{"vcselab":{"timestamp_begin":1739197383.195484642, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739197383.510529471, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739197382.583131470}
{"VCS_COMP_START_TIME": 1739197382.583131470}
{"VCS_COMP_END_TIME": 1739197383.728708004}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps top.sv -sverilog ../design/mem.sv mem_test.sv -o simv"}
{"vcs1": {"peak_mem": 308076}}
{"vcselab": {"peak_mem": 174636}}
