INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cbb26989/ece420/ca1/ca1.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cbb26989/ece420/ca1/ca1.srcs/sim_1/new/fa_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/fa_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/ha_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/ha_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/ha_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/ha_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sim_1/new/ha_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ha_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unknown_top
