

================================================================
== Vivado HLS Report for 'polyveck_chknorm'
================================================================
* Date:           Wed Mar 27 17:23:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   26|  3866|   26|  3866|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+---------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |   25|  3865|  5 ~ 773 |          -|          -|        5|    no    |
        | + Loop 1.1  |    3|   770|         3|          -|          -| 1 ~ 256 |    no    |
        +-------------+-----+------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     201|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      78|
|Register         |        -|      -|     130|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     130|     279|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_27_fu_117_p2       |     +    |      0|  0|  12|           3|           1|
    |i_4_fu_141_p2        |     +    |      0|  0|  16|           9|           1|
    |tmp_76_fu_151_p2     |     +    |      0|  0|  19|          12|          12|
    |t_18_fu_188_p2       |     -    |      0|  0|  39|          22|          32|
    |t_fu_161_p2          |     -    |      0|  0|  39|          22|          32|
    |tmp_171_i_fu_194_p2  |   icmp   |      0|  0|  18|          32|          18|
    |tmp_fu_111_p2        |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i_fu_135_p2      |   icmp   |      0|  0|  13|           9|          10|
    |tmp_36_fu_204_p2     |    or    |      0|  0|   2|           1|           1|
    |tmp_170_i_fu_174_p3  |  select  |      0|  0|   2|           1|           2|
    |t_17_fu_182_p2       |    xor   |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 201|         146|         144|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  33|          6|    1|          6|
    |ap_phi_mux_p_0_i_phi_fu_103_p4  |   9|          2|    1|          2|
    |ap_return                       |   9|          2|   32|         64|
    |i_i_reg_88                      |   9|          2|    9|         18|
    |i_reg_65                        |   9|          2|    3|          6|
    |ret_reg_76                      |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  78|         16|   78|        160|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_return_preg             |  32|   0|   32|          0|
    |i_27_reg_231               |   3|   0|    3|          0|
    |i_4_reg_245                |   9|   0|    9|          0|
    |i_i_reg_88                 |   9|   0|    9|          0|
    |i_reg_65                   |   3|   0|    3|          0|
    |p_0_i_reg_99               |   1|   0|    1|          0|
    |ret_reg_76                 |  32|   0|   32|          0|
    |tmp_81_cast_reg_236        |   3|   0|   12|          9|
    |tmp_i_reg_241              |   1|   0|    1|          0|
    |v_vec_coeffs_load_reg_255  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 130|   0|  139|          9|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_chknorm | return value |
|ap_return              | out |   32| ap_ctrl_hs | polyveck_chknorm | return value |
|v_vec_coeffs_address0  | out |   11|  ap_memory |   v_vec_coeffs   |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |   v_vec_coeffs   |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |   v_vec_coeffs   |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_i)
	5  / (tmp_i)
4 --> 
	5  / true
5 --> 
	3  / (!tmp_i & tmp_171_i)
	2  / (tmp_i) | (!tmp_171_i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [polyvec.c:238]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_27, %poly_chknorm.1.exit ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret = phi i32 [ 0, %0 ], [ %ret_1, %poly_chknorm.1.exit ]"   --->   Operation 8 'phi' 'ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:238]   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.34ns)   --->   "%i_27 = add i3 %i, 1" [polyvec.c:238]   --->   Operation 11 'add' 'i_27' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %2" [polyvec.c:238]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:238]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i11 %tmp_s to i12" [poly.c:145->polyvec.c:239]   --->   Operation 14 'zext' 'tmp_81_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "br label %3" [poly.c:145->polyvec.c:239]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret i32 %ret" [polyvec.c:241]   --->   Operation 16 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %2 ], [ %i_4, %4 ]"   --->   Operation 17 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.34ns)   --->   "%tmp_i = icmp eq i9 %i_i, -256" [poly.c:145->polyvec.c:239]   --->   Operation 18 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)"   --->   Operation 19 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%i_4 = add i9 %i_i, 1" [poly.c:145->polyvec.c:239]   --->   Operation 20 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.35ns)   --->   "br i1 %tmp_i, label %poly_chknorm.1.exit, label %4" [poly.c:145->polyvec.c:239]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.35>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i9 %i_i to i12" [poly.c:147->polyvec.c:239]   --->   Operation 22 'zext' 'tmp_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "%tmp_76 = add i12 %tmp_81_cast, %tmp_i_cast" [poly.c:147->polyvec.c:239]   --->   Operation 23 'add' 'tmp_76' <Predicate = (!tmp_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i12 %tmp_76 to i64" [poly.c:147->polyvec.c:239]   --->   Operation 24 'zext' 'tmp_82_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_82_cast" [poly.c:147->polyvec.c:239]   --->   Operation 25 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:147->polyvec.c:239]   --->   Operation 26 'load' 'v_vec_coeffs_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 27 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:147->polyvec.c:239]   --->   Operation 27 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 8.62>
ST_5 : Operation 28 [1/1] (2.18ns)   --->   "%t = sub i32 4190208, %v_vec_coeffs_load" [poly.c:147->polyvec.c:239]   --->   Operation 28 'sub' 't' <Predicate = (!tmp_i)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_18)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t, i32 31)" [poly.c:148->polyvec.c:239]   --->   Operation 29 'bitselect' 'tmp_77' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_18)   --->   "%tmp_170_i = select i1 %tmp_77, i32 -1, i32 0" [poly.c:148->polyvec.c:239]   --->   Operation 30 'select' 'tmp_170_i' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node t_18)   --->   "%t_17 = xor i32 %t, %tmp_170_i" [poly.c:148->polyvec.c:239]   --->   Operation 31 'xor' 't_17' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_18 = sub i32 4190208, %t_17" [poly.c:149->polyvec.c:239]   --->   Operation 32 'sub' 't_18' <Predicate = (!tmp_i)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (2.11ns)   --->   "%tmp_171_i = icmp ult i32 %t_18, 261613" [poly.c:151->polyvec.c:239]   --->   Operation 33 'icmp' 'tmp_171_i' <Predicate = (!tmp_i)> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (1.35ns)   --->   "br i1 %tmp_171_i, label %3, label %poly_chknorm.1.exit" [poly.c:151->polyvec.c:239]   --->   Operation 34 'br' <Predicate = (!tmp_i)> <Delay = 1.35>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%p_0_i = phi i1 [ false, %3 ], [ true, %4 ]"   --->   Operation 35 'phi' 'p_0_i' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_78 = trunc i32 %ret to i1" [polyvec.c:239]   --->   Operation 36 'trunc' 'tmp_78' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_36 = or i1 %tmp_78, %p_0_i" [polyvec.c:239]   --->   Operation 37 'or' 'tmp_36' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_37 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ret, i32 1, i32 31)" [polyvec.c:239]   --->   Operation 38 'partselect' 'tmp_37' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_37, i1 %tmp_36)" [polyvec.c:239]   --->   Operation 39 'bitconcatenate' 'ret_1' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [polyvec.c:238]   --->   Operation 40 'br' <Predicate = (tmp_i) | (!tmp_171_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6        (br               ) [ 011111]
i                 (phi              ) [ 001000]
ret               (phi              ) [ 001111]
tmp               (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
i_27              (add              ) [ 011111]
StgValue_12       (br               ) [ 000000]
tmp_s             (bitconcatenate   ) [ 000000]
tmp_81_cast       (zext             ) [ 000111]
StgValue_15       (br               ) [ 001111]
StgValue_16       (ret              ) [ 000000]
i_i               (phi              ) [ 000100]
tmp_i             (icmp             ) [ 001111]
empty_47          (speclooptripcount) [ 000000]
i_4               (add              ) [ 001111]
StgValue_21       (br               ) [ 001111]
tmp_i_cast        (zext             ) [ 000000]
tmp_76            (add              ) [ 000000]
tmp_82_cast       (zext             ) [ 000000]
v_vec_coeffs_addr (getelementptr    ) [ 000010]
v_vec_coeffs_load (load             ) [ 001101]
t                 (sub              ) [ 000000]
tmp_77            (bitselect        ) [ 000000]
tmp_170_i         (select           ) [ 000000]
t_17              (xor              ) [ 000000]
t_18              (sub              ) [ 000000]
tmp_171_i         (icmp             ) [ 001111]
StgValue_34       (br               ) [ 001111]
p_0_i             (phi              ) [ 000001]
tmp_78            (trunc            ) [ 000000]
tmp_36            (or               ) [ 000000]
tmp_37            (partselect       ) [ 000000]
ret_1             (bitconcatenate   ) [ 011111]
StgValue_40       (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="v_vec_coeffs_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="11" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="1"/>
<pin id="67" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="ret_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="ret_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="p_0_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="2"/>
<pin id="101" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_0_i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_27_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_81_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_cast/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_i_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_76_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="1"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_82_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="t_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="23" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_77_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_170_i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_170_i/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_17_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="t_17/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="t_18_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="23" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_18/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_171_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_171_i/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_78_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="3"/>
<pin id="202" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_36_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_37_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ret_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_1/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_27_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_81_cast_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="1"/>
<pin id="238" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_cast "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_4_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="v_vec_coeffs_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="v_vec_coeffs_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="ret_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="69" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="69" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="69" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="92" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="92" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="92" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="161" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="76" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="103" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="210" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="204" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="234"><net_src comp="117" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="239"><net_src comp="131" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="244"><net_src comp="135" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="141" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="253"><net_src comp="52" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="258"><net_src comp="59" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="266"><net_src comp="220" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: polyveck_chknorm : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_27 : 1
		StgValue_12 : 2
		tmp_s : 1
		tmp_81_cast : 2
		StgValue_16 : 1
	State 3
		tmp_i : 1
		i_4 : 1
		StgValue_21 : 2
		tmp_i_cast : 1
		tmp_76 : 2
		tmp_82_cast : 3
		v_vec_coeffs_addr : 4
		v_vec_coeffs_load : 5
	State 4
	State 5
		tmp_77 : 1
		tmp_170_i : 2
		t_17 : 3
		t_18 : 3
		tmp_171_i : 4
		StgValue_34 : 5
		p_0_i : 6
		tmp_36 : 7
		ret_1 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    sub   |      t_fu_161      |    0    |    39   |
|          |     t_18_fu_188    |    0    |    39   |
|----------|--------------------|---------|---------|
|          |     i_27_fu_117    |    0    |    12   |
|    add   |     i_4_fu_141     |    0    |    16   |
|          |    tmp_76_fu_151   |    0    |    18   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_111     |    0    |    9    |
|   icmp   |    tmp_i_fu_135    |    0    |    13   |
|          |  tmp_171_i_fu_194  |    0    |    18   |
|----------|--------------------|---------|---------|
|  select  |  tmp_170_i_fu_174  |    0    |    32   |
|----------|--------------------|---------|---------|
|    xor   |     t_17_fu_182    |    0    |    32   |
|----------|--------------------|---------|---------|
|    or    |    tmp_36_fu_204   |    0    |    2    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_s_fu_123    |    0    |    0    |
|          |    ret_1_fu_220    |    0    |    0    |
|----------|--------------------|---------|---------|
|          | tmp_81_cast_fu_131 |    0    |    0    |
|   zext   |  tmp_i_cast_fu_147 |    0    |    0    |
|          | tmp_82_cast_fu_156 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_77_fu_166   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |    tmp_78_fu_200   |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|    tmp_37_fu_210   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   230   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_27_reg_231      |    3   |
|       i_4_reg_245       |    9   |
|        i_i_reg_88       |    9   |
|         i_reg_65        |    3   |
|       p_0_i_reg_99      |    1   |
|      ret_1_reg_263      |   32   |
|        ret_reg_76       |   32   |
|   tmp_81_cast_reg_236   |   12   |
|      tmp_i_reg_241      |    1   |
|v_vec_coeffs_addr_reg_250|   11   |
|v_vec_coeffs_load_reg_255|   32   |
+-------------------------+--------+
|          Total          |   145  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  11  |   22   ||    9    |
|    ret_reg_76    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||   2.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   230  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   145  |   248  |
+-----------+--------+--------+--------+
