# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_scrolling.srcs/sources_1/new/bcd_sevenseg.vhd" \
"../../../../project_1_scrolling.srcs/sim_1/new/bcd_sevenseg_tb.vhd" \

# Do not sort compile order
nosort
