{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506901797117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506901797118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 23:49:56 2017 " "Processing started: Sun Oct  1 23:49:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506901797118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901797118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901797118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506901797500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_16_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_16_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_16_BITS-DESIGN_16 " "Found design unit 1: GUTIERREZ_ADDER_16_BITS-DESIGN_16" {  } { { "GUTIERREZ_ADDER_16_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_16_BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810176 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_16_BITS " "Found entity 1: GUTIERREZ_ADDER_16_BITS" {  } { { "GUTIERREZ_ADDER_16_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_16_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_MISTAKE4_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_MISTAKE4_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_MISTAKE4_ADDER-arch_test " "Found design unit 1: GUTIERREZ_TEST_MISTAKE4_ADDER-arch_test" {  } { { "GUTIERREZ_TEST_MISTAKE4_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_MISTAKE4_ADDER.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810178 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_MISTAKE4_ADDER " "Found entity 1: GUTIERREZ_TEST_MISTAKE4_ADDER" {  } { { "GUTIERREZ_TEST_MISTAKE4_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_MISTAKE4_ADDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_MISTAKE4_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_MISTAKE4_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_MISTAKE4_ADDER-DESIGN " "Found design unit 1: GUTIERREZ_MISTAKE4_ADDER-DESIGN" {  } { { "GUTIERREZ_MISTAKE4_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_MISTAKE4_ADDER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810181 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_MISTAKE4_ADDER " "Found entity 1: GUTIERREZ_MISTAKE4_ADDER" {  } { { "GUTIERREZ_MISTAKE4_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_MISTAKE4_ADDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_4_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_4_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_4_BITS-DESIGN " "Found design unit 1: GUTIERREZ_ADDER_4_BITS-DESIGN" {  } { { "GUTIERREZ_ADDER_4_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_4_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810183 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_4_BITS " "Found entity 1: GUTIERREZ_ADDER_4_BITS" {  } { { "GUTIERREZ_ADDER_4_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_4_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FULL_ADDER_USING_GATES.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_USING_GATES.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES-arch " "Found design unit 1: GUTIERREZ_FULL_ADDER_USING_GATES-arch" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810186 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES " "Found entity 1: GUTIERREZ_FULL_ADDER_USING_GATES" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_4_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_4_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_4_BITS-STRUCTURE " "Found design unit 1: GUTIERREZ_ADD_SUB_4_BITS-STRUCTURE" {  } { { "GUTIERREZ_ADD_SUB_4_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_4_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810189 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_4_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_4_BITS" {  } { { "GUTIERREZ_ADD_SUB_4_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_4_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_4_BIT_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_4_BIT_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_4_BIT_ADDER-arch_test " "Found design unit 1: GUTIERREZ_TEST_4_BIT_ADDER-arch_test" {  } { { "GUTIERREZ_TEST_4_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810191 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_4_BIT_ADDER " "Found entity 1: GUTIERREZ_TEST_4_BIT_ADDER" {  } { { "GUTIERREZ_TEST_4_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_16_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_16_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_16_BITS-STRUCTURE_16 " "Found design unit 1: GUTIERREZ_ADD_SUB_16_BITS-STRUCTURE_16" {  } { { "GUTIERREZ_ADD_SUB_16_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_16_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810193 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_16_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_16_BITS" {  } { { "GUTIERREZ_ADD_SUB_16_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_16_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_16_BIT_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_16_BIT_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_16_BIT_ADDER-arch_test_16 " "Found design unit 1: GUTIERREZ_TEST_16_BIT_ADDER-arch_test_16" {  } { { "GUTIERREZ_TEST_16_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_16_BIT_ADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810195 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_16_BIT_ADDER " "Found entity 1: GUTIERREZ_TEST_16_BIT_ADDER" {  } { { "GUTIERREZ_TEST_16_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_16_BIT_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_32_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_32_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_32_BITS-DESIGN_32 " "Found design unit 1: GUTIERREZ_ADDER_32_BITS-DESIGN_32" {  } { { "GUTIERREZ_ADDER_32_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_32_BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810197 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_32_BITS " "Found entity 1: GUTIERREZ_ADDER_32_BITS" {  } { { "GUTIERREZ_ADDER_32_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_32_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_32_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_32_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_32_BITS-STRUCTURE_32 " "Found design unit 1: GUTIERREZ_ADD_SUB_32_BITS-STRUCTURE_32" {  } { { "GUTIERREZ_ADD_SUB_32_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_32_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810199 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_32_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_32_BITS" {  } { { "GUTIERREZ_ADD_SUB_32_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_32_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_32_BIT_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_32_BIT_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_32_BIT_ADDER-arch_test_32 " "Found design unit 1: GUTIERREZ_TEST_32_BIT_ADDER-arch_test_32" {  } { { "GUTIERREZ_TEST_32_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_32_BIT_ADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810201 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_32_BIT_ADDER " "Found entity 1: GUTIERREZ_TEST_32_BIT_ADDER" {  } { { "GUTIERREZ_TEST_32_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_32_BIT_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_COMPARE_4_BITS_ADVANCE-IDEA " "Found design unit 1: GUTIERREZ_COMPARE_4_BITS_ADVANCE-IDEA" {  } { { "GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810203 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_4_BITS_ADVANCE " "Found entity 1: GUTIERREZ_COMPARE_4_BITS_ADVANCE" {  } { { "GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_COMPARE_16_BITS_ADVANCE-IDEA_16 " "Found design unit 1: GUTIERREZ_COMPARE_16_BITS_ADVANCE-IDEA_16" {  } { { "GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810206 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_16_BITS_ADVANCE " "Found entity 1: GUTIERREZ_COMPARE_16_BITS_ADVANCE" {  } { { "GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_COMPARE_32_BITS_ADVANCE-IDEA_32 " "Found design unit 1: GUTIERREZ_COMPARE_32_BITS_ADVANCE-IDEA_32" {  } { { "GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810208 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_32_BITS_ADVANCE " "Found entity 1: GUTIERREZ_COMPARE_32_BITS_ADVANCE" {  } { { "GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_COMPARE_4_BITS_ADVANCE-arch_test_4_COMPARE " "Found design unit 1: GUTIERREZ_TEST_COMPARE_4_BITS_ADVANCE-arch_test_4_COMPARE" {  } { { "GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810210 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_COMPARE_4_BITS_ADVANCE " "Found entity 1: GUTIERREZ_TEST_COMPARE_4_BITS_ADVANCE" {  } { { "GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_COMPARE_16_BITS_ADVANCE-arch_test_16_COMPARE " "Found design unit 1: GUTIERREZ_TEST_COMPARE_16_BITS_ADVANCE-arch_test_16_COMPARE" {  } { { "GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810212 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_COMPARE_16_BITS_ADVANCE " "Found entity 1: GUTIERREZ_TEST_COMPARE_16_BITS_ADVANCE" {  } { { "GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_COMPARE_32_BITS_ADVANCE-arch_test_32_COMPARE " "Found design unit 1: GUTIERREZ_TEST_COMPARE_32_BITS_ADVANCE-arch_test_32_COMPARE" {  } { { "GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810214 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_COMPARE_32_BITS_ADVANCE " "Found entity 1: GUTIERREZ_TEST_COMPARE_32_BITS_ADVANCE" {  } { { "GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_4_BIT_ADD_SUB-arch_test " "Found design unit 1: GUTIERREZ_TEST_4_BIT_ADD_SUB-arch_test" {  } { { "GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810216 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_4_BIT_ADD_SUB " "Found entity 1: GUTIERREZ_TEST_4_BIT_ADD_SUB" {  } { { "GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_16_BIT_ADD_SUB-arch_test " "Found design unit 1: GUTIERREZ_TEST_16_BIT_ADD_SUB-arch_test" {  } { { "GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810218 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_16_BIT_ADD_SUB " "Found entity 1: GUTIERREZ_TEST_16_BIT_ADD_SUB" {  } { { "GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_32_BIT_ADD_SUB-arch_test " "Found design unit 1: GUTIERREZ_TEST_32_BIT_ADD_SUB-arch_test" {  } { { "GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810221 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_32_BIT_ADD_SUB " "Found entity 1: GUTIERREZ_TEST_32_BIT_ADD_SUB" {  } { { "GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd 1 0 " "Found 1 design units, including 0 entities, in source file GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_PACKAGE_COMPARE " "Found design unit 1: GUTIERREZ_ADDER_PACKAGE_COMPARE" {  } { { "GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_32_BIT_SEARCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_32_BIT_SEARCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_32_BIT_SEARCH-DESIGN_SEARCH " "Found design unit 1: GUTIERREZ_32_BIT_SEARCH-DESIGN_SEARCH" {  } { { "GUTIERREZ_32_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_32_BIT_SEARCH.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810225 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_32_BIT_SEARCH " "Found entity 1: GUTIERREZ_32_BIT_SEARCH" {  } { { "GUTIERREZ_32_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_32_BIT_SEARCH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_8_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_8_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_8_BITS-DESIGN_8 " "Found design unit 1: GUTIERREZ_ADDER_8_BITS-DESIGN_8" {  } { { "GUTIERREZ_ADDER_8_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810227 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_8_BITS " "Found entity 1: GUTIERREZ_ADDER_8_BITS" {  } { { "GUTIERREZ_ADDER_8_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_8_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_8_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_8_BITS-STRUCTURE_8 " "Found design unit 1: GUTIERREZ_ADD_SUB_8_BITS-STRUCTURE_8" {  } { { "GUTIERREZ_ADD_SUB_8_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810229 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_8_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_8_BITS" {  } { { "GUTIERREZ_ADD_SUB_8_BITS.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_COMPARE_8_BITS_ADVANCE-IDEA_8 " "Found design unit 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE-IDEA_8" {  } { { "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810231 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_8_BITS_ADVANCE " "Found entity 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE" {  } { { "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_8_BIT_SEARCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_8_BIT_SEARCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_8_BIT_SEARCH-DESIGN_SEARCH_8 " "Found design unit 1: GUTIERREZ_8_BIT_SEARCH-DESIGN_SEARCH_8" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810234 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_8_BIT_SEARCH " "Found entity 1: GUTIERREZ_8_BIT_SEARCH" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506901810234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901810234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GUTIERREZ_8_BIT_SEARCH " "Elaborating entity \"GUTIERREZ_8_BIT_SEARCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506901810413 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STORED_WORDS GUTIERREZ_8_BIT_SEARCH.vhd(20) " "VHDL Signal Declaration warning at GUTIERREZ_8_BIT_SEARCH.vhd(20): used explicit default value for signal \"STORED_WORDS\" because signal was never assigned a value" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506901810414 "|GUTIERREZ_8_BIT_SEARCH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_TEMP GUTIERREZ_8_BIT_SEARCH.vhd(31) " "Verilog HDL or VHDL warning at GUTIERREZ_8_BIT_SEARCH.vhd(31): object \"S_TEMP\" assigned a value but never read" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506901810415 "|GUTIERREZ_8_BIT_SEARCH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NEGATIVE_TEMP GUTIERREZ_8_BIT_SEARCH.vhd(32) " "Verilog HDL or VHDL warning at GUTIERREZ_8_BIT_SEARCH.vhd(32): object \"NEGATIVE_TEMP\" assigned a value but never read" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506901810415 "|GUTIERREZ_8_BIT_SEARCH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OVERFLOW_TEMP GUTIERREZ_8_BIT_SEARCH.vhd(32) " "Verilog HDL or VHDL warning at GUTIERREZ_8_BIT_SEARCH.vhd(32): object \"OVERFLOW_TEMP\" assigned a value but never read" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506901810415 "|GUTIERREZ_8_BIT_SEARCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_COMPARE_8_BITS_ADVANCE GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST " "Elaborating entity \"GUTIERREZ_COMPARE_8_BITS_ADVANCE\" for hierarchy \"GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST\"" {  } { { "GUTIERREZ_8_BIT_SEARCH.vhd" "FIRST" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_8_BIT_SEARCH.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506901810424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_ADDER_8_BITS GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST\|GUTIERREZ_ADDER_8_BITS:SECOND " "Elaborating entity \"GUTIERREZ_ADDER_8_BITS\" for hierarchy \"GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST\|GUTIERREZ_ADDER_8_BITS:SECOND\"" {  } { { "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" "SECOND" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506901810428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_FULL_ADDER_USING_GATES GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST\|GUTIERREZ_ADDER_8_BITS:SECOND\|GUTIERREZ_FULL_ADDER_USING_GATES:FIRST " "Elaborating entity \"GUTIERREZ_FULL_ADDER_USING_GATES\" for hierarchy \"GUTIERREZ_COMPARE_8_BITS_ADVANCE:FIRST\|GUTIERREZ_ADDER_8_BITS:SECOND\|GUTIERREZ_FULL_ADDER_USING_GATES:FIRST\"" {  } { { "GUTIERREZ_ADDER_8_BITS.vhd" "FIRST" { Text "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506901810432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506901810844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506901811190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506901811190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506901811230 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506901811230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506901811230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506901811230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506901811240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 23:50:11 2017 " "Processing ended: Sun Oct  1 23:50:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506901811240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506901811240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506901811240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506901811240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1506901812168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506901812168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 23:50:11 2017 " "Processing started: Sun Oct  1 23:50:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506901812168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1506901812168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1506901812169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1506901812460 ""}
{ "Info" "0" "" "Project  = GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Project  = GUTIEREZ_JETER_LAB_3_FALL_2017" 0 0 "Fitter" 0 0 1506901812461 ""}
{ "Info" "0" "" "Revision = GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Revision = GUTIEREZ_JETER_LAB_3_FALL_2017" 0 0 "Fitter" 0 0 1506901812461 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1506901812512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GUTIEREZ_JETER_LAB_3_FALL_2017 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"GUTIEREZ_JETER_LAB_3_FALL_2017\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1506901812517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506901812555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506901812555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506901812891 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506901812899 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506901813100 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1506901813100 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506901813103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 0 { 0 ""} 0 182 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506901813103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 0 { 0 ""} 0 184 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506901813103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 0 { 0 ""} 0 186 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506901813103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ubuntu/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 0 { 0 ""} 0 188 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506901813103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1506901813103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1506901813104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIEREZ_JETER_LAB_3_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIEREZ_JETER_LAB_3_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1506901813710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1506901813710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1506901813710 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1506901813711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1506901813712 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1506901813712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1506901813712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1506901813714 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506901813715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506901813715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1506901813716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1506901813717 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1506901813717 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506901813738 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1506901813742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1506901816353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506901816447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1506901816486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1506901816690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506901816690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1506901816926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y61 X115_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73" {  } { { "loc" "" { Generic "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73"} { { 12 { 0 ""} 104 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1506901820110 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1506901820110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1506901820261 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1506901820261 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1506901820261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506901820261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1506901820377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506901820383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506901820618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506901820619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506901820842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506901821113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/output_files/GUTIEREZ_JETER_LAB_3_FALL_2017.fit.smsg " "Generated suppressed messages file /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/output_files/GUTIEREZ_JETER_LAB_3_FALL_2017.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1506901821262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1562 " "Peak virtual memory: 1562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506901821465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 23:50:21 2017 " "Processing ended: Sun Oct  1 23:50:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506901821465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506901821465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506901821465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506901821465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1506901822336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506901822337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 23:50:22 2017 " "Processing started: Sun Oct  1 23:50:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506901822337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1506901822337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1506901822337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1506901825059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1506901825177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506901825454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 23:50:25 2017 " "Processing ended: Sun Oct  1 23:50:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506901825454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506901825454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506901825454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1506901825454 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1506901825574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1506901826311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506901826312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 23:50:26 2017 " "Processing started: Sun Oct  1 23:50:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506901826312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901826312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017 " "Command: quartus_sta GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901826312 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1506901826636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901826864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901826905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901826905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIEREZ_JETER_LAB_3_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIEREZ_JETER_LAB_3_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827317 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827317 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827318 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827318 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1506901827319 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827324 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506901827325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506901827334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827628 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827648 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827649 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827649 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827654 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506901827656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827719 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827719 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901827724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901828032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901828032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1158 " "Peak virtual memory: 1158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506901828051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 23:50:28 2017 " "Processing ended: Sun Oct  1 23:50:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506901828051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506901828051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506901828051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901828051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506901828886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506901828887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 23:50:28 2017 " "Processing started: Sun Oct  1 23:50:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506901828887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506901828887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GUTIEREZ_JETER_LAB_3_FALL_2017 -c GUTIEREZ_JETER_LAB_3_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506901828887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_85c_slow.vo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_85c_slow.vo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_0c_slow.vo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_0c_slow.vo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_min_1200mv_0c_fast.vo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_min_1200mv_0c_fast.vo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017.vo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017.vo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_85c_v_slow.sdo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_85c_v_slow.sdo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_0c_v_slow.sdo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_7_1200mv_0c_v_slow.sdo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_min_1200mv_0c_v_fast.sdo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_min_1200mv_0c_v_fast.sdo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIEREZ_JETER_LAB_3_FALL_2017_v.sdo /media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIEREZ_JETER_LAB_3_FALL_2017_v.sdo in folder \"/media/ubuntu/STORAGE/backup/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506901829527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506901829552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 23:50:29 2017 " "Processing ended: Sun Oct  1 23:50:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506901829552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506901829552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506901829552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506901829552 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506901829660 ""}
