==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
WARNING: [HLS 200-40] FracNetHLS/pgconv.cc:1:10: fatal error: 'hls.h' file not found
#include "hls.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/matmul.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/biconv.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 209.438 ; gain = 119.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 209.438 ; gain = 119.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 209.438 ; gain = 119.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 224.871 ; gain = 134.805
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'biconv_col' (FracNetHLS/biconv.cc:77) in function 'biconv16' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'biconv_coo' (FracNetHLS/biconv.cc:79) in function 'biconv16' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'top.V' (FracNetHLS/biconv.cc:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (FracNetHLS/biconv.cc:68) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sum_engine' (FracNetHLS/pgconv.cc:39:12)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 274.480 ; gain = 184.414
INFO: [XFORM 203-541] Flattening a loop nest 'biconv_row' (FracNetHLS/biconv.cc:76:50) in function 'biconv16'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 292.359 ; gain = 202.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'biconv16' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.935 seconds; current allocated memory: 230.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 230.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum_engine'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 230.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 230.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'biconv16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'biconv_row_biconv_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.474 seconds; current allocated memory: 233.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.715 seconds; current allocated memory: 239.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_engine_16_lut16_V' to 'compute_engine_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_16'.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 239.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'biconv16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/bottom_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/weights_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'biconv16/top_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'biconv16' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'biconv16'.
INFO: [HLS 200-111]  Elapsed time: 1.829 seconds; current allocated memory: 246.679 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.14 MHz
INFO: [RTMG 210-279] Implementing memory 'compute_engine_16bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:02 . Memory (MB): peak = 355.379 ; gain = 265.312
INFO: [VHDL 208-304] Generating VHDL RTL for biconv16.
INFO: [VLOG 209-307] Generating Verilog RTL for biconv16.
INFO: [HLS 200-112] Total elapsed time: 62.34 seconds; peak allocated memory: 246.679 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/matmul.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/biconv.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 209.074 ; gain = 119.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 209.074 ; gain = 119.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 209.074 ; gain = 119.973
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FracNetHLS/matmul.cc:32: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 235.715 ; gain = 146.613
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (FracNetHLS/matmul.cc:23) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (FracNetHLS/matmul.cc:19) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (FracNetHLS/matmul.cc:25) in function 'matmul' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (FracNetHLS/matmul.cc:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (FracNetHLS/matmul.cc:17) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:23:40) to (FracNetHLS/matmul.cc:23:32) in function 'matmul'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:30:41) to (FracNetHLS/matmul.cc:30:32) in function 'matmul'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 289.320 ; gain = 200.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 301.816 ; gain = 212.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.715 seconds; current allocated memory: 231.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 233.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bottom_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_mux_104_14_1_1' to 'matmul_mux_104_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_11s_14s_21s_25_1_1' to 'matmul_mac_muladdcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdcud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_104_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 237.121 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 319.023 ; gain = 229.922
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 43.469 seconds; peak allocated memory: 237.121 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/matmul.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/biconv.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 209.949 ; gain = 120.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 209.949 ; gain = 120.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 209.949 ; gain = 120.645
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FracNetHLS/matmul.cc:32: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 234.840 ; gain = 145.535
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (FracNetHLS/matmul.cc:23) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (FracNetHLS/matmul.cc:19) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (FracNetHLS/matmul.cc:25) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (FracNetHLS/matmul.cc:30) in function 'matmul' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'top' (FracNetHLS/matmul.cc:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (FracNetHLS/matmul.cc:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (FracNetHLS/matmul.cc:17) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:23:40) to (FracNetHLS/matmul.cc:23:32) in function 'matmul'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:32:13) to (FracNetHLS/matmul.cc:34:1) in function 'matmul'... converting 91 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 291.277 ; gain = 201.973
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 302.738 ; gain = 213.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.326 seconds; current allocated memory: 235.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 238.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bottom_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_11s_14s_21s_25_1_1' to 'matmul_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 244.721 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.26 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 335.180 ; gain = 245.875
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 46.783 seconds; peak allocated memory: 244.721 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/matmul.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/biconv.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 209.969 ; gain = 120.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 209.969 ; gain = 120.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 209.969 ; gain = 120.949
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FracNetHLS/matmul.cc:32: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 234.379 ; gain = 145.359
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (FracNetHLS/matmul.cc:23) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (FracNetHLS/matmul.cc:19) in function 'matmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (FracNetHLS/matmul.cc:25) in function 'matmul' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'top' (FracNetHLS/matmul.cc:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (FracNetHLS/matmul.cc:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (FracNetHLS/matmul.cc:17) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:23:40) to (FracNetHLS/matmul.cc:23:32) in function 'matmul'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/matmul.cc:30:41) to (FracNetHLS/matmul.cc:32:13) in function 'matmul'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 289.090 ; gain = 200.070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 301.848 ; gain = 212.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.208 seconds; current allocated memory: 231.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 233.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bottom_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/weights_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/top_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_mux_104_14_1_1' to 'matmul_mux_104_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_11s_14s_21s_25_1_1' to 'matmul_mac_muladdcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdcud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_104_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 237.547 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 320.910 ; gain = 231.891
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 43.281 seconds; peak allocated memory: 237.547 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/pgconv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/matmul.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'FracNetHLS/biconv.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 208.699 ; gain = 119.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 208.699 ; gain = 119.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 209.609 ; gain = 120.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FracNetHLS/pgconv.cc:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 229.082 ; gain = 139.766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (FracNetHLS/pgconv.cc:93) in function 'pgconv32_2bit' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FracNetHLS/pgconv.cc:97) in function 'pgconv32_2bit' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (FracNetHLS/pgconv.cc:118) in function 'pgconv32_2bit' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'bottom.V' (FracNetHLS/pgconv.cc:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (FracNetHLS/pgconv.cc:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thres.V' (FracNetHLS/pgconv.cc:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn_weights.V' (FracNetHLS/pgconv.cc:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn_bias.V' (FracNetHLS/pgconv.cc:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_shiftx.V' (FracNetHLS/pgconv.cc:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_shifty.V' (FracNetHLS/pgconv.cc:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu_weights.V' (FracNetHLS/pgconv.cc:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'top.V' (FracNetHLS/pgconv.cc:79) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/pgconv.cc:63:22) to (FracNetHLS/pgconv.cc:69:1) in function 'relu'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FracNetHLS/pgconv.cc:58:12) to (FracNetHLS/pgconv.cc:58:12) in function 'batch_norm'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sum_engine' (FracNetHLS/pgconv.cc:39:12)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 285.277 ; gain = 195.961
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FracNetHLS/pgconv.cc:92:18) in function 'pgconv32_2bit'.
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:100:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:102:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:103:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:104:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:105:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:106:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_1.V' (FracNetHLS/pgconv.cc:107:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:108:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:109:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:110:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:111:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:112:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:113:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:114:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:115:43)
INFO: [HLS 200-472] Inferring partial write operation for 'bottom_buf_0.V' (FracNetHLS/pgconv.cc:116:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:59 . Memory (MB): peak = 332.379 ; gain = 243.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pgconv32_2bit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.985 seconds; current allocated memory: 266.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 267.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum_engine'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 267.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 267.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'batch_norm'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 267.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 267.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 267.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 268.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pgconv32_2bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bottom_0_V_load_7', FracNetHLS/pgconv.cc:106) on array 'bottom_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bottom_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bottom_buf_1_V_load_2', FracNetHLS/pgconv.cc:122) on array 'bottom_buf_1.V', FracNetHLS/pgconv.cc:95 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bottom_buf_1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.683 seconds; current allocated memory: 275.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.835 seconds; current allocated memory: 287.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_engine_32_lut16_V' to 'compute_engine_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32'.
INFO: [HLS 200-111]  Elapsed time: 4.531 seconds; current allocated memory: 289.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 289.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pgconv32_2bit_mul_mul_8ns_11s_19_1_1' to 'pgconv32_2bit_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pgconv32_2bit_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 289.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pgconv32_2bit_mac_muladd_11s_14s_19s_25_1_1' to 'pgconv32_2bit_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pgconv32_2bit_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 290.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pgconv32_2bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bottom_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/weights_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/thres_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_weights_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/bn_bias_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shiftx_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_shifty_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/relu_weights_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pgconv32_2bit/top_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pgconv32_2bit' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pgconv32_2bit_bottom_buf_1_V' to 'pgconv32_2bit_boteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pgconv32_2bit_bottom_buf_0_V' to 'pgconv32_2bit_botfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pgconv32_2bit'.
INFO: [HLS 200-111]  Elapsed time: 11.854 seconds; current allocated memory: 305.818 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.87 MHz
INFO: [RTMG 210-279] Implementing memory 'compute_engine_32bkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'pgconv32_2bit_boteOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:17 ; elapsed = 00:03:05 . Memory (MB): peak = 468.387 ; gain = 379.070
INFO: [VHDL 208-304] Generating VHDL RTL for pgconv32_2bit.
INFO: [VLOG 209-307] Generating Verilog RTL for pgconv32_2bit.
INFO: [HLS 200-112] Total elapsed time: 184.62 seconds; peak allocated memory: 305.818 MB.
