{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416180519737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416180519737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:28:39 2014 " "Processing started: Sun Nov 16 17:28:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416180519737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416180519737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416180519737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416180520258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageTracker " "Found entity 1: StageTracker" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectController " "Found entity 1: SelectController" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DecodeInstruction.v(23) " "Verilog HDL information at DecodeInstruction.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416180520313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeInstruction " "Found entity 1: DecodeInstruction" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalGenerator " "Found entity 1: ControlSignalGenerator" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "../Personal Datapath VFILES/InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Personal Datapath VFILES/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "../Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(61) " "Verilog HDL warning at ROM.v(61): extended using \"x\" or \"z\"" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416180520332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Formal Datapath VFILES/RegisterFile.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RegisterFile.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520339 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM.v(27) " "Verilog HDL warning at RAM.v(27): extended using \"x\" or \"z\"" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416180520343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateBlock " "Found entity 1: ImmediateBlock" {  } { { "../Formal Datapath VFILES/ImmediateBlock.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ImmediateBlock.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_nto1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_nto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxn " "Found entity 1: Muxn" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicalUnit " "Found entity 1: ArithmeticLogicalUnit" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-phase2project(11162014)c/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416180520462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit0 " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit0\"" {  } { { "MasterVerilog.v" "debounceit0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180520478 "|MasterVerilog|PushButton_Debouncer:debounceit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:Memory " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:Memory\"" {  } { { "MasterVerilog.v" "Memory" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM MemoryInterface:Memory\|ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "ROM1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../Formal Datapath VFILES/ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstructionTestSet(11062014).mif " "Parameter \"init_file\" = \"InstructionTestSet(11062014).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520556 ""}  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416180520556 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 715 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 718 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 721 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 724 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 727 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 730 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 733 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 736 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 739 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 742 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 745 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 748 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 751 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 754 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 757 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 760 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 763 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 766 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 769 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 772 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 775 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 778 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 784 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 787 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 790 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 793 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 796 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 799 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 802 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 805 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 808 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl91 " "Found entity 1: altsyncram_pl91" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl91 MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated " "Elaborating entity \"altsyncram_pl91\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MemoryInterface:Memory\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MemoryInterface:Memory\|RAM:RAM1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "RAM1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180520665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32b Processor:aProcessor\|reg_32b:IR " "Elaborating entity \"reg_32b\" for hierarchy \"Processor:aProcessor\|reg_32b:IR\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "IR" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateBlock Processor:aProcessor\|ImmediateBlock:ImmediateBlock1 " "Elaborating entity \"ImmediateBlock\" for hierarchy \"Processor:aProcessor\|ImmediateBlock:ImmediateBlock1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "ImmediateBlock1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator Processor:aProcessor\|InstructionAddressGenerator:InstAddGen " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"Processor:aProcessor\|InstructionAddressGenerator:InstAddGen\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "InstAddGen" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxC " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxC\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "MuxC" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 96 to match size of target (32)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180521211 "|MasterVerilog|Processor:aProcessor|Muxn:MuxC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxB " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxB\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "MuxB" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 64 to match size of target (32)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180521226 "|MasterVerilog|Processor:aProcessor|Muxn:MuxB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:aProcessor\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:aProcessor\|RegisterFile:RegFile\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "RegFile" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignalGenerator Processor:aProcessor\|ControlSignalGenerator:CSG " "Elaborating entity \"ControlSignalGenerator\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "CSG" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeInstruction Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst " "Elaborating entity \"DecodeInstruction\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "DecodeInst" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DecodeInstruction.v(47) " "Verilog HDL assignment warning at DecodeInstruction.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180521367 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NOP_FLAG DecodeInstruction.v(23) " "Verilog HDL Always Construct warning at DecodeInstruction.v(23): inferring latch(es) for variable \"NOP_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521367 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOP_FLAG DecodeInstruction.v(26) " "Inferred latch for \"NOP_FLAG\" at DecodeInstruction.v(26)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521367 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator " "Elaborating entity \"ClockCounter\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "StageGenerator" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageTracker Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals " "Elaborating entity \"StageTracker\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "EnableSignals" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521398 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG StageTracker.v(47) " "Verilog HDL Always Construct warning at StageTracker.v(47): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MA_Select_Memory_Stage StageTracker.v(105) " "Verilog HDL Always Construct warning at StageTracker.v(105): variable \"MA_Select_Memory_Stage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WillWriteTo_RF_M_Z_Z StageTracker.v(107) " "Verilog HDL Always Construct warning at StageTracker.v(107): variable \"WillWriteTo_RF_M_Z_Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MA_Select_Memory_Stage StageTracker.v(141) " "Verilog HDL Always Construct warning at StageTracker.v(141): variable \"MA_Select_Memory_Stage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WillWriteTo_RF_M_Z_Z StageTracker.v(142) " "Verilog HDL Always Construct warning at StageTracker.v(142): variable \"WillWriteTo_RF_M_Z_Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG StageTracker.v(184) " "Verilog HDL Always Construct warning at StageTracker.v(184): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"IR_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"PC_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RA_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RA_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RB_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RB_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RZ_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RZ_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RM_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RM_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RY_Enable StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RY_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MA_Select StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"MA_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEM_r_w_z_z StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"MEM_r_w_z_z\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_WRITE StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): inferring latch(es) for variable \"RF_WRITE\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_WRITE StageTracker.v(46) " "Inferred latch for \"RF_WRITE\" at StageTracker.v(46)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521398 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectController Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals " "Elaborating entity \"SelectController\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "SelectSignals" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521429 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(65) " "Verilog HDL Always Construct warning at SelectController.v(65): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(603) " "Verilog HDL Always Construct warning at SelectController.v(603): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(1090) " "Verilog HDL Always Construct warning at SelectController.v(1090): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 1090 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SelectController.v(1147) " "Verilog HDL Case Statement warning at SelectController.v(1147): case item expression covers a value already covered by a previous case item" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 1147 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Extend SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"Extend\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_Select SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"PC_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC_Select SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"INC_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_Select SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"C_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_Select SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"B_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Op SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"ALU_Op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MA_Select_Memory_Stage SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"MA_Select_Memory_Stage\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Select SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"Y_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WillWriteTo_RF_M_Z_Z SelectController.v(60) " "Verilog HDL Always Construct warning at SelectController.v(60): inferring latch(es) for variable \"WillWriteTo_RF_M_Z_Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521429 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WillWriteTo_RF_M_Z_Z\[0\] SelectController.v(603) " "Inferred latch for \"WillWriteTo_RF_M_Z_Z\[0\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WillWriteTo_RF_M_Z_Z\[1\] SelectController.v(603) " "Inferred latch for \"WillWriteTo_RF_M_Z_Z\[1\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Select\[0\] SelectController.v(603) " "Inferred latch for \"Y_Select\[0\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Select\[1\] SelectController.v(603) " "Inferred latch for \"Y_Select\[1\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MA_Select_Memory_Stage SelectController.v(603) " "Inferred latch for \"MA_Select_Memory_Stage\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[0\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[0\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[1\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[1\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[2\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[2\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[3\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[3\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[4\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[4\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[5\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[5\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[6\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[6\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[7\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[7\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[8\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[8\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[9\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[9\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[10\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[10\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[11\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[11\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[12\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[12\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[13\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[13\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[14\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[14\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[15\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[15\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[16\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[16\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[17\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[17\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[18\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[18\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[19\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[19\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[20\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[20\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[21\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[21\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[22\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[22\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[23\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[23\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[24\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[24\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[25\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[25\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[26\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[26\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[27\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[27\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[28\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[28\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[29\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[29\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[30\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[30\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[31\] SelectController.v(603) " "Inferred latch for \"ALU_Op\[31\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Select SelectController.v(603) " "Inferred latch for \"B_Select\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_Select\[0\] SelectController.v(603) " "Inferred latch for \"C_Select\[0\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_Select\[1\] SelectController.v(603) " "Inferred latch for \"C_Select\[1\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC_Select SelectController.v(603) " "Inferred latch for \"INC_Select\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Select SelectController.v(603) " "Inferred latch for \"PC_Select\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[0\] SelectController.v(603) " "Inferred latch for \"Extend\[0\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[1\] SelectController.v(603) " "Inferred latch for \"Extend\[1\]\" at SelectController.v(603)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521445 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicalUnit Processor:aProcessor\|ArithmeticLogicalUnit:ALU " "Elaborating entity \"ArithmeticLogicalUnit\" for hierarchy \"Processor:aProcessor\|ArithmeticLogicalUnit:ALU\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "ALU" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ArithmeticLogicalUnit.v(95) " "Verilog HDL assignment warning at ArithmeticLogicalUnit.v(95): truncated value with size 32 to match size of target (1)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CARRY_FLAG ArithmeticLogicalUnit.v(247) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(247): variable \"CARRY_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CARRY_FLAG ArithmeticLogicalUnit.v(265) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(265): variable \"CARRY_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ArithmeticLogicalUnit.v(25) " "Verilog HDL Case Statement warning at ArithmeticLogicalUnit.v(25): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 25 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG ArithmeticLogicalUnit.v(364) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(364): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG ArithmeticLogicalUnit.v(378) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(378): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CARRY_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"CARRY_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVERFLOW_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"OVERFLOW_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZERO_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"ZERO_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEGATIVE_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"NEGATIVE_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCR_Enable ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"CCR_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INR_FLAG ArithmeticLogicalUnit.v(15) " "Output port \"INR_FLAG\" at ArithmeticLogicalUnit.v(15) has no driver" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Enable ArithmeticLogicalUnit.v(22) " "Inferred latch for \"CCR_Enable\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEGATIVE_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"NEGATIVE_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZERO_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"ZERO_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"OVERFLOW_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CARRY_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"CARRY_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416180521476 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "displayAll" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DisplayMux.v(65) " "Verilog HDL assignment warning at DisplayMux.v(65): truncated value with size 5 to match size of target (4)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416180521507 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(84) " "Verilog HDL Always Construct warning at DisplayMux.v(84): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416180521507 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180521554 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|PC_Select\[1\] " "Net \"Processor:aProcessor\|PC_Select\[1\]\" is missing source, defaulting to GND" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "PC_Select\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416180521772 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416180521772 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[31\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[31\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[30\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[30\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[29\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[29\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[28\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[28\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[27\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[27\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[26\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[26\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[25\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[25\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[24\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[24\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[23\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[23\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[22\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[22\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[21\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[21\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[20\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[20\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[19\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[19\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[18\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[18\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[17\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[17\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[16\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[16\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[15\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[15\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[14\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[14\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[13\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[13\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[12\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[12\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[11\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[11\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[10\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[10\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[9\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[9\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[8\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[8\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[7\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[7\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[6\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[6\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[5\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[5\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[4\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[4\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[3\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[3\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[2\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[2\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[1\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[1\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MemoryInterface:Memory\|RAM1_Data_Out\[0\]\" " "Converted tri-state node \"MemoryInterface:Memory\|RAM1_Data_Out\[0\]\" into a selector" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1416180521944 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416180521944 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0 " "Inferred RAM node \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1416180522194 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1 " "Inferred RAM node \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1416180522194 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416180525111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1416180525111 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1416180525111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0 " "Elaborated megafunction instantiation \"Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0 " "Instantiated megafunction \"Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416180525142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37i1 " "Found entity 1: altsyncram_37i1" {  } { { "db/altsyncram_37i1.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_37i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416180525220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416180525220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1416180525781 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[5\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select " "Duplicate LATCH primitive \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[5\]\" merged with LATCH primitive \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[2\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|C_Select\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|C_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525937 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Extend\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Extend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[2\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525953 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Y_Select\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Y_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525969 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ArithmeticLogicalUnit:ALU\|CARRY_FLAG " "Latch Processor:aProcessor\|ArithmeticLogicalUnit:ALU\|CARRY_FLAG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\]" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 603 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416180525969 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416180525969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[8\] GND " "Pin \"green\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|green[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416180527497 "|MasterVerilog|red[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416180527497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416180532618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416180533117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[2\] " "No output dependent on input pin \"pushBut\[2\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416180533585 "|MasterVerilog|pushBut[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1416180533585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6837 " "Implemented 6837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416180533601 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416180533601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6634 " "Implemented 6634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416180533601 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416180533601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416180533601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416180533648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:28:53 2014 " "Processing ended: Sun Nov 16 17:28:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416180533648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416180533648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416180533648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416180533648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416180534724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416180534724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:28:54 2014 " "Processing started: Sun Nov 16 17:28:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416180534724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1416180534724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1416180534724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1416180534786 ""}
{ "Info" "0" "" "Project  = MasterVerilog_FPGA" {  } {  } 0 0 "Project  = MasterVerilog_FPGA" 0 0 "Fitter" 0 0 1416180534802 ""}
{ "Info" "0" "" "Revision = MasterVerilog" {  } {  } 0 0 "Revision = MasterVerilog" 0 0 "Fitter" 0 0 1416180534802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1416180535176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MasterVerilog EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MasterVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1416180535239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416180535254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416180535254 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1416180535395 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1416180535410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416180535988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416180535988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1416180535988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 8767 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416180536003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 8768 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416180536003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 8769 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416180536003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1416180536003 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1416180536019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2060 " "TimeQuest Timing Analyzer is analyzing 2060 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1416180536799 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1416180536799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1416180536799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180536861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180536861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: dataa  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180536861 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1416180536861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1416180536892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_27" } } } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PushButton_Debouncer:debounceit0\|PB_state  " "Automatically promoted node PushButton_Debouncer:debounceit0\|PB_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[2\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[2\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1445 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[3\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[3\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1446 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[4\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[4\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[5\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[5\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[6\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[6\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[7\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[7\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[8\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[8\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[9\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[9\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[10\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[10\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PushButton_Debouncer:debounceit0|PB_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1567 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3950 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3960 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3961 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3962 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3964 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3965 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3966 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3967 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3968 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3969 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3952 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416180537204 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 3970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416180537204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1416180537860 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416180537860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416180537875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416180537875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416180537875 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1416180537891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1416180537891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1416180537891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1416180538203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1416180538203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1416180538203 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416180538359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1416180540433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416180544318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1416180544349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1416180558467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416180558467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1416180559418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 4.7% " "4e+03 ns of routing delay (approximately 4.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1416180568076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1416180570681 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1416180570681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416180589541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1416180589541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1416180589541 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.69 " "Total time spent on timing analysis during the Fitter is 9.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1416180589728 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416180589744 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[4\] 0 " "Pin \"green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[5\] 0 " "Pin \"green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[6\] 0 " "Pin \"green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[7\] 0 " "Pin \"green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[8\] 0 " "Pin \"green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[4\] 0 " "Pin \"red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[5\] 0 " "Pin \"red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[6\] 0 " "Pin \"red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[7\] 0 " "Pin \"red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[8\] 0 " "Pin \"red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[9\] 0 " "Pin \"red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[10\] 0 " "Pin \"red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[11\] 0 " "Pin \"red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[12\] 0 " "Pin \"red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[13\] 0 " "Pin \"red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[14\] 0 " "Pin \"red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[15\] 0 " "Pin \"red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[16\] 0 " "Pin \"red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[17\] 0 " "Pin \"red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[0\] 0 " "Pin \"Hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[1\] 0 " "Pin \"Hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[2\] 0 " "Pin \"Hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[3\] 0 " "Pin \"Hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[4\] 0 " "Pin \"Hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[5\] 0 " "Pin \"Hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[6\] 0 " "Pin \"Hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[0\] 0 " "Pin \"Hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[1\] 0 " "Pin \"Hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[2\] 0 " "Pin \"Hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[3\] 0 " "Pin \"Hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[4\] 0 " "Pin \"Hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[5\] 0 " "Pin \"Hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[6\] 0 " "Pin \"Hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[0\] 0 " "Pin \"Hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[1\] 0 " "Pin \"Hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[2\] 0 " "Pin \"Hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[3\] 0 " "Pin \"Hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[4\] 0 " "Pin \"Hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[5\] 0 " "Pin \"Hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[6\] 0 " "Pin \"Hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[0\] 0 " "Pin \"Hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[1\] 0 " "Pin \"Hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[2\] 0 " "Pin \"Hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[3\] 0 " "Pin \"Hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[4\] 0 " "Pin \"Hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[5\] 0 " "Pin \"Hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[6\] 0 " "Pin \"Hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416180589884 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1416180589884 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416180591678 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416180592068 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416180594065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416180594642 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1416180594736 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1416180594923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.fit.smsg " "Generated suppressed messages file C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1416180595438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416180596779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:29:56 2014 " "Processing ended: Sun Nov 16 17:29:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416180596779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416180596779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416180596779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1416180596779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1416180597731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416180597731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:29:57 2014 " "Processing started: Sun Nov 16 17:29:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416180597731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1416180597731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1416180597731 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1416180599291 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1416180599369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416180599993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:29:59 2014 " "Processing ended: Sun Nov 16 17:29:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416180599993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416180599993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416180599993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1416180599993 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1416180600742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1416180601194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416180601194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:30:00 2014 " "Processing started: Sun Nov 16 17:30:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416180601194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416180601194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_sta MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416180601194 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1416180601272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416180601537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416180601568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416180601568 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2060 " "TimeQuest Timing Analyzer is analyzing 2060 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1416180601943 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1416180602021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1416180602021 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state " "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1416180602067 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1416180602099 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1416180602114 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416180602177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.829 " "Worst-case setup slack is -11.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.829       -11.829 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "  -11.829       -11.829 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.801     -9495.201 PushButton_Debouncer:debounceit0\|PB_state  " "  -10.801     -9495.201 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.291       -53.238 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -9.291       -53.238 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.046      -168.431 clk_27  " "   -3.046      -168.431 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634        -0.808 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.634        -0.808 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180602177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.375 " "Worst-case hold slack is -6.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.375       -53.483 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -6.375       -53.483 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477      -258.144 PushButton_Debouncer:debounceit0\|PB_state  " "   -3.477      -258.144 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493       -43.219 clk_27  " "   -2.493       -43.219 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217     -1429.678 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -2.217     -1429.678 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.108 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -0.108        -0.108 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180602208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416180602208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416180602208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.756 " "Worst-case minimum pulse width slack is -3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756      -340.976 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -3.756      -340.976 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180602223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416180602925 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1416180602925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603144 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1416180603144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416180603191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.037 " "Worst-case setup slack is -5.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037        -5.037 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -5.037        -5.037 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.030     -3381.623 PushButton_Debouncer:debounceit0\|PB_state  " "   -4.030     -3381.623 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590       -20.332 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -3.590       -20.332 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -36.358 clk_27  " "   -0.979       -36.358 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.173 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.173        -0.173 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180603206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.848 " "Worst-case hold slack is -2.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848       -24.272 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -2.848       -24.272 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052      -211.439 PushButton_Debouncer:debounceit0\|PB_state  " "   -2.052      -211.439 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540       -42.400 clk_27  " "   -1.540       -42.400 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595       -81.172 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.595       -81.172 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.065 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -0.065        -0.065 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180603253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416180603269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416180603269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409       -98.196 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -1.409       -98.196 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416180603284 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416180604111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416180604345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416180604376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416180604719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:30:04 2014 " "Processing ended: Sun Nov 16 17:30:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416180604719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416180604719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416180604719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416180604719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416180605811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416180605811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:30:05 2014 " "Processing started: Sun Nov 16 17:30:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416180605811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416180605811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416180605811 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MasterVerilog.vho\", \"MasterVerilog_fast.vho MasterVerilog_vhd.sdo MasterVerilog_vhd_fast.sdo C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/simulation/modelsim/ simulation " "Generated files \"MasterVerilog.vho\", \"MasterVerilog_fast.vho\", \"MasterVerilog_vhd.sdo\" and \"MasterVerilog_vhd_fast.sdo\" in directory \"C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11162014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1416180609664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416180609805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:30:09 2014 " "Processing ended: Sun Nov 16 17:30:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416180609805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416180609805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416180609805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416180609805 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus II Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416180610444 ""}
