

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 548 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                            
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SPI_0_CLK_F2M                       port                   1          SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0002       SF2_MSS_sys_sb_0.CCC_0.GL0_INST     CLKINT                 507        SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0003       SF2_MSS_sys_sb_0.CCC_0.GL1_INST     CLKINT                 40         SF2_MSS_sys_sb_0.corepwm_0_0.xhdl63.pwm_gen_inst.PWM_int[1]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

