m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim
valtera_reset_controller
Z1 !s110 1488157245
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IZaK@lZWOhNh8g<A_W^;FZ2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1488155626
8/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v
F/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1488157245.000000
!s107 /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|spi|+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules|/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v|
!i113 1
Z6 o-vlog01compat -work spi
Z7 !s92 -vlog01compat -work spi +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules
Z8 tCvgOpt 0
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
InizefIe9@V]3dImEOVIP?2
R2
R0
R3
8/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v
F/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|spi|+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules|/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R7
R8
vspi
R1
!i10b 1
!s100 =CoWA2H6e99af3N8cXHzU0
I?eF8T1Fb2z[g_jg8I^e1M0
R2
R0
w1488155672
8/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v
F/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v|
!s90 -reportprogress|300|-vlog01compat|-work|spi|+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis|/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v|
!i113 1
R6
!s92 -vlog01compat -work spi +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis
R8
vspi_spi_0
R1
!i10b 1
!s100 IK8UV;>GKGW<OglS87J=R1
I8;<WOdU3Z4`YR;P5C6l261
R2
R0
R3
8/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v
F/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v
L0 41
R4
r1
!s85 0
31
R5
!s107 /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|spi|+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules|/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v|
!i113 1
R6
R7
R8
