<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2023.1.0.6</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</text>
<text>Date: Thu May 25 13:30:58 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>BaseDesign</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_lt,fast_hv_lt,slow_lv_ht</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>SYS_CLK</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>-7.741</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>68.663</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain SYS_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</cell>
 <cell>20.914</cell>
 <cell>-1.184</cell>
 <cell>23.774</cell>
 <cell>22.590</cell>
 <cell>0.128</cell>
 <cell>21.176</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[6]:EN</cell>
 <cell>20.687</cell>
 <cell>-0.950</cell>
 <cell>23.547</cell>
 <cell>22.597</cell>
 <cell>0.128</cell>
 <cell>20.942</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:EN</cell>
 <cell>20.665</cell>
 <cell>-0.921</cell>
 <cell>23.525</cell>
 <cell>22.604</cell>
 <cell>0.128</cell>
 <cell>20.913</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[11]:EN</cell>
 <cell>20.620</cell>
 <cell>-0.882</cell>
 <cell>23.480</cell>
 <cell>22.598</cell>
 <cell>0.136</cell>
 <cell>20.874</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[15]:EN</cell>
 <cell>20.567</cell>
 <cell>-0.852</cell>
 <cell>23.427</cell>
 <cell>22.575</cell>
 <cell>0.128</cell>
 <cell>20.844</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>23.774</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.184</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>2.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.257</cell>
 <cell>133</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.603</cell>
 <cell>2.860</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>3.061</cell>
 <cell>81</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9B1H[10]:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.342</cell>
 <cell>5.403</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9B1H[10]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>5.481</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m2_e:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile_auto_anon_out_a_bits_opcode[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>5.740</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m2_e:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>5.875</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/_T_222</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.141</cell>
 <cell>7.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>7.089</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m6:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>7.223</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>7.294</cell>
 <cell>86</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0_1_0:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/_T_518_1_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.452</cell>
 <cell>8.746</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0_1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>8.817</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_N_2_i_0_li_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>9.469</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>9.522</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_in_a_ready_u_RNITHUMJ:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/auto_N_2_i_0_li</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.181</cell>
 <cell>10.703</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_in_a_ready_u_RNITHUMJ:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>10.781</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_out_haddr_0[29]:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/_T_244</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.309</cell>
 <cell>12.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_out_haddr_0[29]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>12.168</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29]:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0_AHB_MST_MEM_HADDR[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.408</cell>
 <cell>13.576</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>13.654</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR_Z[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>13.793</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>13.866</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0:A</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>13.994</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>14.065</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNI9HHD1[13]:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/N_69_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.579</cell>
 <cell>14.644</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNI9HHD1[13]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>14.696</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_i_a2_cZ[0]:C</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0_AHBmslave8_HSELx</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.951</cell>
 <cell>15.647</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_i_a2_cZ[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>15.699</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNILCG21:C</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0_AHBmslave8_HTRANS[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.875</cell>
 <cell>16.574</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNILCG21:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>16.624</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_validahbcmd:A</cell>
 <cell>net</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/validahbcmd</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.287</cell>
 <cell>20.911</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_validahbcmd:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.964</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</cell>
 <cell>net</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un1_validahbcmd</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.810</cell>
 <cell>23.774</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23.774</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>20.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>20.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>21.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>21.443</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>21.595</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>21.970</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>22.022</cell>
 <cell>954</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>22.526</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>22.726</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>22.718</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.128</cell>
 <cell>22.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SW_7</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>2.598</cell>
 <cell>-0.192</cell>
 <cell>22.598</cell>
 <cell>22.406</cell>
 <cell>0.000</cell>
 <cell>0.184</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>2.558</cell>
 <cell>-0.189</cell>
 <cell>22.558</cell>
 <cell>22.369</cell>
 <cell>0.000</cell>
 <cell>0.181</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SW_8</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>2.534</cell>
 <cell>-0.149</cell>
 <cell>22.534</cell>
 <cell>22.385</cell>
 <cell>0.000</cell>
 <cell>0.141</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SW_7</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.406</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>22.598</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.192</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SW_7</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SW_7</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.695</cell>
 <cell>20.695</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>SW_7_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.695</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>1.425</cell>
 <cell>22.120</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>net</cell>
 <cell>SW_7_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.478</cell>
 <cell>22.598</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.598</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>20.449</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>20.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>20.936</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>21.331</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>21.490</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>21.841</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>21.894</cell>
 <cell>1106</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB18_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.520</cell>
 <cell>22.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>22.406</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>22.406</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.406</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>LED_5</cell>
 <cell>4.878</cell>
 <cell>-7.741</cell>
 <cell>7.733</cell>
 <cell>-0.008</cell>
 <cell>7.733</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>LED_6</cell>
 <cell>4.798</cell>
 <cell>-7.673</cell>
 <cell>7.665</cell>
 <cell>-0.008</cell>
 <cell>7.665</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>LED_7</cell>
 <cell>4.693</cell>
 <cell>-7.568</cell>
 <cell>7.560</cell>
 <cell>-0.008</cell>
 <cell>7.560</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>LED_4</cell>
 <cell>4.425</cell>
 <cell>-7.282</cell>
 <cell>7.274</cell>
 <cell>-0.008</cell>
 <cell>7.274</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell>TX</cell>
 <cell>4.365</cell>
 <cell>-7.203</cell>
 <cell>7.195</cell>
 <cell>-0.008</cell>
 <cell>7.195</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LED_5</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.733</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-7.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>2.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.262</cell>
 <cell>1106</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB18_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>2.855</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>3.049</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>LED_5_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.700</cell>
 <cell>4.749</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>5.667</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>LED_5_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.667</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.066</cell>
 <cell>7.733</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5</cell>
 <cell>net</cell>
 <cell>LED_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.733</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.733</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>19.992</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LED_5</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>20.000</cell>
 <cell>-0.008</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET TCK to SYS_CLK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</cell>
 <cell>9.067</cell>
 <cell>10.587</cell>
 <cell>11.941</cell>
 <cell>22.528</cell>
 <cell>0.209</cell>
 <cell>9.405</cell>
 <cell>0.129</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg[2]:ALn</cell>
 <cell>8.990</cell>
 <cell>10.668</cell>
 <cell>11.864</cell>
 <cell>22.532</cell>
 <cell>0.196</cell>
 <cell>9.324</cell>
 <cell>0.138</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[2]:ALn</cell>
 <cell>8.896</cell>
 <cell>10.774</cell>
 <cell>11.770</cell>
 <cell>22.544</cell>
 <cell>0.196</cell>
 <cell>9.218</cell>
 <cell>0.126</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[2]:ALn</cell>
 <cell>8.780</cell>
 <cell>10.854</cell>
 <cell>11.654</cell>
 <cell>22.508</cell>
 <cell>0.209</cell>
 <cell>9.138</cell>
 <cell>0.149</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[3]:ALn</cell>
 <cell>8.676</cell>
 <cell>10.945</cell>
 <cell>11.550</cell>
 <cell>22.495</cell>
 <cell>0.209</cell>
 <cell>9.047</cell>
 <cell>0.162</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.528</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.587</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB8:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>2.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB8:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.262</cell>
 <cell>136</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB8_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>2.874</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>3.083</cell>
 <cell>610</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0_CoreRESET_PF_C0_0_dff</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>8.858</cell>
 <cell>11.941</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>20.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>20.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>21.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>21.443</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>21.595</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>21.970</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>22.022</cell>
 <cell>954</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.523</cell>
 <cell>22.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>22.745</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>22.737</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.209</cell>
 <cell>22.528</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.528</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</cell>
 <cell>6.198</cell>
 <cell></cell>
 <cell>6.198</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>3.846</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_6:ALn</cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>3.674</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_10:ALn</cell>
 <cell>5.497</cell>
 <cell></cell>
 <cell>5.497</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>3.201</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_8:ALn</cell>
 <cell>5.456</cell>
 <cell></cell>
 <cell>5.456</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>3.161</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_3:ALn</cell>
 <cell>5.415</cell>
 <cell></cell>
 <cell>5.415</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>3.066</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.198</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RST_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>0.945</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:B</cell>
 <cell>net</cell>
 <cell>USER_RST_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.149</cell>
 <cell>3.094</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>3.184</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_INTERNAL_RST_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.014</cell>
 <cell>6.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.198</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>59</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.209</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell>21.913</cell>
 <cell>68.663</cell>
 <cell>21.913</cell>
 <cell>90.576</cell>
 <cell>0.000</cell>
 <cell>29.336</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</cell>
 <cell>21.830</cell>
 <cell>68.742</cell>
 <cell>21.830</cell>
 <cell>90.572</cell>
 <cell>0.000</cell>
 <cell>29.178</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell>21.804</cell>
 <cell>68.774</cell>
 <cell>21.804</cell>
 <cell>90.578</cell>
 <cell>0.000</cell>
 <cell>29.114</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D</cell>
 <cell>21.735</cell>
 <cell>68.835</cell>
 <cell>21.735</cell>
 <cell>90.570</cell>
 <cell>0.000</cell>
 <cell>28.992</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4:D</cell>
 <cell>21.619</cell>
 <cell>68.931</cell>
 <cell>21.619</cell>
 <cell>90.550</cell>
 <cell>0.000</cell>
 <cell>28.800</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.576</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>21.913</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>68.663</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>8.262</cell>
 <cell>8.262</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.489</cell>
 <cell>9.751</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>9.919</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>10.108</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>10.276</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>10.392</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>10.560</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.790</cell>
 <cell>11.350</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>11.401</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.351</cell>
 <cell>12.752</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>12.831</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>12.972</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.051</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>13.183</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.262</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>13.390</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.469</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>13.604</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.683</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>13.807</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.886</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>14.021</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>14.164</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>14.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>14.313</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>14.436</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>14.515</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>14.641</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>14.720</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>15.036</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>15.115</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>15.245</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>15.324</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>15.459</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>15.538</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>15.672</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>15.751</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>15.872</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>15.951</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>16.077</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>16.156</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>16.280</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>16.359</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>16.492</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>16.571</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>16.707</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>16.786</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>16.871</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>17.014</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>17.377</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.428</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>17.547</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.598</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>17.707</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.758</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>17.813</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.864</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.648</cell>
 <cell>18.512</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>18.563</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>19.180</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>19.263</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>19.375</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>19.426</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>19.547</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>19.598</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>19.719</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>19.770</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>19.881</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>19.932</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>20.143</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>20.222</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>20.348</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>20.427</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>20.552</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>20.631</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31_RNO:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0_TGT_TDI_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.508</cell>
 <cell>21.139</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>21.222</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/N_446_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.691</cell>
 <cell>21.913</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.913</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.340</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.812</cell>
 <cell>85.152</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>85.316</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>85.478</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>85.893</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>86.054</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>86.405</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>86.458</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.522</cell>
 <cell>86.980</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.163</cell>
 <cell>87.143</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.421</cell>
 <cell>89.564</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>89.675</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>90.029</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>90.085</cell>
 <cell>38</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.499</cell>
 <cell>90.584</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>90.584</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>90.576</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>90.576</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.576</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET SYS_CLK to TCK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>7.120</cell>
 <cell>79.776</cell>
 <cell>7.120</cell>
 <cell>86.896</cell>
 <cell>0.196</cell>
 <cell>7.092</cell>
 <cell>-3.770</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell>7.120</cell>
 <cell>79.776</cell>
 <cell>7.120</cell>
 <cell>86.896</cell>
 <cell>0.196</cell>
 <cell>7.092</cell>
 <cell>-3.770</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:ALn</cell>
 <cell>20.928</cell>
 <cell>153.156</cell>
 <cell>20.928</cell>
 <cell>174.084</cell>
 <cell>0.209</cell>
 <cell>13.506</cell>
 <cell>-7.631</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</cell>
 <cell>20.465</cell>
 <cell>153.633</cell>
 <cell>20.465</cell>
 <cell>174.098</cell>
 <cell>0.209</cell>
 <cell>13.029</cell>
 <cell>-7.645</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</cell>
 <cell>19.709</cell>
 <cell>154.363</cell>
 <cell>19.709</cell>
 <cell>174.072</cell>
 <cell>0.209</cell>
 <cell>12.299</cell>
 <cell>-7.619</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.896</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>79.776</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>3.274</cell>
 <cell>3.274</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.429</cell>
 <cell>4.703</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>4.941</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>5.099</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>5.337</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.884</cell>
 <cell>6.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>6.421</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.699</cell>
 <cell>7.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.330</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.919</cell>
 <cell>85.249</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>85.415</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>85.599</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.437</cell>
 <cell>86.036</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>86.182</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>86.565</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>86.620</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>87.100</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>87.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.008</cell>
 <cell>87.092</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.196</cell>
 <cell>86.896</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.896</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
