Analysis & Synthesis Status : Successful - Sun Oct 03 17:04:02 2021
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : divisor_clock
Top-level Entity Name : divisor_clock
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 4
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
