
---------- Begin Simulation Statistics ----------
final_tick                                75985468000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46078                       # Simulator instruction rate (inst/s)
host_mem_usage                                 968040                       # Number of bytes of host memory used
host_op_rate                                    92709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2170.24                       # Real time elapsed on the host
host_tick_rate                               35012498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075985                       # Number of seconds simulated
sim_ticks                                 75985468000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97421845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 56781044                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.519709                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.519709                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3202034                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1595572                       # number of floating regfile writes
system.cpu.idleCycles                         9148312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1281244                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22540685                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.470123                       # Inst execution rate
system.cpu.iew.exec_refs                     49426508                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18238614                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4935215                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32472929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3990                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             54311                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19087873                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           233230973                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31187894                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1631267                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             223416011                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42894                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1947161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1136353                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2003277                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26493                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       969385                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         311859                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243253417                       # num instructions consuming a value
system.cpu.iew.wb_count                     222376187                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635975                       # average fanout of values written-back
system.cpu.iew.wb_producers                 154703035                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.463281                       # insts written-back per cycle
system.cpu.iew.wb_sent                      222799339                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                345711076                       # number of integer regfile reads
system.cpu.int_regfile_writes               178188861                       # number of integer regfile writes
system.cpu.ipc                               0.658021                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.658021                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2971860      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             170670463     75.84%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280318      0.12%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                150145      0.07%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              116710      0.05%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23078      0.01%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               387961      0.17%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               119829      0.05%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              366238      0.16%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9811      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30887318     13.72%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17150297      7.62%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          632430      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1280472      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              225047278                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3174193                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6210613                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2933536                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3898771                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2987517                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013275                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2579342     86.34%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28081      0.94%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    462      0.02%     87.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   934      0.03%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  309      0.01%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 158263      5.30%     92.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                103802      3.47%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46463      1.56%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            69849      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              221888742                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          589845536                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    219442651                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         261388416                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  233210143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 225047278                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20830                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32030290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            151451                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13003                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     33876739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     142822625                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.575712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.201690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80043829     56.04%     56.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10811611      7.57%     63.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11415960      7.99%     71.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10814538      7.57%     79.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9542840      6.68%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7495759      5.25%     91.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7245642      5.07%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3783442      2.65%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1669004      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       142822625                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.480857                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1011958                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1723873                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32472929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19087873                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96531206                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        151970937                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1531402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        50761                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           80                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4395256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8791959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2830                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                25845886                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17948248                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1510396                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11045679                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9803448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.753693                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2417122                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              37886                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1076908                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             584350                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           492558                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       265008                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        31630114                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1100922                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138133528                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.456566                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.435292                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85084294     61.60%     61.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12157847      8.80%     70.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7975874      5.77%     76.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12720868      9.21%     85.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3553786      2.57%     87.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2315846      1.68%     89.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2083500      1.51%     91.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1299028      0.94%     92.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10942485      7.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138133528                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10942485                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43426209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43426209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43462932                       # number of overall hits
system.cpu.dcache.overall_hits::total        43462932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1322410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1322410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1325019                       # number of overall misses
system.cpu.dcache.overall_misses::total       1325019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34148887471                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34148887471                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34148887471                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34148887471                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44748619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44748619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44787951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44787951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029584                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25823.222352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25823.222352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25772.375695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25772.375695                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       215654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          314                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8045                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.805966                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       501535                       # number of writebacks
system.cpu.dcache.writebacks::total            501535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       463875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       463875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       463875                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       463875                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       858535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       858535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       859775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       859775                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20420444479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20420444479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20473372479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20473372479                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23785.220729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23785.220729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23812.477077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23812.477077                       # average overall mshr miss latency
system.cpu.dcache.replacements                 858905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26998666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26998666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1080068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1080068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24837022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24837022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28078734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28078734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22995.794709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22995.794709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       461470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       461470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       618598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       618598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11406423500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11406423500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18439.153538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18439.153538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16427543                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16427543                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9311865471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9311865471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38424.480573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38424.480573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       239937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       239937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9014020979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9014020979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37568.282420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37568.282420                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36723                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36723                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2609                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2609                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39332                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39332                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1240                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1240                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52928000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52928000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42683.870968                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42683.870968                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.788629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44322823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            859417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.573128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.788629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90435319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90435319                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86354058                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17821150                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36157016                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1354048                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1136353                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9916297                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                416500                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              240863952                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2026933                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31182713                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18243165                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        282730                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44399                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89312389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      123785002                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    25845886                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12804920                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      51927707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3097912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         91                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28292                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          988                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19000536                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                918358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          142822625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.740642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.074409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103656664     72.58%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2067699      1.45%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2289828      1.60%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1846275      1.29%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2678108      1.88%     78.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2829345      1.98%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2678574      1.88%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2722719      1.91%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22053413     15.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            142822625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170071                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.814531                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15273739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15273739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15273739                       # number of overall hits
system.cpu.icache.overall_hits::total        15273739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3726789                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3726789                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3726789                       # number of overall misses
system.cpu.icache.overall_misses::total       3726789                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50696728460                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50696728460                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50696728460                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50696728460                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19000528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19000528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19000528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19000528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.196141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.196141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.196141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.196141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13603.326741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13603.326741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13603.326741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13603.326741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14732                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               882                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.702948                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3536184                       # number of writebacks
system.cpu.icache.writebacks::total           3536184                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       189697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       189697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       189697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       189697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3537092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3537092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3537092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3537092                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45488509469                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45488509469                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45488509469                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45488509469                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.186158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.186158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.186158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.186158                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12860.425872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12860.425872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12860.425872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12860.425872                       # average overall mshr miss latency
system.cpu.icache.replacements                3536184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15273739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15273739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3726789                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3726789                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50696728460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50696728460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19000528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19000528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.196141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.196141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13603.326741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13603.326741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       189697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       189697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3537092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3537092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45488509469                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45488509469                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.186158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.186158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12860.425872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12860.425872                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.604561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18810831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3537092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.318163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.604561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41538148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41538148                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19005508                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        364345                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2993514                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4410643                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10496                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26493                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2422303                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56160                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  75985468000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1136353                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87400413                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8838103                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4206                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36358002                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               9085548                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              238290929                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                149801                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 697126                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 687187                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7406108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              31                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           254058600                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   587642507                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                373173560                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3518698                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 39478352                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     101                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5214526                       # count of insts added to the skid buffer
system.cpu.rob.reads                        359848971                       # The number of ROB reads
system.cpu.rob.writes                       470381009                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3497045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               707950                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4204995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3497045                       # number of overall hits
system.l2.overall_hits::.cpu.data              707950                       # number of overall hits
system.l2.overall_hits::total                 4204995                       # number of overall hits
system.l2.demand_misses::.cpu.inst              39525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151467                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190992                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             39525                       # number of overall misses
system.l2.overall_misses::.cpu.data            151467                       # number of overall misses
system.l2.overall_misses::total                190992                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3082321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11550005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14632327000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3082321500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11550005500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14632327000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3536570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           859417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4395987                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3536570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          859417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4395987                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.176244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.176244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77984.098672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76254.269907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76612.250775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77984.098672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76254.269907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76612.250775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107317                       # number of writebacks
system.l2.writebacks::total                    107317                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         39510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        39510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190977                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2678722250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10009253250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12687975500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2678722250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10009253250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12687975500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.176244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.176244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67798.588965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66082.072333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66437.191390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67798.588965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66082.072333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66437.191390                       # average overall mshr miss latency
system.l2.replacements                         184790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       501535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           501535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       501535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       501535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3534271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3534271                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3534271                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3534271                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          527                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           527                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              360                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  360                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          361                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              361                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            144399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144399                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7042824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7042824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73614.265407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73614.265407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6068319250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6068319250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63428.372460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63428.372460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3497045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3497045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        39525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3082321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3082321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3536570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3536570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77984.098672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77984.098672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        39510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2678722250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2678722250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67798.588965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67798.588965                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        563551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            563551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4507181500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4507181500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       619346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        619346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80781.100457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80781.100457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3940934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3940934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70632.386415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70632.386415                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.543410                       # Cycle average of tags in use
system.l2.tags.total_refs                     8786510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.530205                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.865063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3054.037278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4921.641069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.372807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.600786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70489406                       # Number of tag accesses
system.l2.tags.data_accesses                 70489406                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    151170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415721250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              498950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101044                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107317                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190977                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107317                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    297                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.105953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.062278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.885091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6331     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.909483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3417     53.96%     53.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.59%     55.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2613     41.26%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.81%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12222528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6868288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   75983783500                       # Total gap between requests
system.mem_ctrls.avgGap                     254727.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2528640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9674880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6866624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33277942.040180630982                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127325398.588056340814                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90367595.024880290031                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        39510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       151467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107317                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1374852500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5013481500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1802036184250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34797.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33099.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16791712.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2528640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9693888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12222528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2528640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2528640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6868288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6868288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        39510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         190977                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107317                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107317                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33277942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127575552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160853494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33277942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33277942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90389494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90389494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90389494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33277942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127575552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       251242988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               190680                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107291                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7620                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2813084000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             953400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6388334000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14752.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33502.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109356                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55752                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       132861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.533588                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.144663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.632033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75674     56.96%     56.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38200     28.75%     85.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10069      7.58%     93.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3555      2.68%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1474      1.11%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          832      0.63%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          500      0.38%     98.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          343      0.26%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2214      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       132861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12203520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6866624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.603341                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.367595                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       479079720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       254633115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      691044900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276164100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5997657120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25791503070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7459259520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40949341545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.910171                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19144345000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2537080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54304043000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       469562100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       249574380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      670410300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     283894920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5997657120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25814930640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7439531040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40925560500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.597203                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19086973750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2537080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54361414250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              95305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107317                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75463                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95672                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         95305                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       564735                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       564735                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 564735                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19090816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19090816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19090816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190978                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           200756500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238721250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4156438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       608852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3536184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          434843                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240071                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3537092                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       619346                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10609846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2578461                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13188307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    452656256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87100928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              539757184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          185312                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6901696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4581660                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107820                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4528007     98.83%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53573      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     80      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4581660                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  75985468000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8433698500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5307139491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1290331944                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
