{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 13:30:08 2023 " "Info: Processing started: Thu Feb 23 13:30:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[7\] " "Info: Pin OP\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[6\] " "Info: Pin OP\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[5\] " "Info: Pin OP\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[4\] " "Info: Pin OP\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[3\] " "Info: Pin OP\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[2\] " "Info: Pin OP\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[1\] " "Info: Pin OP\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[0\] " "Info: Pin OP\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[7\] " "Info: Pin ars\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[6\] " "Info: Pin ars\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[5\] " "Info: Pin ars\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[4\] " "Info: Pin ars\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[3\] " "Info: Pin ars\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[2\] " "Info: Pin ars\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[1\] " "Info: Pin ars\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[0\] " "Info: Pin ars\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Info: Pin in\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Info: Pin in\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Info: Pin in\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Info: Pin in\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 8 24 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 8 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ir:inst\|ir\[3\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0 -12.325 ns " "Info: Slack time is -12.325 ns between source register \"ir:inst\|ir\[3\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.318 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.318 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst\|ir\[3\] 3 REG Unassigned 14 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'ir:inst\|ir\[3\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst\|ir\[3\] 3 REG Unassigned 14 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'ir:inst\|ir\[3\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 76 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.643 ns - Longest register memory " "Info: - Longest register to memory delay is 12.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|ir\[3\] 1 REG Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'ir:inst\|ir\[3\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 1.554 ns reg_group:inst11\|Mux2~1 2 COMB Unassigned 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 1.554 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux2~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { ir:inst|ir[3] reg_group:inst11|Mux2~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.365 ns reg_group:inst11\|Mux2~2 3 COMB Unassigned 7 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.365 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'reg_group:inst11\|Mux2~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst11|Mux2~1 reg_group:inst11|Mux2~2 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 4.239 ns simple:inst12\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(1.278 ns) + CELL(0.596 ns) = 4.239 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst12\|Add0~5'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { reg_group:inst11|Mux2~2 simple:inst12|Add0~5 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.745 ns simple:inst12\|Add0~6 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst12\|Add0~6'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add0~5 simple:inst12|Add0~6 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 6.228 ns simple:inst12\|t\[3\]~95 6 COMB Unassigned 1 " "Info: 6: + IC(0.859 ns) + CELL(0.624 ns) = 6.228 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~95'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { simple:inst12|Add0~6 simple:inst12|t[3]~95 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.038 ns simple:inst12\|t\[3\]~96 7 COMB Unassigned 1 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 7.038 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~96'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst12|t[3]~95 simple:inst12|t[3]~96 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.650 ns) 8.563 ns simple:inst12\|t\[3\]~98 8 COMB Unassigned 3 " "Info: 8: + IC(0.875 ns) + CELL(0.650 ns) = 8.563 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'simple:inst12\|t\[3\]~98'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { simple:inst12|t[3]~96 simple:inst12|t[3]~98 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.370 ns) 10.455 ns shift:inst19\|w\[2\]~43 9 COMB Unassigned 2 " "Info: 9: + IC(1.522 ns) + CELL(0.370 ns) = 10.455 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shift:inst19\|w\[2\]~43'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { simple:inst12|t[3]~98 shift:inst19|w[2]~43 } "NODE_NAME" } } { "shift.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.266 ns inst29\[2\]~25 10 COMB Unassigned 6 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 11.266 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst29\[2\]~25'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst19|w[2]~43 inst29[2]~25 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.128 ns) 12.643 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0 11 MEM Unassigned 1 " "Info: 11: + IC(1.249 ns) + CELL(0.128 ns) = 12.643 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { inst29[2]~25 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.951 ns ( 39.16 % ) " "Info: Total cell delay = 4.951 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.692 ns ( 60.84 % ) " "Info: Total interconnect delay = 7.692 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.643 ns" { ir:inst|ir[3] reg_group:inst11|Mux2~1 reg_group:inst11|Mux2~2 simple:inst12|Add0~5 simple:inst12|Add0~6 simple:inst12|t[3]~95 simple:inst12|t[3]~96 simple:inst12|t[3]~98 shift:inst19|w[2]~43 inst29[2]~25 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.643 ns" { ir:inst|ir[3] reg_group:inst11|Mux2~1 reg_group:inst11|Mux2~2 simple:inst12|Add0~5 simple:inst12|Add0~6 simple:inst12|t[3]~95 simple:inst12|t[3]~96 simple:inst12|t[3]~98 shift:inst19|w[2]~43 inst29[2]~25 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.643 ns register memory " "Info: Estimated most critical path is register to memory delay of 12.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|ir\[3\] 1 REG LAB_X25_Y8 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y8; Fanout = 14; REG Node = 'ir:inst\|ir\[3\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 1.554 ns reg_group:inst11\|Mux2~1 2 COMB LAB_X22_Y8 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 1.554 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux2~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { ir:inst|ir[3] reg_group:inst11|Mux2~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.365 ns reg_group:inst11\|Mux2~2 3 COMB LAB_X22_Y8 7 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.365 ns; Loc. = LAB_X22_Y8; Fanout = 7; COMB Node = 'reg_group:inst11\|Mux2~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst11|Mux2~1 reg_group:inst11|Mux2~2 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 4.239 ns simple:inst12\|Add0~5 4 COMB LAB_X25_Y8 2 " "Info: 4: + IC(1.278 ns) + CELL(0.596 ns) = 4.239 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'simple:inst12\|Add0~5'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { reg_group:inst11|Mux2~2 simple:inst12|Add0~5 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.745 ns simple:inst12\|Add0~6 5 COMB LAB_X25_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.745 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'simple:inst12\|Add0~6'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add0~5 simple:inst12|Add0~6 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 6.228 ns simple:inst12\|t\[3\]~95 6 COMB LAB_X27_Y8 1 " "Info: 6: + IC(0.859 ns) + CELL(0.624 ns) = 6.228 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~95'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { simple:inst12|Add0~6 simple:inst12|t[3]~95 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.038 ns simple:inst12\|t\[3\]~96 7 COMB LAB_X27_Y8 1 " "Info: 7: + IC(0.187 ns) + CELL(0.623 ns) = 7.038 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~96'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { simple:inst12|t[3]~95 simple:inst12|t[3]~96 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.650 ns) 8.563 ns simple:inst12\|t\[3\]~98 8 COMB LAB_X26_Y9 3 " "Info: 8: + IC(0.875 ns) + CELL(0.650 ns) = 8.563 ns; Loc. = LAB_X26_Y9; Fanout = 3; COMB Node = 'simple:inst12\|t\[3\]~98'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { simple:inst12|t[3]~96 simple:inst12|t[3]~98 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.370 ns) 10.455 ns shift:inst19\|w\[2\]~43 9 COMB LAB_X24_Y8 2 " "Info: 9: + IC(1.522 ns) + CELL(0.370 ns) = 10.455 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'shift:inst19\|w\[2\]~43'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { simple:inst12|t[3]~98 shift:inst19|w[2]~43 } "NODE_NAME" } } { "shift.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.266 ns inst29\[2\]~25 10 COMB LAB_X24_Y8 6 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 11.266 ns; Loc. = LAB_X24_Y8; Fanout = 6; COMB Node = 'inst29\[2\]~25'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst19|w[2]~43 inst29[2]~25 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.128 ns) 12.643 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0 11 MEM M4K_X23_Y9 1 " "Info: 11: + IC(1.249 ns) + CELL(0.128 ns) = 12.643 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { inst29[2]~25 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.951 ns ( 39.16 % ) " "Info: Total cell delay = 4.951 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.692 ns ( 60.84 % ) " "Info: Total interconnect delay = 7.692 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.643 ns" { ir:inst|ir[3] reg_group:inst11|Mux2~1 reg_group:inst11|Mux2~2 simple:inst12|Add0~5 simple:inst12|Add0~6 simple:inst12|t[3]~95 simple:inst12|t[3]~96 simple:inst12|t[3]~98 shift:inst19|w[2]~43 inst29[2]~25 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[7\] 0 " "Info: Pin \"OP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[6\] 0 " "Info: Pin \"OP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[5\] 0 " "Info: Pin \"OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[4\] 0 " "Info: Pin \"OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[3\] 0 " "Info: Pin \"OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[2\] 0 " "Info: Pin \"OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[1\] 0 " "Info: Pin \"OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[0\] 0 " "Info: Pin \"OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[7\] 0 " "Info: Pin \"ars\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[6\] 0 " "Info: Pin \"ars\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[5\] 0 " "Info: Pin \"ars\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[4\] 0 " "Info: Pin \"ars\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[3\] 0 " "Info: Pin \"ars\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[2\] 0 " "Info: Pin \"ars\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[1\] 0 " "Info: Pin \"ars\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[0\] 0 " "Info: Pin \"ars\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 13:30:10 2023 " "Info: Processing ended: Thu Feb 23 13:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
