// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _color_hist_HH_
#define _color_hist_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "calc_hist.h"
#include "color_hist_urem_1sc4.h"
#include "color_hist_mul_32tde.h"
#include "color_hist_urem_1udo.h"
#include "color_hist_mul_muvdy.h"
#include "color_hist_image_cud.h"
#include "color_hist_rst.h"
#include "color_hist_CONTROL_BUS_s_axi.h"
#include "color_hist_SPECS_s_axi.h"
#include "color_hist_INPUT_IMAGE_m_axi.h"
#include "color_hist_FEATURE_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_INPUT_IMAGE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_IMAGE_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_IMAGE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_FEATURE_ID_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_FEATURE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_FEATURE_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32,
         unsigned int C_S_AXI_SPECS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_SPECS_DATA_WIDTH = 32>
struct color_hist : public sc_module {
    // Port declarations 127
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_AWVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ADDR_WIDTH> > m_axi_INPUT_IMAGE_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_AWID;
    sc_out< sc_lv<8> > m_axi_INPUT_IMAGE_AWLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_AWBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_AWPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH> > m_axi_INPUT_IMAGE_AWUSER;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_WVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH> > m_axi_INPUT_IMAGE_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH/8> > m_axi_INPUT_IMAGE_WSTRB;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_WID;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_WUSER_WIDTH> > m_axi_INPUT_IMAGE_WUSER;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_ARVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ADDR_WIDTH> > m_axi_INPUT_IMAGE_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_ARID;
    sc_out< sc_lv<8> > m_axi_INPUT_IMAGE_ARLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_ARBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_ARPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH> > m_axi_INPUT_IMAGE_ARUSER;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_RVALID;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH> > m_axi_INPUT_IMAGE_RDATA;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_RID;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_RUSER_WIDTH> > m_axi_INPUT_IMAGE_RUSER;
    sc_in< sc_lv<2> > m_axi_INPUT_IMAGE_RRESP;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_BVALID;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_BREADY;
    sc_in< sc_lv<2> > m_axi_INPUT_IMAGE_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_BID;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_BUSER_WIDTH> > m_axi_INPUT_IMAGE_BUSER;
    sc_out< sc_logic > m_axi_FEATURE_AWVALID;
    sc_in< sc_logic > m_axi_FEATURE_AWREADY;
    sc_out< sc_uint<C_M_AXI_FEATURE_ADDR_WIDTH> > m_axi_FEATURE_AWADDR;
    sc_out< sc_uint<C_M_AXI_FEATURE_ID_WIDTH> > m_axi_FEATURE_AWID;
    sc_out< sc_lv<8> > m_axi_FEATURE_AWLEN;
    sc_out< sc_lv<3> > m_axi_FEATURE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_FEATURE_AWBURST;
    sc_out< sc_lv<2> > m_axi_FEATURE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_FEATURE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_FEATURE_AWPROT;
    sc_out< sc_lv<4> > m_axi_FEATURE_AWQOS;
    sc_out< sc_lv<4> > m_axi_FEATURE_AWREGION;
    sc_out< sc_uint<C_M_AXI_FEATURE_AWUSER_WIDTH> > m_axi_FEATURE_AWUSER;
    sc_out< sc_logic > m_axi_FEATURE_WVALID;
    sc_in< sc_logic > m_axi_FEATURE_WREADY;
    sc_out< sc_uint<C_M_AXI_FEATURE_DATA_WIDTH> > m_axi_FEATURE_WDATA;
    sc_out< sc_uint<C_M_AXI_FEATURE_DATA_WIDTH/8> > m_axi_FEATURE_WSTRB;
    sc_out< sc_logic > m_axi_FEATURE_WLAST;
    sc_out< sc_uint<C_M_AXI_FEATURE_ID_WIDTH> > m_axi_FEATURE_WID;
    sc_out< sc_uint<C_M_AXI_FEATURE_WUSER_WIDTH> > m_axi_FEATURE_WUSER;
    sc_out< sc_logic > m_axi_FEATURE_ARVALID;
    sc_in< sc_logic > m_axi_FEATURE_ARREADY;
    sc_out< sc_uint<C_M_AXI_FEATURE_ADDR_WIDTH> > m_axi_FEATURE_ARADDR;
    sc_out< sc_uint<C_M_AXI_FEATURE_ID_WIDTH> > m_axi_FEATURE_ARID;
    sc_out< sc_lv<8> > m_axi_FEATURE_ARLEN;
    sc_out< sc_lv<3> > m_axi_FEATURE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_FEATURE_ARBURST;
    sc_out< sc_lv<2> > m_axi_FEATURE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_FEATURE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_FEATURE_ARPROT;
    sc_out< sc_lv<4> > m_axi_FEATURE_ARQOS;
    sc_out< sc_lv<4> > m_axi_FEATURE_ARREGION;
    sc_out< sc_uint<C_M_AXI_FEATURE_ARUSER_WIDTH> > m_axi_FEATURE_ARUSER;
    sc_in< sc_logic > m_axi_FEATURE_RVALID;
    sc_out< sc_logic > m_axi_FEATURE_RREADY;
    sc_in< sc_uint<C_M_AXI_FEATURE_DATA_WIDTH> > m_axi_FEATURE_RDATA;
    sc_in< sc_logic > m_axi_FEATURE_RLAST;
    sc_in< sc_uint<C_M_AXI_FEATURE_ID_WIDTH> > m_axi_FEATURE_RID;
    sc_in< sc_uint<C_M_AXI_FEATURE_RUSER_WIDTH> > m_axi_FEATURE_RUSER;
    sc_in< sc_lv<2> > m_axi_FEATURE_RRESP;
    sc_in< sc_logic > m_axi_FEATURE_BVALID;
    sc_out< sc_logic > m_axi_FEATURE_BREADY;
    sc_in< sc_lv<2> > m_axi_FEATURE_BRESP;
    sc_in< sc_uint<C_M_AXI_FEATURE_ID_WIDTH> > m_axi_FEATURE_BID;
    sc_in< sc_uint<C_M_AXI_FEATURE_BUSER_WIDTH> > m_axi_FEATURE_BUSER;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_SPECS_AWVALID;
    sc_out< sc_logic > s_axi_SPECS_AWREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_ADDR_WIDTH> > s_axi_SPECS_AWADDR;
    sc_in< sc_logic > s_axi_SPECS_WVALID;
    sc_out< sc_logic > s_axi_SPECS_WREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_DATA_WIDTH> > s_axi_SPECS_WDATA;
    sc_in< sc_uint<C_S_AXI_SPECS_DATA_WIDTH/8> > s_axi_SPECS_WSTRB;
    sc_in< sc_logic > s_axi_SPECS_ARVALID;
    sc_out< sc_logic > s_axi_SPECS_ARREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_ADDR_WIDTH> > s_axi_SPECS_ARADDR;
    sc_out< sc_logic > s_axi_SPECS_RVALID;
    sc_in< sc_logic > s_axi_SPECS_RREADY;
    sc_out< sc_uint<C_S_AXI_SPECS_DATA_WIDTH> > s_axi_SPECS_RDATA;
    sc_out< sc_lv<2> > s_axi_SPECS_RRESP;
    sc_out< sc_logic > s_axi_SPECS_BVALID;
    sc_in< sc_logic > s_axi_SPECS_BREADY;
    sc_out< sc_lv<2> > s_axi_SPECS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<2> > ap_var_for_const10;
    sc_signal< sc_lv<16> > ap_var_for_const11;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    color_hist(sc_module_name name);
    SC_HAS_PROCESS(color_hist);

    ~color_hist();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    color_hist_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* color_hist_CONTROL_BUS_s_axi_U;
    color_hist_SPECS_s_axi<C_S_AXI_SPECS_ADDR_WIDTH,C_S_AXI_SPECS_DATA_WIDTH>* color_hist_SPECS_s_axi_U;
    color_hist_INPUT_IMAGE_m_axi<8,32,5,16,16,16,16,C_M_AXI_INPUT_IMAGE_ID_WIDTH,C_M_AXI_INPUT_IMAGE_ADDR_WIDTH,C_M_AXI_INPUT_IMAGE_DATA_WIDTH,C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH,C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH,C_M_AXI_INPUT_IMAGE_WUSER_WIDTH,C_M_AXI_INPUT_IMAGE_RUSER_WIDTH,C_M_AXI_INPUT_IMAGE_BUSER_WIDTH,C_M_AXI_INPUT_IMAGE_USER_VALUE,C_M_AXI_INPUT_IMAGE_PROT_VALUE,C_M_AXI_INPUT_IMAGE_CACHE_VALUE>* color_hist_INPUT_IMAGE_m_axi_U;
    color_hist_FEATURE_m_axi<16,32,5,16,16,16,16,C_M_AXI_FEATURE_ID_WIDTH,C_M_AXI_FEATURE_ADDR_WIDTH,C_M_AXI_FEATURE_DATA_WIDTH,C_M_AXI_FEATURE_AWUSER_WIDTH,C_M_AXI_FEATURE_ARUSER_WIDTH,C_M_AXI_FEATURE_WUSER_WIDTH,C_M_AXI_FEATURE_RUSER_WIDTH,C_M_AXI_FEATURE_BUSER_WIDTH,C_M_AXI_FEATURE_USER_VALUE,C_M_AXI_FEATURE_PROT_VALUE,C_M_AXI_FEATURE_CACHE_VALUE>* color_hist_FEATURE_m_axi_U;
    color_hist_image_cud* image_buffer_0_U;
    color_hist_image_cud* image_buffer_1_U;
    color_hist_image_cud* image_buffer_2_U;
    color_hist_image_cud* image_buffer_3_U;
    color_hist_image_cud* image_buffer_4_U;
    color_hist_image_cud* image_buffer_5_U;
    color_hist_image_cud* image_buffer_6_U;
    color_hist_image_cud* image_buffer_7_U;
    color_hist_image_cud* image_buffer_8_U;
    color_hist_image_cud* image_buffer_9_U;
    color_hist_image_cud* image_buffer_10_U;
    color_hist_image_cud* image_buffer_11_U;
    color_hist_image_cud* image_buffer_12_U;
    color_hist_image_cud* image_buffer_13_U;
    color_hist_image_cud* image_buffer_14_U;
    color_hist_image_cud* image_buffer_15_U;
    color_hist_rst* rst_U;
    calc_hist* grp_calc_hist_fu_580;
    color_hist_urem_1sc4<1,15,11,8,11>* color_hist_urem_1sc4_U20;
    color_hist_mul_32tde<1,5,32,32,32>* color_hist_mul_32tde_U21;
    color_hist_mul_32tde<1,5,32,32,32>* color_hist_mul_32tde_U22;
    color_hist_urem_1udo<1,18,14,8,14>* color_hist_urem_1udo_U23;
    color_hist_mul_muvdy<1,3,14,16,30>* color_hist_mul_muvdy_U24;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<2> > specs_address0;
    sc_signal< sc_logic > specs_ce0;
    sc_signal< sc_lv<32> > specs_q0;
    sc_signal< sc_lv<32> > imageptr;
    sc_signal< sc_lv<32> > feature_r;
    sc_signal< sc_logic > INPUT_IMAGE_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_16_reg_1059;
    sc_signal< sc_logic > INPUT_IMAGE_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > FEATURE_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > FEATURE_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond2_reg_1096;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond2_reg_1096;
    sc_signal< sc_logic > FEATURE_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > INPUT_IMAGE_AWREADY;
    sc_signal< sc_logic > INPUT_IMAGE_WREADY;
    sc_signal< sc_logic > INPUT_IMAGE_ARVALID;
    sc_signal< sc_logic > INPUT_IMAGE_ARREADY;
    sc_signal< sc_logic > INPUT_IMAGE_RVALID;
    sc_signal< sc_logic > INPUT_IMAGE_RREADY;
    sc_signal< sc_lv<8> > INPUT_IMAGE_RDATA;
    sc_signal< sc_logic > INPUT_IMAGE_RLAST;
    sc_signal< sc_lv<1> > INPUT_IMAGE_RID;
    sc_signal< sc_lv<1> > INPUT_IMAGE_RUSER;
    sc_signal< sc_lv<2> > INPUT_IMAGE_RRESP;
    sc_signal< sc_logic > INPUT_IMAGE_BVALID;
    sc_signal< sc_lv<2> > INPUT_IMAGE_BRESP;
    sc_signal< sc_lv<1> > INPUT_IMAGE_BID;
    sc_signal< sc_lv<1> > INPUT_IMAGE_BUSER;
    sc_signal< sc_logic > FEATURE_AWVALID;
    sc_signal< sc_logic > FEATURE_AWREADY;
    sc_signal< sc_logic > FEATURE_WVALID;
    sc_signal< sc_logic > FEATURE_WREADY;
    sc_signal< sc_logic > FEATURE_ARREADY;
    sc_signal< sc_logic > FEATURE_RVALID;
    sc_signal< sc_lv<16> > FEATURE_RDATA;
    sc_signal< sc_logic > FEATURE_RLAST;
    sc_signal< sc_lv<1> > FEATURE_RID;
    sc_signal< sc_lv<1> > FEATURE_RUSER;
    sc_signal< sc_lv<2> > FEATURE_RRESP;
    sc_signal< sc_logic > FEATURE_BVALID;
    sc_signal< sc_logic > FEATURE_BREADY;
    sc_signal< sc_lv<2> > FEATURE_BRESP;
    sc_signal< sc_lv<1> > FEATURE_BID;
    sc_signal< sc_lv<1> > FEATURE_BUSER;
    sc_signal< sc_lv<11> > indvar_flatten_reg_524;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter15;
    sc_signal< sc_logic > ap_sig_ioackin_INPUT_IMAGE_ARREADY;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter23;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_reg_536;
    sc_signal< sc_lv<7> > indvar_reg_547;
    sc_signal< sc_lv<6> > indvar8_reg_569;
    sc_signal< sc_lv<32> > y_reg_934;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > x_reg_945;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > FEATURE_addr_reg_956;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<33> > tmp_10_cast_fu_621_p1;
    sc_signal< sc_lv<33> > tmp_10_cast_reg_962;
    sc_signal< sc_lv<32> > original_width_reg_967;
    sc_signal< sc_lv<32> > tmp_fu_629_p2;
    sc_signal< sc_lv<32> > tmp_reg_973;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_668_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_exitcond_flatten_reg_978;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_exitcond_flatten_reg_978;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_674_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_982;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_fu_680_p2;
    sc_signal< sc_lv<1> > exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_reg_987;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_reg_987;
    sc_signal< sc_lv<7> > indvar_mid2_fu_686_p3;
    sc_signal< sc_lv<7> > indvar_mid2_reg_992;
    sc_signal< sc_lv<32> > tmp_mid1_fu_704_p2;
    sc_signal< sc_lv<32> > tmp_mid1_reg_997;
    sc_signal< sc_lv<12> > tmp_8_cast_cast_mid2_1_fu_743_p3;
    sc_signal< sc_lv<12> > tmp_8_cast_cast_mid2_1_reg_1002;
    sc_signal< sc_lv<5> > i_mid2_fu_751_p3;
    sc_signal< sc_lv<7> > indvar_next_fu_759_p2;
    sc_signal< sc_lv<14> > tmp_9_fu_785_p2;
    sc_signal< sc_lv<14> > tmp_9_reg_1017;
    sc_signal< sc_lv<14> > ap_reg_pp0_iter2_tmp_9_reg_1017;
    sc_signal< sc_lv<14> > ap_reg_pp0_iter3_tmp_9_reg_1017;
    sc_signal< sc_lv<14> > ap_reg_pp0_iter4_tmp_9_reg_1017;
    sc_signal< sc_lv<32> > grp_fu_771_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1023;
    sc_signal< sc_lv<32> > grp_fu_775_p2;
    sc_signal< sc_lv<32> > tmp_1_mid1_reg_1028;
    sc_signal< sc_lv<32> > offset_fu_809_p2;
    sc_signal< sc_lv<32> > offset_reg_1038;
    sc_signal< sc_lv<32> > tmp_2_mid1_fu_815_p2;
    sc_signal< sc_lv<32> > tmp_2_mid1_reg_1043;
    sc_signal< sc_lv<32> > INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter8_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter9_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter10_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter11_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter12_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter13_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter14_INPUT_IMAGE_addr_reg_1049;
    sc_signal< sc_lv<4> > tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter8_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter9_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter10_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter11_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter12_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter13_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter14_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter15_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter16_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter17_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter18_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter19_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter20_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter21_tmp_t_reg_1055;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter22_tmp_t_reg_1055;
    sc_signal< sc_lv<1> > tmp_16_fu_863_p2;
    sc_signal< sc_lv<8> > INPUT_IMAGE_addr_rea_reg_1063;
    sc_signal< sc_lv<14> > grp_fu_794_p2;
    sc_signal< sc_lv<14> > tmp_6_reg_1083;
    sc_signal< sc_lv<6> > indvarinc_fu_888_p2;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > exitcond2_fu_905_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter2;
    sc_signal< sc_logic > ap_sig_ioackin_FEATURE_WREADY;
    sc_signal< bool > ap_block_state35_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next9_fu_911_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<16> > rst_q0;
    sc_signal< sc_lv<16> > rst_load_reg_1110;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter6_state11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_sig_ioackin_FEATURE_AWREADY;
    sc_signal< sc_logic > grp_calc_hist_fu_580_ap_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state33;
    sc_signal< sc_lv<7> > image_buffer_0_address0;
    sc_signal< sc_logic > image_buffer_0_ce0;
    sc_signal< sc_logic > image_buffer_0_we0;
    sc_signal< sc_lv<8> > image_buffer_0_q0;
    sc_signal< sc_lv<7> > image_buffer_1_address0;
    sc_signal< sc_logic > image_buffer_1_ce0;
    sc_signal< sc_logic > image_buffer_1_we0;
    sc_signal< sc_lv<8> > image_buffer_1_q0;
    sc_signal< sc_lv<7> > image_buffer_2_address0;
    sc_signal< sc_logic > image_buffer_2_ce0;
    sc_signal< sc_logic > image_buffer_2_we0;
    sc_signal< sc_lv<8> > image_buffer_2_q0;
    sc_signal< sc_lv<7> > image_buffer_3_address0;
    sc_signal< sc_logic > image_buffer_3_ce0;
    sc_signal< sc_logic > image_buffer_3_we0;
    sc_signal< sc_lv<8> > image_buffer_3_q0;
    sc_signal< sc_lv<7> > image_buffer_4_address0;
    sc_signal< sc_logic > image_buffer_4_ce0;
    sc_signal< sc_logic > image_buffer_4_we0;
    sc_signal< sc_lv<8> > image_buffer_4_q0;
    sc_signal< sc_lv<7> > image_buffer_5_address0;
    sc_signal< sc_logic > image_buffer_5_ce0;
    sc_signal< sc_logic > image_buffer_5_we0;
    sc_signal< sc_lv<8> > image_buffer_5_q0;
    sc_signal< sc_lv<7> > image_buffer_6_address0;
    sc_signal< sc_logic > image_buffer_6_ce0;
    sc_signal< sc_logic > image_buffer_6_we0;
    sc_signal< sc_lv<8> > image_buffer_6_q0;
    sc_signal< sc_lv<7> > image_buffer_7_address0;
    sc_signal< sc_logic > image_buffer_7_ce0;
    sc_signal< sc_logic > image_buffer_7_we0;
    sc_signal< sc_lv<8> > image_buffer_7_q0;
    sc_signal< sc_lv<7> > image_buffer_8_address0;
    sc_signal< sc_logic > image_buffer_8_ce0;
    sc_signal< sc_logic > image_buffer_8_we0;
    sc_signal< sc_lv<8> > image_buffer_8_q0;
    sc_signal< sc_lv<7> > image_buffer_9_address0;
    sc_signal< sc_logic > image_buffer_9_ce0;
    sc_signal< sc_logic > image_buffer_9_we0;
    sc_signal< sc_lv<8> > image_buffer_9_q0;
    sc_signal< sc_lv<7> > image_buffer_10_address0;
    sc_signal< sc_logic > image_buffer_10_ce0;
    sc_signal< sc_logic > image_buffer_10_we0;
    sc_signal< sc_lv<8> > image_buffer_10_q0;
    sc_signal< sc_lv<7> > image_buffer_11_address0;
    sc_signal< sc_logic > image_buffer_11_ce0;
    sc_signal< sc_logic > image_buffer_11_we0;
    sc_signal< sc_lv<8> > image_buffer_11_q0;
    sc_signal< sc_lv<7> > image_buffer_12_address0;
    sc_signal< sc_logic > image_buffer_12_ce0;
    sc_signal< sc_logic > image_buffer_12_we0;
    sc_signal< sc_lv<8> > image_buffer_12_q0;
    sc_signal< sc_lv<7> > image_buffer_13_address0;
    sc_signal< sc_logic > image_buffer_13_ce0;
    sc_signal< sc_logic > image_buffer_13_we0;
    sc_signal< sc_lv<8> > image_buffer_13_q0;
    sc_signal< sc_lv<7> > image_buffer_14_address0;
    sc_signal< sc_logic > image_buffer_14_ce0;
    sc_signal< sc_logic > image_buffer_14_we0;
    sc_signal< sc_lv<8> > image_buffer_14_q0;
    sc_signal< sc_lv<7> > image_buffer_15_address0;
    sc_signal< sc_logic > image_buffer_15_ce0;
    sc_signal< sc_logic > image_buffer_15_we0;
    sc_signal< sc_lv<8> > image_buffer_15_q0;
    sc_signal< sc_lv<6> > rst_address0;
    sc_signal< sc_logic > rst_ce0;
    sc_signal< sc_logic > rst_we0;
    sc_signal< sc_logic > rst_ce1;
    sc_signal< sc_logic > rst_we1;
    sc_signal< sc_logic > grp_calc_hist_fu_580_ap_start;
    sc_signal< sc_logic > grp_calc_hist_fu_580_ap_idle;
    sc_signal< sc_logic > grp_calc_hist_fu_580_ap_ready;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_0_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_0_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_1_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_1_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_2_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_2_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_3_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_3_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_4_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_4_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_5_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_5_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_6_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_6_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_7_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_7_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_8_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_8_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_9_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_9_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_10_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_10_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_11_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_11_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_12_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_12_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_13_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_13_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_14_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_14_ce0;
    sc_signal< sc_lv<7> > grp_calc_hist_fu_580_image_buffer_15_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_image_buffer_15_ce0;
    sc_signal< sc_lv<6> > grp_calc_hist_fu_580_rst_address0;
    sc_signal< sc_logic > grp_calc_hist_fu_580_rst_ce0;
    sc_signal< sc_lv<6> > grp_calc_hist_fu_580_rst_address1;
    sc_signal< sc_logic > grp_calc_hist_fu_580_rst_ce1;
    sc_signal< sc_logic > grp_calc_hist_fu_580_rst_we1;
    sc_signal< sc_lv<16> > grp_calc_hist_fu_580_rst_d1;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten_phi_fu_528_p4;
    sc_signal< sc_lv<6> > invdar_reg_558;
    sc_signal< sc_lv<1> > tmp_5_fu_899_p2;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_reg_grp_calc_hist_fu_580_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<64> > tmp_s_fu_869_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_894_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_917_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_611_p1;
    sc_signal< sc_lv<64> > imageptr2_sum_cast_fu_844_p1;
    sc_signal< sc_logic > ap_reg_ioackin_INPUT_IMAGE_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_FEATURE_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_FEATURE_WREADY;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<31> > feature3_fu_601_p4;
    sc_signal< sc_lv<32> > i_cast7_fu_625_p1;
    sc_signal< sc_lv<4> > tmp_10_fu_634_p1;
    sc_signal< sc_lv<11> > p_shl3_fu_638_p3;
    sc_signal< sc_lv<9> > p_shl4_fu_650_p3;
    sc_signal< sc_lv<12> > p_shl3_cast_fu_646_p1;
    sc_signal< sc_lv<12> > p_shl4_cast_fu_658_p1;
    sc_signal< sc_lv<5> > i_s_fu_694_p2;
    sc_signal< sc_lv<32> > i_cast7_mid1_fu_700_p1;
    sc_signal< sc_lv<4> > tmp_14_fu_709_p1;
    sc_signal< sc_lv<11> > p_shl3_mid1_fu_713_p3;
    sc_signal< sc_lv<9> > p_shl4_mid1_fu_725_p3;
    sc_signal< sc_lv<12> > p_shl3_cast_mid1_fu_721_p1;
    sc_signal< sc_lv<12> > p_shl4_cast_mid1_fu_733_p1;
    sc_signal< sc_lv<12> > tmp_8_mid1_fu_737_p2;
    sc_signal< sc_lv<12> > tmp_8_fu_662_p2;
    sc_signal< sc_lv<8> > grp_fu_765_p1;
    sc_signal< sc_lv<14> > tmp_8_cast_cast_mid2_fu_779_p1;
    sc_signal< sc_lv<14> > indvar_cast4_cast_fu_782_p1;
    sc_signal< sc_lv<8> > grp_fu_794_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_799_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_803_p2;
    sc_signal< sc_lv<32> > tmp_12_fu_819_p2;
    sc_signal< sc_lv<32> > offset_mid1_fu_824_p2;
    sc_signal< sc_lv<32> > tmp_13_fu_829_p3;
    sc_signal< sc_lv<33> > tmp_3_mid2_cast_fu_835_p1;
    sc_signal< sc_lv<33> > imageptr2_sum_fu_839_p2;
    sc_signal< sc_lv<30> > grp_fu_922_p2;
    sc_signal< sc_lv<11> > grp_fu_765_p2;
    sc_signal< sc_lv<14> > grp_fu_922_p0;
    sc_signal< sc_lv<16> > grp_fu_922_p1;
    sc_signal< sc_logic > grp_fu_765_ce;
    sc_signal< sc_logic > grp_fu_771_ce;
    sc_signal< sc_logic > grp_fu_775_ce;
    sc_signal< sc_logic > grp_fu_794_ce;
    sc_signal< sc_logic > grp_fu_922_ce;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<30> > grp_fu_922_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_pp0_stage0;
    static const sc_lv<15> ap_ST_fsm_state29;
    static const sc_lv<15> ap_ST_fsm_state30;
    static const sc_lv<15> ap_ST_fsm_state31;
    static const sc_lv<15> ap_ST_fsm_state32;
    static const sc_lv<15> ap_ST_fsm_pp1_stage0;
    static const sc_lv<15> ap_ST_fsm_state36;
    static const sc_lv<15> ap_ST_fsm_state37;
    static const sc_lv<15> ap_ST_fsm_state38;
    static const sc_lv<15> ap_ST_fsm_state39;
    static const sc_lv<15> ap_ST_fsm_state40;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_INPUT_IMAGE_USER_VALUE;
    static const int C_M_AXI_INPUT_IMAGE_PROT_VALUE;
    static const int C_M_AXI_INPUT_IMAGE_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_FEATURE_USER_VALUE;
    static const int C_M_AXI_FEATURE_PROT_VALUE;
    static const int C_M_AXI_FEATURE_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<11> ap_const_lv11_600;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_60;
    static const sc_lv<14> ap_const_lv14_60;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<30> ap_const_lv30_5556;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_FEATURE_AWVALID();
    void thread_FEATURE_BREADY();
    void thread_FEATURE_WVALID();
    void thread_FEATURE_blk_n_AW();
    void thread_FEATURE_blk_n_B();
    void thread_FEATURE_blk_n_W();
    void thread_INPUT_IMAGE_ARVALID();
    void thread_INPUT_IMAGE_RREADY();
    void thread_INPUT_IMAGE_blk_n_AR();
    void thread_INPUT_IMAGE_blk_n_R();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter5();
    void thread_ap_block_state11_pp0_stage0_iter6();
    void thread_ap_block_state12_pp0_stage0_iter7();
    void thread_ap_block_state13_pp0_stage0_iter8();
    void thread_ap_block_state14_pp0_stage0_iter9();
    void thread_ap_block_state15_pp0_stage0_iter10();
    void thread_ap_block_state16_pp0_stage0_iter11();
    void thread_ap_block_state17_pp0_stage0_iter12();
    void thread_ap_block_state18_pp0_stage0_iter13();
    void thread_ap_block_state19_pp0_stage0_iter14();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp0_stage0_iter15();
    void thread_ap_block_state21_pp0_stage0_iter16();
    void thread_ap_block_state22_pp0_stage0_iter17();
    void thread_ap_block_state23_pp0_stage0_iter18();
    void thread_ap_block_state24_pp0_stage0_iter19();
    void thread_ap_block_state25_pp0_stage0_iter20();
    void thread_ap_block_state26_pp0_stage0_iter21();
    void thread_ap_block_state27_pp0_stage0_iter22();
    void thread_ap_block_state28_pp0_stage0_iter23();
    void thread_ap_block_state33_pp1_stage0_iter0();
    void thread_ap_block_state34_pp1_stage0_iter1();
    void thread_ap_block_state35_io();
    void thread_ap_block_state35_pp1_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter6_state11();
    void thread_ap_condition_pp1_exit_iter0_state33();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_528_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_FEATURE_AWREADY();
    void thread_ap_sig_ioackin_FEATURE_WREADY();
    void thread_ap_sig_ioackin_INPUT_IMAGE_ARREADY();
    void thread_exitcond2_fu_905_p2();
    void thread_exitcond_flatten_fu_668_p2();
    void thread_exitcond_fu_680_p2();
    void thread_feature3_fu_601_p4();
    void thread_grp_calc_hist_fu_580_ap_start();
    void thread_grp_fu_765_ce();
    void thread_grp_fu_765_p1();
    void thread_grp_fu_771_ce();
    void thread_grp_fu_775_ce();
    void thread_grp_fu_794_ce();
    void thread_grp_fu_794_p1();
    void thread_grp_fu_922_ce();
    void thread_grp_fu_922_p0();
    void thread_grp_fu_922_p00();
    void thread_grp_fu_922_p1();
    void thread_i_cast7_fu_625_p1();
    void thread_i_cast7_mid1_fu_700_p1();
    void thread_i_mid2_fu_751_p3();
    void thread_i_s_fu_694_p2();
    void thread_image_buffer_0_address0();
    void thread_image_buffer_0_ce0();
    void thread_image_buffer_0_we0();
    void thread_image_buffer_10_address0();
    void thread_image_buffer_10_ce0();
    void thread_image_buffer_10_we0();
    void thread_image_buffer_11_address0();
    void thread_image_buffer_11_ce0();
    void thread_image_buffer_11_we0();
    void thread_image_buffer_12_address0();
    void thread_image_buffer_12_ce0();
    void thread_image_buffer_12_we0();
    void thread_image_buffer_13_address0();
    void thread_image_buffer_13_ce0();
    void thread_image_buffer_13_we0();
    void thread_image_buffer_14_address0();
    void thread_image_buffer_14_ce0();
    void thread_image_buffer_14_we0();
    void thread_image_buffer_15_address0();
    void thread_image_buffer_15_ce0();
    void thread_image_buffer_15_we0();
    void thread_image_buffer_1_address0();
    void thread_image_buffer_1_ce0();
    void thread_image_buffer_1_we0();
    void thread_image_buffer_2_address0();
    void thread_image_buffer_2_ce0();
    void thread_image_buffer_2_we0();
    void thread_image_buffer_3_address0();
    void thread_image_buffer_3_ce0();
    void thread_image_buffer_3_we0();
    void thread_image_buffer_4_address0();
    void thread_image_buffer_4_ce0();
    void thread_image_buffer_4_we0();
    void thread_image_buffer_5_address0();
    void thread_image_buffer_5_ce0();
    void thread_image_buffer_5_we0();
    void thread_image_buffer_6_address0();
    void thread_image_buffer_6_ce0();
    void thread_image_buffer_6_we0();
    void thread_image_buffer_7_address0();
    void thread_image_buffer_7_ce0();
    void thread_image_buffer_7_we0();
    void thread_image_buffer_8_address0();
    void thread_image_buffer_8_ce0();
    void thread_image_buffer_8_we0();
    void thread_image_buffer_9_address0();
    void thread_image_buffer_9_ce0();
    void thread_image_buffer_9_we0();
    void thread_imageptr2_sum_cast_fu_844_p1();
    void thread_imageptr2_sum_fu_839_p2();
    void thread_indvar_cast4_cast_fu_782_p1();
    void thread_indvar_flatten_next_fu_674_p2();
    void thread_indvar_mid2_fu_686_p3();
    void thread_indvar_next9_fu_911_p2();
    void thread_indvar_next_fu_759_p2();
    void thread_indvarinc_fu_888_p2();
    void thread_offset_fu_809_p2();
    void thread_offset_mid1_fu_824_p2();
    void thread_p_shl3_cast_fu_646_p1();
    void thread_p_shl3_cast_mid1_fu_721_p1();
    void thread_p_shl3_fu_638_p3();
    void thread_p_shl3_mid1_fu_713_p3();
    void thread_p_shl4_cast_fu_658_p1();
    void thread_p_shl4_cast_mid1_fu_733_p1();
    void thread_p_shl4_fu_650_p3();
    void thread_p_shl4_mid1_fu_725_p3();
    void thread_rst_address0();
    void thread_rst_ce0();
    void thread_rst_ce1();
    void thread_rst_we0();
    void thread_rst_we1();
    void thread_specs_address0();
    void thread_specs_ce0();
    void thread_tmp_10_cast_fu_621_p1();
    void thread_tmp_10_fu_634_p1();
    void thread_tmp_11_fu_917_p1();
    void thread_tmp_12_fu_819_p2();
    void thread_tmp_13_fu_829_p3();
    void thread_tmp_14_fu_709_p1();
    void thread_tmp_16_fu_863_p2();
    void thread_tmp_2_fu_799_p2();
    void thread_tmp_2_mid1_fu_815_p2();
    void thread_tmp_3_fu_611_p1();
    void thread_tmp_3_mid2_cast_fu_835_p1();
    void thread_tmp_4_fu_894_p1();
    void thread_tmp_5_fu_899_p2();
    void thread_tmp_7_fu_803_p2();
    void thread_tmp_8_cast_cast_mid2_1_fu_743_p3();
    void thread_tmp_8_cast_cast_mid2_fu_779_p1();
    void thread_tmp_8_fu_662_p2();
    void thread_tmp_8_mid1_fu_737_p2();
    void thread_tmp_9_fu_785_p2();
    void thread_tmp_fu_629_p2();
    void thread_tmp_mid1_fu_704_p2();
    void thread_tmp_s_fu_869_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
