
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    11    0.11    0.82    1.24    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.82    0.00    1.44 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  1.10   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_right_count[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.08    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _132_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.04    0.03    0.23 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _008_ (net)
                  0.04    0.00    0.23 v shift_right_count[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    11    0.11    0.82    1.24    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.82    0.00    1.44 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library recovery time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.07    0.28    0.55    0.55 ^ shift_right_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         shift_right_count[0] (net)
                  0.28    0.00    0.55 ^ _076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.18    0.15    0.70 v _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.18    0.00    0.70 v _141_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    1.17 ^ _141_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _070_ (net)
                  0.26    0.00    1.17 ^ _091_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.26 v _091_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _028_ (net)
                  0.10    0.00    1.26 v _100_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.01    0.10    0.29    1.55 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _036_ (net)
                  0.10    0.00    1.55 v _102_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.17    1.72 ^ _102_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.31    0.00    1.72 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.14    0.08    1.80 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _002_ (net)
                  0.14    0.00    1.80 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.80   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    11    0.11    0.82    1.24    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.82    0.00    1.44 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library recovery time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.07    0.28    0.55    0.55 ^ shift_right_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         shift_right_count[0] (net)
                  0.28    0.00    0.55 ^ _076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.18    0.15    0.70 v _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.18    0.00    0.70 v _141_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    1.17 ^ _141_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _070_ (net)
                  0.26    0.00    1.17 ^ _091_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.26 v _091_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _028_ (net)
                  0.10    0.00    1.26 v _100_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.01    0.10    0.29    1.55 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _036_ (net)
                  0.10    0.00    1.55 v _102_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.17    1.72 ^ _102_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.31    0.00    1.72 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.14    0.08    1.80 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _002_ (net)
                  0.14    0.00    1.80 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.80   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.65e-03   1.90e-04   6.49e-09   1.84e-03  49.2%
Combinational          1.42e-03   4.73e-04   1.52e-08   1.90e-03  50.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.07e-03   6.63e-04   2.17e-08   3.73e-03 100.0%
                          82.2%      17.8%       0.0%
