// Test file for EPM3064A
// =============== Init Sequence
ENDIR IDLE;
ENDDR IDLE;
STATE RESET;
STATE IDLE;
// =============== Main Test
SIR 10 TDI(055) SMASK(3ff);    // SAMPLE/PRELOAD
SDR 192 
      ! Test Vector 1
        TDI(010402000490400000000000000000000000000000000000);
SIR 10 TDI(000) SMASK(3ff);    // EXTEST
SDR 192 TDO(000000000000000000000000000000000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 2
        TDI(030C06000DB0C00000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000209201200040000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 3
        TDI(000000000000010002002482000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000000000000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 4
        TDI(000000000000030006006D86000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000001041008001040)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 5
        TDI(030402000490400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000200000000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 6
        TDI(010C02000490400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000008000000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 7
        TDI(010406000490400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000001000000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 8
        TDI(010402000C90400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000000200000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 9
        TDI(010402000590400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000000001000000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 10
        TDI(0104020004B0400000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000200000000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 11
        TDI(010402000490C00000000000000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000040000000000000)
       MASK(000000000000000000000000209201200040000000000000) 
      ! Test Vector 12
        TDI(000000000000030002002482000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000001000000000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 13
        TDI(000000000000010006002482000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000040000000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 14
        TDI(000000000000010002002482000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000000000000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 15
        TDI(000000000000010002006482000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000001000000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 16
        TDI(000000000000010002002C82000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000000008000000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 17
        TDI(000000000000010002002582000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000000000001000)
       MASK(000000000000000000000000000000000001041008001040) 
      ! Test Vector 18
        TDI(000000000000010002002486000000000000000000000000);
SDR 192 TDO(000000000000000000000000000000000000000000000040)
       MASK(000000000000000000000000000000000001041008001040);
// =============== End of Test
STATE RESET;
// =============== EOF
