{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563407038860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563407038890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:43:58 2019 " "Processing started: Wed Jul 17 16:43:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563407038890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407038890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407038890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563407039889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563407039889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.v 1 1 " "Found 1 design units, including 1 entities, in source file conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file 3bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7.bdf 1 1 " "Using design file lab7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563407051593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563407051593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5_display.v 1 1 " "Using design file lab5_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_display " "Found entity 1: Lab5_display" {  } { { "lab5_display.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab5_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563407051773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_display Lab5_display:inst6 " "Elaborating entity \"Lab5_display\" for hierarchy \"Lab5_display:inst6\"" {  } { { "lab7.bdf" "inst6" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { { 88 1104 1288 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407051773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv conv:inst9 " "Elaborating entity \"conv\" for hierarchy \"conv:inst9\"" {  } { { "lab7.bdf" "inst9" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { { 16 872 1032 96 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407051793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "lab7.bdf" "inst3" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { { 104 832 968 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407051813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 3bcounter.v(16) " "Verilog HDL assignment warning at 3bcounter.v(16): truncated value with size 32 to match size of target (3)" {  } { { "3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563407051823 "|lab7|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 3bcounter.v(21) " "Verilog HDL assignment warning at 3bcounter.v(21): truncated value with size 32 to match size of target (3)" {  } { { "3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563407051833 "|lab7|counter:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_module.v 1 1 " "Using design file clock_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_module " "Found entity 1: clock_module" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563407051883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_module clock_module:inst " "Elaborating entity \"clock_module\" for hierarchy \"clock_module:inst\"" {  } { { "lab7.bdf" "inst" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { { 288 520 688 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407051893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk1 clock_module.v(34) " "Verilog HDL Always Construct warning at clock_module.v(34): inferring latch(es) for variable \"clk1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563407051903 "|lab7|clock_module:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk2 clock_module.v(34) " "Verilog HDL Always Construct warning at clock_module.v(34): inferring latch(es) for variable \"clk2\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563407051903 "|lab7|clock_module:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk2 clock_module.v(34) " "Inferred latch for \"clk2\" at clock_module.v(34)" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051903 "|lab7|clock_module:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 clock_module.v(34) " "Inferred latch for \"clk1\" at clock_module.v(34)" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407051903 "|lab7|clock_module:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_counter.v 1 1 " "Using design file clock_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Found entity 1: clock_counter" {  } { { "clock_counter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_counter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407051943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563407051943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_module:inst\|clock_counter:cc " "Elaborating entity \"clock_counter\" for hierarchy \"clock_module:inst\|clock_counter:cc\"" {  } { { "clock_module.v" "cc" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407051943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "winlose.v 1 1 " "Using design file winlose.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WinLose " "Found entity 1: WinLose" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563407052003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinLose WinLose:inst5 " "Elaborating entity \"WinLose\" for hierarchy \"WinLose:inst5\"" {  } { { "lab7.bdf" "inst5" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/lab7.bdf" { { 232 1056 1200 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E winlose.v(9) " "Verilog HDL Always Construct warning at winlose.v(9): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W winlose.v(9) " "Verilog HDL Always Construct warning at winlose.v(9): inferring latch(es) for variable \"W\", which holds its previous value in one or more paths through the always construct" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L winlose.v(9) " "Verilog HDL Always Construct warning at winlose.v(9): inferring latch(es) for variable \"L\", which holds its previous value in one or more paths through the always construct" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L winlose.v(13) " "Inferred latch for \"L\" at winlose.v(13)" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W winlose.v(13) " "Inferred latch for \"W\" at winlose.v(13)" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E winlose.v(13) " "Inferred latch for \"E\" at winlose.v(13)" {  } { { "winlose.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/winlose.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407052003 "|lab7|WinLose:inst5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_module:inst\|clk2 " "LATCH primitive \"clock_module:inst\|clk2\" is permanently enabled" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563407053123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_module:inst\|clk1 " "LATCH primitive \"clock_module:inst\|clk1\" is permanently enabled" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563407053123 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_module:inst\|clk1~0 " "Found clock multiplexer clock_module:inst\|clk1~0" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1563407053123 "|lab7|clock_module:inst|clk1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_module:inst\|clk2~0 " "Found clock multiplexer clock_module:inst\|clk2~0" {  } { { "clock_module.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/clock_module.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1563407053123 "|lab7|clock_module:inst|clk2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1563407053123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563407053582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563407054022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563407054812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563407054812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563407055451 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563407055451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563407055451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563407055451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563407055691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:44:15 2019 " "Processing ended: Wed Jul 17 16:44:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563407055691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563407055691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563407055691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563407055691 ""}
