[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 11 2022, 21:01:09
The image is /home/jy/oscpu/bin/non-output/cpu-tests/matrix-mul-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 008000007c cmtcnt 1
commit group [01]: pc 0080000080 cmtcnt 2
commit group [02]: pc 0080000088 cmtcnt 2
commit group [03]: pc 0080000090 cmtcnt 2
commit group [04]: pc 0080000098 cmtcnt 2
commit group [05]: pc 00800000a0 cmtcnt 2
commit group [06]: pc 00800000a8 cmtcnt 1
commit group [07]: pc 00800000ac cmtcnt 2
commit group [08]: pc 0080000198 cmtcnt 2 <--
commit group [09]: pc 0080000050 cmtcnt 1
commit group [10]: pc 0080000054 cmtcnt 1
commit group [11]: pc 0080000058 cmtcnt 1
commit group [12]: pc 008000005c cmtcnt 2
commit group [13]: pc 0080000064 cmtcnt 2
commit group [14]: pc 008000006c cmtcnt 2
commit group [15]: pc 0080000074 cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 00800000a8 inst 00042583 wen 1 dst 0000000b data ffffffffffffffd0
commit inst [01]: pc 00800000ac inst 0004a503 wen 1 dst 0000000a data 000000000000001f
commit inst [02]: pc 00800000b0 inst 02840413 wen 1 dst 00000008 data 0000000080000720
commit inst [03]: pc 0080000198 inst 00050613 wen 1 dst 0000000c data 000000000000001f
commit inst [04]: pc 008000019c inst 00000513 wen 1 dst 0000000a data 0000000000000000 <--
commit inst [05]: pc 008000003c inst 01a13823 wen 0 dst 00000000 data 00000000800001f8
commit inst [06]: pc 0080000040 inst 01b13423 wen 0 dst 00000000 data 00000000800001f8
commit inst [07]: pc 0080000044 inst 06113423 wen 0 dst 00000000 data 00000000800001f8
commit inst [08]: pc 0080000048 inst 06813023 wen 0 dst 00000000 data 00000000800001f8
commit inst [09]: pc 008000004c inst 04913c23 wen 0 dst 00000000 data 00000000800001f8
commit inst [10]: pc 0080000050 inst 05213823 wen 0 dst 00000000 data 00000000800001f8
commit inst [11]: pc 0080000054 inst 05313423 wen 0 dst 00000000 data 00000000800001f8
commit inst [12]: pc 0080000058 inst 05413023 wen 0 dst 00000000 data 00000000800001f8
commit inst [13]: pc 008000005c inst 03513c23 wen 0 dst 00000000 data 00000000800001f8
commit inst [14]: pc 0080000060 inst 00000b17 wen 1 dst 00000016 data 0000000080000060
commit inst [15]: pc 0080000064 inst 378b0b13 wen 1 dst 00000016 data 00000000800003d8
commit inst [16]: pc 0080000068 inst 00001c97 wen 1 dst 00000019 data 0000000080001068
commit inst [17]: pc 008000006c inst 838c8c93 wen 1 dst 00000019 data 00000000800008a0
commit inst [18]: pc 0080000070 inst 00000c17 wen 1 dst 00000018 data 0000000080000070
commit inst [19]: pc 0080000074 inst 4f8c0c13 wen 1 dst 00000018 data 0000000080000568
commit inst [20]: pc 0080000078 inst 00000d97 wen 1 dst 0000001b data 0000000080000078
commit inst [21]: pc 008000007c inst 4f0d8d93 wen 1 dst 0000001b data 0000000080000568
commit inst [22]: pc 0080000080 inst 00001b97 wen 1 dst 00000017 data 0000000080001080
commit inst [23]: pc 0080000084 inst 830b8b93 wen 1 dst 00000017 data 0000000080001080
commit inst [24]: pc 0080000088 inst 00001d17 wen 1 dst 0000001a data 0000000080001088
commit inst [25]: pc 008000008c inst 800d0d13 wen 1 dst 0000001a data 0000000080001088
commit inst [26]: pc 0080000090 inst 000d0993 wen 1 dst 00000013 data 0000000080000888
commit inst [27]: pc 0080000094 inst 000c0a93 wen 1 dst 00000015 data 0000000080000568
commit inst [28]: pc 0080000098 inst 000c8a13 wen 1 dst 00000014 data 00000000800008a0
commit inst [29]: pc 008000009c inst e7098413 wen 1 dst 00000008 data 00000000800006f8
commit inst [30]: pc 00800000a0 inst 000b0493 wen 1 dst 00000009 data 00000000800003d8
commit inst [31]: pc 00800000a4 inst 00000913 wen 1 dst 00000012 data 0000000000000000

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x00000000800000bc   sp: 0x0000000080008f80   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000080000720   s1: 0x00000000800003dc   a0: 0x000000000000001f   a1: 0xffffffffffffffd0 
  a2: 0x0000000000000000   a3: 0x0000000000000001   a4: 0x0000000000000000   a5: 0x00000000800001e8 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x0000000000000000   s3: 0x0000000080000888 
  s4: 0x00000000800008a0   s5: 0x0000000080000568   s6: 0x00000000800003d8   s7: 0x00000000800008b0 
  s8: 0x0000000080000568   s9: 0x00000000800008a0  s10: 0x0000000080000888  s11: 0x0000000080000568 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0xff0101130087b583  ft1: 0x0000061300000693  ft2: 0x0011342340a585b3  ft3: 0x00813083018000ef 
 ft4: 0x6aa7b82300000797  ft5: 0x0000806701010113  ft6: 0xfd0101131a050e63  ft7: 0x00913c2302813023 
 fs0: 0x0211342301f57793  fs1: 0x0131342301213823  fa0: 0x0005049301413023  fa1: 0x0000051300050413 
 fa2: 0x27f0071314079a63  fa3: 0x0007851300058913  fa4: 0x0074f51314b77263  fa5: 0x00060a1300153513 
 fa6: 0xf11ff0ef00068993  fa7: 0x2004b02320048793  fs2: 0x2134b8232144b423  fs3: 0x0084041300043023 
 fs4: 0xfff00793fe879ce3  fs5: 0x03f79793dc090413  fs6: 0x000784131287f863  fs7: 0xed9ff0ef00100513 
 fs8: 0x0017d793f8300793  fs9: 0x00f53533fc040513 fs10: 0x01f4f513ec5ff0ef fs11: 0xeb9ff0ef00153513 
 ft8: 0x2404b02300100513  ft9: 0x2484b8232404b423 ft10: 0x2604b02324048c23 ft11: 0xe99ff0ef2604b423 
pc: 0x0000000080000198 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
aluValid id:1
priviledgeMode: 3
     ra different at pc = 0x00800000b4, right= 0x00000000800000bc, wrong = 0x000000008000018c
     s1 different at pc = 0x00800000b4, right= 0x00000000800003dc, wrong = 0x00000000800003d8
     a0 different at pc = 0x00800000b4, right= 0x000000000000001f, wrong = 0x0000000000000000
     a2 different at pc = 0x00800000b4, right= 0x0000000000000000, wrong = 0x000000000000001f
this_pc different at pc = 0x00800000b4, right= 0x00000000800000b4, wrong = 0x0000000080000198
Core 0: [31mABORT at pc = 0x80000198
[0m[35mtotal guest instructions = 451
[0m[35minstrCnt = 451, cycleCnt = 2,038, IPC = 0.221295
[0m[34mSeed=0 Guest cycle spent: 2,039 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 13ms
[0m