head	1.129;
access;
symbols
	OPENBSD_6_0:1.129.0.2
	OPENBSD_6_0_BASE:1.129
	OPENBSD_5_9:1.127.0.2
	OPENBSD_5_9_BASE:1.127
	OPENBSD_5_8:1.127.0.4
	OPENBSD_5_8_BASE:1.127
	OPENBSD_5_7:1.126.0.4
	OPENBSD_5_7_BASE:1.126
	OPENBSD_5_6:1.125.0.4
	OPENBSD_5_6_BASE:1.125
	OPENBSD_5_5:1.124.0.4
	OPENBSD_5_5_BASE:1.124
	OPENBSD_5_4:1.123.0.2
	OPENBSD_5_4_BASE:1.123
	OPENBSD_5_3:1.122.0.2
	OPENBSD_5_3_BASE:1.122
	OPENBSD_5_2:1.120.0.4
	OPENBSD_5_2_BASE:1.120
	OPENBSD_5_1_BASE:1.120
	OPENBSD_5_1:1.120.0.2
	OPENBSD_5_0:1.119.0.4
	OPENBSD_5_0_BASE:1.119
	OPENBSD_4_9:1.119.0.2
	OPENBSD_4_9_BASE:1.119
	OPENBSD_4_8:1.116.0.2
	OPENBSD_4_8_BASE:1.116
	OPENBSD_4_7:1.115.0.2
	OPENBSD_4_7_BASE:1.115
	OPENBSD_4_6:1.110.0.4
	OPENBSD_4_6_BASE:1.110
	OPENBSD_4_5:1.108.0.2
	OPENBSD_4_5_BASE:1.108
	OPENBSD_4_4:1.100.0.2
	OPENBSD_4_4_BASE:1.100
	OPENBSD_4_3:1.94.0.2
	OPENBSD_4_3_BASE:1.94
	OPENBSD_4_2:1.88.0.4
	OPENBSD_4_2_BASE:1.88
	OPENBSD_4_1:1.88.0.2
	OPENBSD_4_1_BASE:1.88
	OPENBSD_4_0:1.83.0.2
	OPENBSD_4_0_BASE:1.83
	OPENBSD_3_9:1.75.0.2
	OPENBSD_3_9_BASE:1.75
	OPENBSD_3_8:1.66.0.2
	OPENBSD_3_8_BASE:1.66
	OPENBSD_3_7:1.55.0.2
	OPENBSD_3_7_BASE:1.55
	OPENBSD_3_6:1.46.0.2
	OPENBSD_3_6_BASE:1.46
	SMP_SYNC_A:1.44
	SMP_SYNC_B:1.44
	OPENBSD_3_5:1.42.0.2
	OPENBSD_3_5_BASE:1.42
	OPENBSD_3_4:1.40.0.2
	OPENBSD_3_4_BASE:1.40
	UBC_SYNC_A:1.39
	OPENBSD_3_3:1.36.0.2
	OPENBSD_3_3_BASE:1.36
	OPENBSD_3_2:1.33.0.4
	OPENBSD_3_2_BASE:1.33
	OPENBSD_3_1:1.33.0.2
	OPENBSD_3_1_BASE:1.33
	UBC_SYNC_B:1.33
	UBC:1.29.0.2
	UBC_BASE:1.29
	OPENBSD_3_0:1.26.0.2
	OPENBSD_3_0_BASE:1.26
	OPENBSD_2_9_BASE:1.21
	OPENBSD_2_9:1.21.0.2
	OPENBSD_2_8:1.15.0.2
	OPENBSD_2_8_BASE:1.15
	OPENBSD_2_7:1.13.0.2
	OPENBSD_2_7_BASE:1.13
	SMP:1.11.0.2
	SMP_BASE:1.11
	kame_19991208:1.9
	OPENBSD_2_6:1.8.0.2
	OPENBSD_2_6_BASE:1.8
	OPENBSD_2_5:1.6.0.2
	OPENBSD_2_5_BASE:1.6
	OPENBSD_2_4:1.2.0.2
	OPENBSD_2_4_BASE:1.2;
locks; strict;
comment	@ * @;


1.129
date	2016.07.10.20.18.56;	author kettenis;	state Exp;
branches;
next	1.128;
commitid	V3OsfUNrTjDREhui;

1.128
date	2016.07.08.08.30.53;	author kettenis;	state Exp;
branches;
next	1.127;
commitid	TIzuwqMFyePYtAQX;

1.127
date	2015.07.19.06.31.16;	author yuo;	state Exp;
branches;
next	1.126;
commitid	2TroHeDCpySRZQrE;

1.126
date	2014.11.24.00.14.02;	author brad;	state Exp;
branches;
next	1.125;
commitid	PvoFDq6wYetGGVbp;

1.125
date	2014.05.06.16.59.32;	author pirofti;	state Exp;
branches;
next	1.124;

1.124
date	2013.12.14.09.45.17;	author brad;	state Exp;
branches;
next	1.123;

1.123
date	2013.06.15.20.30.23;	author kettenis;	state Exp;
branches;
next	1.122;

1.122
date	2013.01.10.00.33.13;	author dlg;	state Exp;
branches;
next	1.121;

1.121
date	2012.08.09.10.17.54;	author kettenis;	state Exp;
branches;
next	1.120;

1.120
date	2011.12.19.13.18.40;	author sthen;	state Exp;
branches;
next	1.119;

1.119
date	2011.01.21.09.47.03;	author kevlo;	state Exp;
branches;
next	1.118;

1.118
date	2011.01.15.04.40.30;	author kevlo;	state Exp;
branches;
next	1.117;

1.117
date	2010.11.23.06.59.55;	author kevlo;	state Exp;
branches;
next	1.116;

1.116
date	2010.03.26.01.33.54;	author sthen;	state Exp;
branches;
next	1.115;

1.115
date	2010.02.16.09.11.20;	author sthen;	state Exp;
branches;
next	1.114;

1.114
date	2009.09.07.13.46.23;	author sthen;	state Exp;
branches;
next	1.113;

1.113
date	2009.08.08.18.04.41;	author naddy;	state Exp;
branches;
next	1.112;

1.112
date	2009.07.30.08.59.55;	author sthen;	state Exp;
branches;
next	1.111;

1.111
date	2009.07.28.23.08.38;	author sthen;	state Exp;
branches;
next	1.110;

1.110
date	2009.07.03.04.43.12;	author dlg;	state Exp;
branches;
next	1.109;

1.109
date	2009.05.21.22.45.29;	author sthen;	state Exp;
branches;
next	1.108;

1.108
date	2008.10.25.00.23.24;	author brad;	state Exp;
branches;
next	1.107;

1.107
date	2008.10.25.00.14.55;	author brad;	state Exp;
branches;
next	1.106;

1.106
date	2008.10.24.23.50.59;	author brad;	state Exp;
branches;
next	1.105;

1.105
date	2008.10.24.23.04.30;	author brad;	state Exp;
branches;
next	1.104;

1.104
date	2008.09.25.20.51.20;	author brad;	state Exp;
branches;
next	1.103;

1.103
date	2008.09.09.00.26.38;	author brad;	state Exp;
branches;
next	1.102;

1.102
date	2008.08.24.08.23.28;	author brad;	state Exp;
branches;
next	1.101;

1.101
date	2008.08.24.08.20.35;	author brad;	state Exp;
branches;
next	1.100;

1.100
date	2008.07.12.05.45.49;	author brad;	state Exp;
branches;
next	1.99;

1.99
date	2008.06.26.05.42.16;	author ray;	state Exp;
branches;
next	1.98;

1.98
date	2008.06.11.00.25.40;	author brad;	state Exp;
branches;
next	1.97;

1.97
date	2008.04.30.21.47.57;	author brad;	state Exp;
branches;
next	1.96;

1.96
date	2008.04.02.22.09.52;	author kettenis;	state Exp;
branches;
next	1.95;

1.95
date	2008.04.02.20.40.29;	author brad;	state Exp;
branches;
next	1.94;

1.94
date	2008.02.28.01.31.49;	author brad;	state Exp;
branches;
next	1.93;

1.93
date	2008.01.31.03.36.42;	author brad;	state Exp;
branches;
next	1.92;

1.92
date	2007.11.06.20.30.59;	author kettenis;	state Exp;
branches;
next	1.91;

1.91
date	2007.10.30.12.12.26;	author jsg;	state Exp;
branches;
next	1.90;

1.90
date	2007.09.17.12.31.59;	author kettenis;	state Exp;
branches;
next	1.89;

1.89
date	2007.08.30.16.40.26;	author ckuethe;	state Exp;
branches;
next	1.88;

1.88
date	2006.11.28.18.20.03;	author brad;	state Exp;
branches;
next	1.87;

1.87
date	2006.10.20.03.28.06;	author brad;	state Exp;
branches;
next	1.86;

1.86
date	2006.10.15.06.47.51;	author brad;	state Exp;
branches;
next	1.85;

1.85
date	2006.10.01.15.03.01;	author brad;	state Exp;
branches;
next	1.84;

1.84
date	2006.09.27.08.49.17;	author jsg;	state Exp;
branches;
next	1.83;

1.83
date	2006.08.21.03.01.34;	author brad;	state Exp;
branches;
next	1.82;

1.82
date	2006.07.28.15.40.50;	author brad;	state Exp;
branches;
next	1.81;

1.81
date	2006.07.08.18.00.28;	author brad;	state Exp;
branches;
next	1.80;

1.80
date	2006.07.03.01.47.36;	author brad;	state Exp;
branches;
next	1.79;

1.79
date	2006.07.03.01.24.30;	author brad;	state Exp;
branches;
next	1.78;

1.78
date	2006.04.15.01.39.13;	author brad;	state Exp;
branches;
next	1.77;

1.77
date	2006.03.25.22.41.39;	author brad;	state Exp;
branches;
next	1.76;

1.76
date	2006.03.04.03.54.06;	author brad;	state Exp;
branches;
next	1.75;

1.75
date	2006.02.12.00.38.50;	author brad;	state Exp;
branches;
next	1.74;

1.74
date	2006.02.12.00.06.35;	author maja;	state Exp;
branches;
next	1.73;

1.73
date	2006.02.11.21.12.52;	author brad;	state Exp;
branches;
next	1.72;

1.72
date	2006.01.15.03.06.46;	author jsg;	state Exp;
branches;
next	1.71;

1.71
date	2005.12.08.00.45.47;	author brad;	state Exp;
branches;
next	1.70;

1.70
date	2005.11.20.01.33.51;	author brad;	state Exp;
branches;
next	1.69;

1.69
date	2005.11.05.09.19.17;	author brad;	state Exp;
branches;
next	1.68;

1.68
date	2005.10.01.17.20.34;	author brad;	state Exp;
branches;
next	1.67;

1.67
date	2005.10.01.02.33.07;	author brad;	state Exp;
branches;
next	1.66;

1.66
date	2005.08.27.14.15.57;	author brad;	state Exp;
branches;
next	1.65;

1.65
date	2005.08.22.00.22.41;	author brad;	state Exp;
branches;
next	1.64;

1.64
date	2005.08.14.01.33.46;	author jsg;	state Exp;
branches;
next	1.63;

1.63
date	2005.08.02.03.46.52;	author pvalchev;	state Exp;
branches;
next	1.62;

1.62
date	2005.08.02.00.20.11;	author jsg;	state Exp;
branches;
next	1.61;

1.61
date	2005.07.22.11.40.41;	author brad;	state Exp;
branches;
next	1.60;

1.60
date	2005.06.21.03.25.05;	author brad;	state Exp;
branches;
next	1.59;

1.59
date	2005.06.17.23.51.55;	author brad;	state Exp;
branches;
next	1.58;

1.58
date	2005.06.11.06.06.16;	author brad;	state Exp;
branches;
next	1.57;

1.57
date	2005.05.25.20.05.18;	author brad;	state Exp;
branches;
next	1.56;

1.56
date	2005.04.14.04.05.04;	author brad;	state Exp;
branches;
next	1.55;

1.55
date	2005.02.19.04.03.17;	author brad;	state Exp;
branches;
next	1.54;

1.54
date	2005.02.05.00.03.57;	author jsg;	state Exp;
branches;
next	1.53;

1.53
date	2005.01.24.01.55.59;	author brad;	state Exp;
branches;
next	1.52;

1.52
date	2005.01.24.01.44.19;	author brad;	state Exp;
branches;
next	1.51;

1.51
date	2004.12.29.01.07.33;	author brad;	state Exp;
branches;
next	1.50;

1.50
date	2004.12.01.00.25.03;	author pvalchev;	state Exp;
branches;
next	1.49;

1.49
date	2004.10.17.22.32.25;	author deraadt;	state Exp;
branches;
next	1.48;

1.48
date	2004.10.04.13.02.44;	author deraadt;	state Exp;
branches;
next	1.47;

1.47
date	2004.10.01.19.07.49;	author brad;	state Exp;
branches;
next	1.46;

1.46
date	2004.08.10.04.32.58;	author brad;	state Exp;
branches;
next	1.45;

1.45
date	2004.08.06.09.57.57;	author pefo;	state Exp;
branches;
next	1.44;

1.44
date	2004.06.05.05.42.45;	author pvalchev;	state Exp;
branches;
next	1.43;

1.43
date	2004.04.15.08.45.19;	author mickey;	state Exp;
branches;
next	1.42;

1.42
date	2003.10.05.03.28.34;	author krw;	state Exp;
branches;
next	1.41;

1.41
date	2003.10.05.02.32.16;	author krw;	state Exp;
branches;
next	1.40;

1.40
date	2003.08.12.19.44.43;	author mickey;	state Exp;
branches;
next	1.39;

1.39
date	2003.05.14.05.17.11;	author nate;	state Exp;
branches;
next	1.38;

1.38
date	2003.05.14.03.25.56;	author nate;	state Exp;
branches;
next	1.37;

1.37
date	2003.05.14.03.09.53;	author nate;	state Exp;
branches;
next	1.36;

1.36
date	2003.02.19.10.13.05;	author miod;	state Exp;
branches;
next	1.35;

1.35
date	2003.02.13.06.02.09;	author fgsch;	state Exp;
branches;
next	1.34;

1.34
date	2002.11.20.14.15.35;	author nate;	state Exp;
branches;
next	1.33;

1.33
date	2002.04.08.20.54.21;	author nate;	state Exp;
branches;
next	1.32;

1.32
date	2002.04.02.17.23.32;	author drahn;	state Exp;
branches;
next	1.31;

1.31
date	2002.04.02.14.49.04;	author lebel;	state Exp;
branches;
next	1.30;

1.30
date	2002.04.02.13.04.57;	author nate;	state Exp;
branches;
next	1.29;

1.29
date	2001.12.15.02.41.38;	author deraadt;	state Exp;
branches
	1.29.2.1;
next	1.28;

1.28
date	2001.12.14.22.07.28;	author jason;	state Exp;
branches;
next	1.27;

1.27
date	2001.11.13.16.50.09;	author jason;	state Exp;
branches;
next	1.26;

1.26
date	2001.10.05.00.09.10;	author nate;	state Exp;
branches;
next	1.25;

1.25
date	2001.07.16.16.33.09;	author peter;	state Exp;
branches;
next	1.24;

1.24
date	2001.06.01.19.47.20;	author deraadt;	state Exp;
branches;
next	1.23;

1.23
date	2001.05.30.21.42.09;	author deraadt;	state Exp;
branches;
next	1.22;

1.22
date	2001.05.11.18.09.43;	author nate;	state Exp;
branches;
next	1.21;

1.21
date	2001.04.13.00.42.09;	author brad;	state Exp;
branches;
next	1.20;

1.20
date	2001.04.13.00.25.02;	author mjacob;	state Exp;
branches;
next	1.19;

1.19
date	2001.04.11.05.46.12;	author deraadt;	state Exp;
branches;
next	1.18;

1.18
date	2001.04.11.04.42.17;	author jason;	state Exp;
branches;
next	1.17;

1.17
date	2001.03.12.01.01.45;	author jason;	state Exp;
branches;
next	1.16;

1.16
date	2001.02.18.20.58.02;	author jason;	state Exp;
branches;
next	1.15;

1.15
date	2000.08.28.13.22.34;	author jason;	state Exp;
branches;
next	1.14;

1.14
date	2000.08.28.04.55.32;	author jason;	state Exp;
branches;
next	1.13;

1.13
date	2000.03.01.05.57.37;	author jason;	state Exp;
branches;
next	1.12;

1.12
date	2000.02.16.05.05.03;	author jason;	state Exp;
branches;
next	1.11;

1.11
date	2000.01.09.01.16.25;	author jason;	state Exp;
branches
	1.11.2.1;
next	1.10;

1.10
date	99.12.10.20.47.54;	author jason;	state Exp;
branches;
next	1.9;

1.9
date	99.12.07.22.02.18;	author jason;	state Exp;
branches;
next	1.8;

1.8
date	99.10.12.16.56.04;	author jason;	state Exp;
branches;
next	1.7;

1.7
date	99.05.07.21.38.57;	author jason;	state Exp;
branches;
next	1.6;

1.6
date	99.02.08.13.31.21;	author jason;	state Exp;
branches;
next	1.5;

1.5
date	98.12.24.01.30.55;	author jason;	state Exp;
branches;
next	1.4;

1.4
date	98.11.11.03.48.41;	author jason;	state Exp;
branches;
next	1.3;

1.3
date	98.11.11.03.40.41;	author jason;	state Exp;
branches;
next	1.2;

1.2
date	98.09.10.17.25.10;	author jason;	state Exp;
branches;
next	1.1;

1.1
date	98.09.10.17.17.33;	author jason;	state Exp;
branches;
next	;

1.11.2.1
date	2000.02.20.11.57.00;	author niklas;	state Exp;
branches;
next	1.11.2.2;

1.11.2.2
date	2000.03.02.07.04.38;	author niklas;	state Exp;
branches;
next	1.11.2.3;

1.11.2.3
date	2001.05.14.22.25.25;	author niklas;	state Exp;
branches;
next	1.11.2.4;

1.11.2.4
date	2001.07.04.10.41.43;	author niklas;	state Exp;
branches;
next	1.11.2.5;

1.11.2.5
date	2001.10.31.03.22.44;	author nate;	state Exp;
branches;
next	1.11.2.6;

1.11.2.6
date	2001.12.05.00.43.29;	author niklas;	state Exp;
branches;
next	1.11.2.7;

1.11.2.7
date	2002.03.06.02.11.45;	author niklas;	state Exp;
branches;
next	1.11.2.8;

1.11.2.8
date	2003.03.28.00.38.20;	author niklas;	state Exp;
branches;
next	1.11.2.9;

1.11.2.9
date	2003.05.16.00.29.41;	author niklas;	state Exp;
branches;
next	1.11.2.10;

1.11.2.10
date	2004.02.19.10.56.24;	author niklas;	state Exp;
branches;
next	1.11.2.11;

1.11.2.11
date	2004.06.05.23.12.48;	author niklas;	state Exp;
branches;
next	;

1.29.2.1
date	2002.06.11.03.42.24;	author art;	state Exp;
branches;
next	1.29.2.2;

1.29.2.2
date	2003.05.19.22.20.35;	author tedu;	state Exp;
branches;
next	;


desc
@@


1.129
log
@regen
@
text
@/*	$OpenBSD$	*/

/*
 * THIS FILE AUTOMATICALLY GENERATED.  DO NOT EDIT.
 *
 * generated from:
 *	OpenBSD: miidevs,v 1.126 2016/07/10 20:18:15 kettenis Exp 
 */
/* $NetBSD: miidevs,v 1.3 1998/11/05 03:43:43 thorpej Exp $ */

/*-
 * Copyright (c) 1998 The NetBSD Foundation, Inc.
 * All rights reserved.
 *
 * This code is derived from software contributed to The NetBSD Foundation
 * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
 * NASA Ames Research Center.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

/*
 * List of known MII OUIs
 */
#define	MII_OUI_AMD	0x00001a	/* AMD */
#define	MII_OUI_REALTEK	0x000020	/* Realtek */
#define	MII_OUI_VITESSE	0x0001c1	/* Vitesse */
#define	MII_OUI_CICADA	0x0003f1	/* Cicada */
#define	MII_OUI_CENIX	0x000749	/* CENiX */
#define	MII_OUI_MICREL	0x000885	/* Micrel */
#define	MII_OUI_BROADCOM2	0x000af7	/* Broadcom */
#define	MII_OUI_RDC	0x000bb4	/* RDC Semi. */
#define	MII_OUI_ASIX	0x000ec6	/* ASIX */
#define	MII_OUI_BROADCOM	0x001018	/* Broadcom */
#define	MII_OUI_3COM	0x00105a	/* 3com */
#define	MII_OUI_ALTIMA	0x0010a9	/* Altima */
#define	MII_OUI_ENABLESEMI	0x0010dd	/* Enable Semi. */
#define	MII_OUI_ATHEROS	0x001374	/* Atheros */
#define	MII_OUI_JMICRON	0x001b8c	/* JMicron */
#define	MII_OUI_LEVEL1	0x00207b	/* Level 1 */
#define	MII_OUI_VIA	0x004063	/* VIA Networking */
#define	MII_OUI_MARVELL	0x005043	/* Marvell */
#define	MII_OUI_LUCENT	0x00601d	/* Lucent */
#define	MII_OUI_QUALITYSEMI	0x006051	/* Quality Semi. */
#define	MII_OUI_DAVICOM	0x00606e	/* Davicom */
#define	MII_OUI_SMSC	0x00800f	/* Standard Microsystems */
#define	MII_OUI_ICPLUS	0x0090c3	/* IC Plus */
#define	MII_OUI_TOPICSEMI	0x0090c3	/* Topic Semi. */
#define	MII_OUI_AGERE	0x00a0bc	/* Agere */
#define	MII_OUI_ICS	0x00a0be	/* Integrated Circuit Systems */
#define	MII_OUI_SEEQ	0x00a07d	/* Seeq */
#define	MII_OUI_INTEL	0x00aa00	/* Intel */
#define	MII_OUI_TDK	0x00c039	/* TDK */
#define	MII_OUI_MYSON	0x00c0b4	/* Myson */
#define	MII_OUI_PMCSIERRA	0x00e004	/* PMC-Sierra */
#define	MII_OUI_SIS	0x00e006	/* Silicon Integrated Systems */
#define	MII_OUI_REALTEK2	0x00e04c	/* Realtek */
#define	MII_OUI_JATO	0x00e083	/* Jato Technologies */
#define	MII_OUI_XAQTI	0x00e0ae	/* XaQti */
#define	MII_OUI_PLESSEYSEMI	0x046b40	/* Plessey Semi. */
#define	MII_OUI_NATSEMI	0x080017	/* National Semi. */
#define	MII_OUI_TI	0x080028	/* Texas Instruments */

/* in the 79c873, AMD uses another OUI (which matches Davicom!) */
#define	MII_OUI_xxALTIMA	0x000895	/* Altima */
#define	MII_OUI_xxAMD	0x00606e	/* AMD */
#define	MII_OUI_xxCICADA	0x00c08f	/* Cicada (alt) */
#define	MII_OUI_xxINTEL	0x00f800	/* Intel (alt) */

/* some vendors have the bits swapped within bytes
	(ie, ordered as on the wire) */
#define	MII_OUI_xxICS	0x00057d	/* Integrated Circuit Systems */
#define	MII_OUI_xxSEEQ	0x0005be	/* Seeq */
#define	MII_OUI_xxSIS	0x000760	/* Silicon Integrated Systems */
#define	MII_OUI_xxBROADCOM	0x000818	/* Broadcom */
#define	MII_OUI_xxTI	0x100014	/* Texas Instruments */
#define	MII_OUI_xxXAQTI	0x350700	/* XaQti */

/* Level 1 is completely different - from right to left.
	(Two bits get lost in the third OUI byte.) */
#define	MII_OUI_xxLEVEL1a	0x0004de	/* Level 1 */
#define	MII_OUI_xxLEVEL1	0x1e0400	/* Level 1 */

/* Don't know what's going on here. */
#define	MII_OUI_xxBROADCOM2	0x0050ef	/* Broadcom */
#define	MII_OUI_xxBROADCOM3	0x00d897	/* Broadcom */
#define	MII_OUI_xxDAVICOM	0x006040	/* Davicom */

/* This is the OUI of the gigE PHY in the Realtek 8169S/8110S chips */
#define	MII_OUI_xxREALTEK	0x000732	/* Realtek */

/* Contrived vendor for dcphy */
#define	MII_OUI_xxDEC	0x040440	/* Digital Clone */

#define	MII_OUI_xxMARVELL	0x000ac2	/* Marvell */

/*
 * List of known models.  Grouped by oui.
 */

/* AMD PHYs */
#define	MII_MODEL_xxAMD_79C873	0x0000
#define	MII_STR_xxAMD_79C873	"Am79C873 10/100 PHY"
#define	MII_MODEL_AMD_79C875phy	0x0014
#define	MII_STR_AMD_79C875phy	"Am79C875 quad PHY"
#define	MII_MODEL_AMD_79C873phy	0x0036
#define	MII_STR_AMD_79C873phy	"Am79C873 internal PHY"

/* Agere PHYs */
#define	MII_MODEL_AGERE_ET1011	0x0004
#define	MII_STR_AGERE_ET1011	"ET1011 10/100/1000baseT PHY"

/* Atheros PHYs */
#define	MII_MODEL_ATHEROS_F1	0x0001
#define	MII_STR_ATHEROS_F1	"F1 10/100/1000 PHY"
#define	MII_MODEL_ATHEROS_F2	0x0002
#define	MII_STR_ATHEROS_F2	"F2 10/100 PHY"
#define	MII_MODEL_ATHEROS_AR8035	0x0007
#define	MII_STR_ATHEROS_AR8035	"AR8035 10/100/1000 PHY"

/* Altima PHYs */
#define	MII_MODEL_xxALTIMA_AC_UNKNOWN	0x0001
#define	MII_STR_xxALTIMA_AC_UNKNOWN	"AC_UNKNOWN 10/100 PHY"
#define	MII_MODEL_xxALTIMA_AC101L	0x0012
#define	MII_STR_xxALTIMA_AC101L	"AC101L 10/100 PHY"
#define	MII_MODEL_xxALTIMA_AC101	0x0021
#define	MII_STR_xxALTIMA_AC101	"AC101 10/100 PHY"

/* Broadcom PHYs */
#define	MII_MODEL_xxBROADCOM_BCM5400	0x0004
#define	MII_STR_xxBROADCOM_BCM5400	"BCM5400 1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5401	0x0005
#define	MII_STR_xxBROADCOM_BCM5401	"BCM5401 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5411	0x0007
#define	MII_STR_xxBROADCOM_BCM5411	"BCM5411 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5464	0x000b
#define	MII_STR_xxBROADCOM_BCM5464	"BCM5464 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5461	0x000c
#define	MII_STR_xxBROADCOM_BCM5461	"BCM5461 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5462	0x000d
#define	MII_STR_xxBROADCOM_BCM5462	"BCM5462 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5421	0x000e
#define	MII_STR_xxBROADCOM_BCM5421	"BCM5421 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5752	0x0010
#define	MII_STR_xxBROADCOM_BCM5752	"BCM5752 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5701	0x0011
#define	MII_STR_xxBROADCOM_BCM5701	"BCM5701 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5706	0x0015
#define	MII_STR_xxBROADCOM_BCM5706	"BCM5706 10/100/1000baseT/SX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5703	0x0016
#define	MII_STR_xxBROADCOM_BCM5703	"BCM5703 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5750	0x0018
#define	MII_STR_xxBROADCOM_BCM5750	"BCM5750 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5704	0x0019
#define	MII_STR_xxBROADCOM_BCM5704	"BCM5704 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5705	0x001a
#define	MII_STR_xxBROADCOM_BCM5705	"BCM5705 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM54K2	0x002e
#define	MII_STR_xxBROADCOM_BCM54K2	"BCM54K2 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM_BCM5714	0x0034
#define	MII_STR_xxBROADCOM_BCM5714	"BCM5714 10/100/1000baseT/SX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5780	0x0035
#define	MII_STR_xxBROADCOM_BCM5780	"BCM5780 10/100/1000baseT/SX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5708C	0x0036
#define	MII_STR_xxBROADCOM_BCM5708C	"BCM5708C 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM54XX	0x0007
#define	MII_STR_xxBROADCOM2_BCM54XX	"BCM54XX 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5481	0x000a
#define	MII_STR_xxBROADCOM2_BCM5481	"BCM5481 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5482	0x000b
#define	MII_STR_xxBROADCOM2_BCM5482	"BCM5482 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5755	0x000c
#define	MII_STR_xxBROADCOM2_BCM5755	"BCM5755 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5787	0x000e
#define	MII_STR_xxBROADCOM2_BCM5787	"BCM5787 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5708S	0x0015
#define	MII_STR_xxBROADCOM2_BCM5708S	"BCM5708S 1000/2500baseSX PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5709CAX	0x002c
#define	MII_STR_xxBROADCOM2_BCM5709CAX	"BCM5709CAX 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5722	0x002d
#define	MII_STR_xxBROADCOM2_BCM5722	"BCM5722 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5784	0x003a
#define	MII_STR_xxBROADCOM2_BCM5784	"BCM5784 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5709C	0x003c
#define	MII_STR_xxBROADCOM2_BCM5709C	"BCM5709 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5761	0x003d
#define	MII_STR_xxBROADCOM2_BCM5761	"BCM5761 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM2_BCM5709S	0x003f
#define	MII_STR_xxBROADCOM2_BCM5709S	"BCM5709S 1000/2500baseSX PHY"
#define	MII_MODEL_xxBROADCOM2_BCM53115	0x0038
#define	MII_STR_xxBROADCOM2_BCM53115	"BCM53115 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM3_BCM57780	0x0019
#define	MII_STR_xxBROADCOM3_BCM57780	"BCM57780 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM3_BCM5717C	0x0020
#define	MII_STR_xxBROADCOM3_BCM5717C	"BCM5717C 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM3_BCM5719C	0x0022
#define	MII_STR_xxBROADCOM3_BCM5719C	"BCM5719C 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM3_BCM57765	0x0024
#define	MII_STR_xxBROADCOM3_BCM57765	"BCM57765 10/100/1000baseT PHY"
#define	MII_MODEL_xxBROADCOM3_BCM5720C	0x0036
#define	MII_STR_xxBROADCOM3_BCM5720C	"BCM5720C 10/100/1000baseT PHY"
#define	MII_MODEL_BROADCOM_BCM5400	0x0004
#define	MII_STR_BROADCOM_BCM5400	"BCM5400 1000baseT PHY"
#define	MII_MODEL_BROADCOM_BCM5401	0x0005
#define	MII_STR_BROADCOM_BCM5401	"BCM5401 1000baseT PHY"
#define	MII_MODEL_BROADCOM_BCM5411	0x0007
#define	MII_STR_BROADCOM_BCM5411	"BCM5411 1000baseT PHY"
#define	MII_MODEL_BROADCOM_3C905B	0x0012
#define	MII_STR_BROADCOM_3C905B	"3C905B internal PHY"
#define	MII_MODEL_BROADCOM_3C905C	0x0017
#define	MII_STR_BROADCOM_3C905C	"3C905C internal PHY"
#define	MII_MODEL_BROADCOM_BCM5221	0x001e
#define	MII_STR_BROADCOM_BCM5221	"BCM5221 100baseTX PHY"
#define	MII_MODEL_BROADCOM_BCM5201	0x0021
#define	MII_STR_BROADCOM_BCM5201	"BCM5201 10/100 PHY"
#define	MII_MODEL_BROADCOM_BCM5214	0x0028
#define	MII_STR_BROADCOM_BCM5214	"BCM5214 Quad 10/100 PHY"
#define	MII_MODEL_BROADCOM_BCM5222	0x0032
#define	MII_STR_BROADCOM_BCM5222	"BCM5222 Dual 10/100 PHY"
#define	MII_MODEL_BROADCOM_BCM5220	0x0033
#define	MII_STR_BROADCOM_BCM5220	"BCM5220 10/100 PHY"
#define	MII_MODEL_BROADCOM_BCM4401	0x0036
#define	MII_STR_BROADCOM_BCM4401	"BCM4401 10/100baseTX PHY"
#define	MII_MODEL_BROADCOM2_BCM5906	0x0004
#define	MII_STR_BROADCOM2_BCM5906	"BCM5906 10/100baseTX PHY"

/* Cicada PHYs (now owned by Vitesse) */
#define	MII_MODEL_xxCICADA_CS8201B	0x0021
#define	MII_STR_xxCICADA_CS8201B	"CS8201 10/100/1000TX PHY"
#define	MII_MODEL_CICADA_CS8201	0x0001
#define	MII_STR_CICADA_CS8201	"CS8201 10/100/1000TX PHY"
#define	MII_MODEL_CICADA_CS8204	0x0004
#define	MII_STR_CICADA_CS8204	"CS8204 10/100/1000TX PHY"
#define	MII_MODEL_CICADA_VSC8211	0x000b
#define	MII_STR_CICADA_VSC8211	"VSC8211 10/100/1000 PHY"
#define	MII_MODEL_CICADA_CS8201A	0x0020
#define	MII_STR_CICADA_CS8201A	"CS8201 10/100/1000TX PHY"
#define	MII_MODEL_CICADA_CS8201B	0x0021
#define	MII_STR_CICADA_CS8201B	"CS8201 10/100/1000TX PHY"
#define	MII_MODEL_CICADA_CS8244	0x002c
#define	MII_STR_CICADA_CS8244	"CS8244 10/100/1000TX PHY"

/* Davicom PHYs */
#define	MII_MODEL_xxDAVICOM_DM9101	0x0000
#define	MII_STR_xxDAVICOM_DM9101	"DM9101 10/100 PHY"
#define	MII_MODEL_DAVICOM_DM9102	0x0004
#define	MII_STR_DAVICOM_DM9102	"DM9102 10/100 PHY"
#define	MII_MODEL_DAVICOM_DM9601	0x000c
#define	MII_STR_DAVICOM_DM9601	"DM9601 10/100 PHY"

/* Contrived vendor/model for dcphy */
#define	MII_MODEL_xxDEC_xxDC	0x0001
#define	MII_STR_xxDEC_xxDC	"DC"

/* Enable Semi. PHYs (Agere) */
#define	MII_MODEL_ENABLESEMI_LU3X31FT	0x0001
#define	MII_STR_ENABLESEMI_LU3X31FT	"LU3X31FT"
#define	MII_MODEL_ENABLESEMI_LU3X31T2	0x0002
#define	MII_STR_ENABLESEMI_LU3X31T2	"LU3X31T2"
#define	MII_MODEL_ENABLESEMI_88E1000S	0x0004
#define	MII_STR_ENABLESEMI_88E1000S	"88E1000S"
#define	MII_MODEL_ENABLESEMI_88E1000	0x0005
#define	MII_STR_ENABLESEMI_88E1000	"88E1000"

/* IC Plus PHYs */
#define	MII_MODEL_ICPLUS_IP100	0x0004
#define	MII_STR_ICPLUS_IP100	"IP100 10/100 PHY"
#define	MII_MODEL_ICPLUS_IP101	0x0005
#define	MII_STR_ICPLUS_IP101	"IP101 10/100 PHY"
#define	MII_MODEL_ICPLUS_IP1000A	0x0008
#define	MII_STR_ICPLUS_IP1000A	"IP1000A 10/100/1000 PHY"
#define	MII_MODEL_ICPLUS_IP1001	0x0019
#define	MII_STR_ICPLUS_IP1001	"IP1001 10/100/1000 PHY"

/* Integrated Circuit Systems PHYs */
#define	MII_MODEL_xxICS_1890	0x0002
#define	MII_STR_xxICS_1890	"ICS1890 10/100 PHY"
#define	MII_MODEL_xxICS_1892	0x0003
#define	MII_STR_xxICS_1892	"ICS1892 10/100 PHY"
#define	MII_MODEL_xxICS_1893	0x0004
#define	MII_STR_xxICS_1893	"ICS1893 10/100 PHY"

/* Intel PHYs */
#define	MII_MODEL_xxINTEL_I82553	0x0000
#define	MII_STR_xxINTEL_I82553	"i82553 10/100 PHY"
#define	MII_MODEL_INTEL_I82555	0x0015
#define	MII_STR_INTEL_I82555	"i82555 10/100 PHY"
#define	MII_MODEL_INTEL_I82562G	0x0031
#define	MII_STR_INTEL_I82562G	"i82562G 10/100 PHY"
#define	MII_MODEL_INTEL_I82562EM	0x0032
#define	MII_STR_INTEL_I82562EM	"i82562EM 10/100 PHY"
#define	MII_MODEL_INTEL_I82562ET	0x0033
#define	MII_STR_INTEL_I82562ET	"i82562ET 10/100 PHY"
#define	MII_MODEL_INTEL_I82553	0x0035
#define	MII_STR_INTEL_I82553	"i82553 10/100 PHY"

/* Jato Technologies PHYs */
#define	MII_MODEL_JATO_BASEX	0x0000
#define	MII_STR_JATO_BASEX	"Jato 1000baseX PHY"

/* JMicron PHYs */
#define	MII_MODEL_JMICRON_JMP211	0x0021
#define	MII_STR_JMICRON_JMP211	"JMP211 10/100/1000 PHY"
#define	MII_MODEL_JMICRON_JMP202	0x0022
#define	MII_STR_JMICRON_JMP202	"JMP202 10/100 PHY"

/* Level 1 PHYs */
#define	MII_MODEL_xxLEVEL1_LXT970	0x0000
#define	MII_STR_xxLEVEL1_LXT970	"LXT970 10/100 PHY"
#define	MII_MODEL_xxLEVEL1a_LXT971	0x000e
#define	MII_STR_xxLEVEL1a_LXT971	"LXT971 10/100 PHY"
#define	MII_MODEL_LEVEL1_LXT1000_OLD	0x0003
#define	MII_STR_LEVEL1_LXT1000_OLD	"LXT1000 10/100/1000 PHY"
#define	MII_MODEL_LEVEL1_LXT1000	0x000c
#define	MII_STR_LEVEL1_LXT1000	"LXT1000 10/100/1000 PHY"

/* Lucent PHYs */
#define	MII_MODEL_LUCENT_LU6612	0x000c
#define	MII_STR_LUCENT_LU6612	"LU6612 10/100 PHY"
#define	MII_MODEL_LUCENT_LU3X51FT	0x0033
#define	MII_STR_LUCENT_LU3X51FT	"LU3X51FT 10/100 PHY"
#define	MII_MODEL_LUCENT_LU3X54FT	0x0036
#define	MII_STR_LUCENT_LU3X54FT	"LU3X54FT 10/100 PHY"

/* Marvell PHYs */
#define	MII_MODEL_xxMARVELL_E1000_5	0x0002
#define	MII_STR_xxMARVELL_E1000_5	"88E1000 5 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_6	0x0003
#define	MII_STR_xxMARVELL_E1000_6	"88E1000 6 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_7	0x0005
#define	MII_STR_xxMARVELL_E1000_7	"88E1000 7 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1111	0x000c
#define	MII_STR_xxMARVELL_E1111	"88E1111 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_1	0x0000
#define	MII_STR_MARVELL_E1000_1	"88E1000 1 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1011	0x0002
#define	MII_STR_MARVELL_E1011	"88E1011 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_2	0x0003
#define	MII_STR_MARVELL_E1000_2	"88E1000 2 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000S	0x0004
#define	MII_STR_MARVELL_E1000S	"88E1000S Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_3	0x0005
#define	MII_STR_MARVELL_E1000_3	"88E1000 3 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_4	0x0006
#define	MII_STR_MARVELL_E1000_4	"88E1000 4 Gigabit PHY"
#define	MII_MODEL_MARVELL_E3082	0x0008
#define	MII_STR_MARVELL_E3082	"88E3082 10/100 PHY"
#define	MII_MODEL_MARVELL_E1112	0x0009
#define	MII_STR_MARVELL_E1112	"88E1112 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1149	0x000b
#define	MII_STR_MARVELL_E1149	"88E1149 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1111	0x000c
#define	MII_STR_MARVELL_E1111	"88E1111 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1116	0x0021
#define	MII_STR_MARVELL_E1116	"88E1116 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1118	0x0022
#define	MII_STR_MARVELL_E1118	"88E1118 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1116R	0x0024
#define	MII_STR_MARVELL_E1116R	"88E1116R Gigabit PHY"
#define	MII_MODEL_MARVELL_E3016	0x0026
#define	MII_STR_MARVELL_E3016	"88E3016 10/100 PHY"
#define	MII_MODEL_MARVELL_PHYG65G	0x0027
#define	MII_STR_MARVELL_PHYG65G	"PHYG65G Gigabit PHY"

/* Micrel PHYs */
#define	MII_MODEL_MICREL_KSZ9021	0x0021
#define	MII_STR_MICREL_KSZ9021	"KSZ9021 10/100/1000 PHY"
#define	MII_MODEL_MICREL_KSZ9031	0x0022
#define	MII_STR_MICREL_KSZ9031	"KSZ9031 10/100/1000 PHY"

/* Myson PHYs */
#define	MII_MODEL_MYSON_MTD972	0x0000
#define	MII_STR_MYSON_MTD972	"MTD972 10/100 PHY"

/* National Semi. PHYs */
#define	MII_MODEL_NATSEMI_DP83840	0x0000
#define	MII_STR_NATSEMI_DP83840	"DP83840 10/100 PHY"
#define	MII_MODEL_NATSEMI_DP83843	0x0001
#define	MII_STR_NATSEMI_DP83843	"DP83843 10/100 PHY"
#define	MII_MODEL_NATSEMI_DP83815	0x0002
#define	MII_STR_NATSEMI_DP83815	"DP83815 10/100 PHY"
#define	MII_MODEL_NATSEMI_DP83847	0x0003
#define	MII_STR_NATSEMI_DP83847	"DP83847 10/100 PHY"
#define	MII_MODEL_NATSEMI_DP83891	0x0005
#define	MII_STR_NATSEMI_DP83891	"DP83891 10/100/1000 PHY"
#define	MII_MODEL_NATSEMI_DP83861	0x0006
#define	MII_STR_NATSEMI_DP83861	"DP83861 10/100/1000 PHY"
#define	MII_MODEL_NATSEMI_DP83865	0x0007
#define	MII_STR_NATSEMI_DP83865	"DP83865 10/100/1000 PHY"

/* Plessey Semi. PHYs */
#define	MII_MODEL_PLESSEY_NWK914	0x0000
#define	MII_STR_PLESSEY_NWK914	"NWK914 10/100 PHY"

/* Quality Semi. PHYs */
#define	MII_MODEL_QUALITYSEMI_QS6612	0x0000
#define	MII_STR_QUALITYSEMI_QS6612	"QS6612 10/100 PHY"

/* RDC Semi. PHYs */
#define	MII_MODEL_RDC_R6040	0x0003
#define	MII_STR_RDC_R6040	"R6040 10/100 PHY"

/* Realtek PHYs */
#define	MII_MODEL_xxREALTEK_RTL8251	0x0000
#define	MII_STR_xxREALTEK_RTL8251	"RTL8251 PHY"
#define	MII_MODEL_xxREALTEK_RTL8201E	0x0008
#define	MII_STR_xxREALTEK_RTL8201E	"RTL8201E 10/100 PHY"
#define	MII_MODEL_xxREALTEK_RTL8169S	0x0011
#define	MII_STR_xxREALTEK_RTL8169S	"RTL8169S/8110S/8211 PHY"
#define	MII_MODEL_REALTEK_RTL8201L	0x0020
#define	MII_STR_REALTEK_RTL8201L	"RTL8201L 10/100 PHY"

/* Seeq PHYs */
#define	MII_MODEL_xxSEEQ_80220	0x0003
#define	MII_STR_xxSEEQ_80220	"80220 10/100 PHY"
#define	MII_MODEL_xxSEEQ_84220	0x0004
#define	MII_STR_xxSEEQ_84220	"84220 10/100 PHY"
#define	MII_MODEL_xxSEEQ_80225	0x0008
#define	MII_STR_xxSEEQ_80225	"80225 10/100 PHY"

/* Silicon Integrated Systems PHYs */
#define	MII_MODEL_xxSIS_900	0x0000
#define	MII_STR_xxSIS_900	"900 10/100 PHY"

/* Standard Microsystems PHYs */
#define	MII_MODEL_SMSC_LAN83C185	0x000a
#define	MII_STR_SMSC_LAN83C185	"LAN83C185 10/100 PHY"

/* Texas Instruments PHYs */
#define	MII_MODEL_xxTI_TLAN10T	0x0001
#define	MII_STR_xxTI_TLAN10T	"ThunderLAN 10baseT PHY"
#define	MII_MODEL_xxTI_100VGPMI	0x0002
#define	MII_STR_xxTI_100VGPMI	"ThunderLAN 100VG-AnyLan PHY"
#define	MII_MODEL_xxTI_TNETE2101	0x0003
#define	MII_STR_xxTI_TNETE2101	"TNETE2101 PHY"

/* TDK PHYs */
#define	MII_MODEL_TDK_78Q2120	0x0014
#define	MII_STR_TDK_78Q2120	"78Q2120 10/100 PHY"
#define	MII_MODEL_TDK_78Q2121	0x0015
#define	MII_STR_TDK_78Q2121	"78Q2121 100baseTX PHY"

/* VIA Networking PHYs */
#define	MII_MODEL_VIA_VT6103	0x0032
#define	MII_STR_VIA_VT6103	"VT6103 10/100 PHY"
#define	MII_MODEL_VIA_VT6103_2	0x0034
#define	MII_STR_VIA_VT6103_2	"VT6103 10/100 PHY"

/* Vitesse PHYs */
#define	MII_MODEL_VITESSE_VSC8601	0x0002
#define	MII_STR_VITESSE_VSC8601	"VSC8601 10/100/1000 PHY"

/* XaQti PHYs */
#define	MII_MODEL_XAQTI_XMACII	0x0000
#define	MII_STR_XAQTI_XMACII	"XMAC II Gigabit PHY"
@


1.128
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.125 2016/07/08 08:30:06 kettenis Exp 
d49 1
d383 6
@


1.127
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.124 2015/07/19 06:30:02 yuo Exp 
d136 2
a137 2
#define	MII_MODEL_ATHEROS_F1_7	0x0007
#define	MII_STR_ATHEROS_F1_7	"F1 10/100/1000 PHY"
@


1.126
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.123 2014/11/24 00:13:42 brad Exp 
d421 1
a421 1
#define	MII_STR_xxREALTEK_RTL8169S	"RTL8169S/8110S PHY"
@


1.125
log
@Regen after Broadcom 53115 addition.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.121 2013/12/14 09:45:03 brad Exp 
d107 1
a107 1
/* This is the OUI of the gigE PHY in the RealTek 8169S/8110S chips */
@


1.124
log
@regen
@
text
@d208 2
@


1.123
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.120 2013/06/15 20:29:25 kettenis Exp 
d414 2
@


1.122
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.119 2013/01/10 00:32:35 dlg Exp 
d414 2
@


1.121
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.118 2012/08/09 10:17:15 kettenis Exp 
d210 2
a211 2
#define	MII_MODEL_xxBROADCOM3_BCM5720C	0x0020
#define	MII_STR_xxBROADCOM3_BCM5720C	"BCM5720C 10/100/1000baseT PHY"
d216 2
a217 2
#define	MII_MODEL_xxBROADCOM3_BCM5717C	0x0036
#define	MII_STR_xxBROADCOM3_BCM5717C	"BCM5717C 10/100/1000baseT PHY"
@


1.120
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.117 2011/12/19 13:18:19 sthen Exp 
d210 4
d216 2
@


1.119
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.116 2011/01/21 09:46:13 kevlo Exp 
d210 2
@


1.118
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.115 2011/01/15 04:35:34 kevlo Exp 
d136 2
@


1.117
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.114 2010/11/23 06:59:27 kevlo Exp 
d50 1
d398 4
@


1.116
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.113 2010/03/26 01:33:31 sthen Exp 
d367 2
@


1.115
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.112 2010/02/16 09:11:01 sthen Exp 
d183 4
d203 2
@


1.114
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.111 2009/09/07 13:46:03 sthen Exp 
d103 1
d199 2
@


1.113
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.110 2009/08/08 18:03:58 naddy Exp 
d268 1
a268 1
#define	MII_MODEL_ICPLUS_IP1001	0x0025
@


1.112
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.109 2009/07/30 08:59:42 sthen Exp 
d150 4
d180 2
@


1.111
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.108 2009/07/28 23:08:27 sthen Exp 
d190 2
@


1.110
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.107 2009/07/03 04:42:44 dlg Exp 
d228 2
@


1.109
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.106 2009/05/21 22:44:52 sthen Exp 
d182 2
d188 2
@


1.108
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.105 2008/10/25 00:23:11 brad Exp 
d184 2
@


1.107
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.104 2008/10/25 00:14:38 brad Exp 
@


1.106
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.103 2008/10/24 23:50:42 brad Exp 
d191 1
a191 1
#define	MII_STR_BROADCOM_3C905B	"Broadcom 3C905B internal PHY"
d193 1
a193 1
#define	MII_STR_BROADCOM_3C905C	"Broadcom 3C905C internal PHY"
d211 1
a211 1
#define	MII_STR_xxCICADA_CS8201B	"Cicada CS8201 10/100/1000TX PHY"
d213 1
a213 1
#define	MII_STR_CICADA_CS8201	"Cicada CS8201 10/100/1000TX PHY"
d215 1
a215 1
#define	MII_STR_CICADA_CS8204	"Cicada CS8204 10/100/1000TX PHY"
d219 1
a219 1
#define	MII_STR_CICADA_CS8201A	"Cicada CS8201 10/100/1000TX PHY"
d221 1
a221 1
#define	MII_STR_CICADA_CS8201B	"Cicada CS8201 10/100/1000TX PHY"
d237 1
a237 1
#define	MII_STR_ENABLESEMI_LU3X31FT	"Enable LU3X31FT"
d239 1
a239 1
#define	MII_STR_ENABLESEMI_LU3X31T2	"Enable LU3X31T2"
d241 1
a241 1
#define	MII_STR_ENABLESEMI_88E1000S	"Enable 88E1000S"
d243 1
a243 1
#define	MII_STR_ENABLESEMI_88E1000	"Enable 88E1000"
d307 1
a307 1
#define	MII_STR_xxMARVELL_E1000_5	"Marvell 88E1000 5 Gigabit PHY"
d309 1
a309 1
#define	MII_STR_xxMARVELL_E1000_6	"Marvell 88E1000 6 Gigabit PHY"
d311 1
a311 1
#define	MII_STR_xxMARVELL_E1000_7	"Marvell 88E1000 7 Gigabit PHY"
d313 1
a313 1
#define	MII_STR_xxMARVELL_E1111	"Marvell 88E1111 Gigabit PHY"
d315 1
a315 1
#define	MII_STR_MARVELL_E1000_1	"Marvell 88E1000 1 Gigabit PHY"
d317 1
a317 1
#define	MII_STR_MARVELL_E1011	"Marvell 88E1011 Gigabit PHY"
d319 1
a319 1
#define	MII_STR_MARVELL_E1000_2	"Marvell 88E1000 2 Gigabit PHY"
d321 1
a321 1
#define	MII_STR_MARVELL_E1000S	"Marvell 88E1000S Gigabit PHY"
d323 1
a323 1
#define	MII_STR_MARVELL_E1000_3	"Marvell 88E1000 3 Gigabit PHY"
d325 1
a325 1
#define	MII_STR_MARVELL_E1000_4	"Marvell 88E1000 4 Gigabit PHY"
d327 1
a327 1
#define	MII_STR_MARVELL_E3082	"Marvell 88E3082 10/100 PHY"
d329 1
a329 1
#define	MII_STR_MARVELL_E1112	"Marvell 88E1112 Gigabit PHY"
d331 1
a331 1
#define	MII_STR_MARVELL_E1149	"Marvell 88E1149 Gigabit PHY"
d333 1
a333 1
#define	MII_STR_MARVELL_E1111	"Marvell 88E1111 Gigabit PHY"
d335 1
a335 1
#define	MII_STR_MARVELL_E1116	"Marvell 88E1116 Gigabit PHY"
d337 1
a337 1
#define	MII_STR_MARVELL_E1118	"Marvell 88E1118 Gigabit PHY"
d339 1
a339 1
#define	MII_STR_MARVELL_E1116R	"Marvell 88E1116R Gigabit PHY"
d341 1
a341 1
#define	MII_STR_MARVELL_E3016	"Marvell 88E3016 10/100 PHY"
d379 1
a379 1
#define	MII_STR_xxSEEQ_80220	"Seeq 80220 10/100 PHY"
d381 1
a381 1
#define	MII_STR_xxSEEQ_84220	"Seeq 84220 10/100 PHY"
d383 1
a383 1
#define	MII_STR_xxSEEQ_80225	"Seeq 80225 10/100 PHY"
d387 1
a387 1
#define	MII_STR_xxSIS_900	"SiS 900 10/100 PHY"
@


1.105
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.102 2008/10/24 23:01:50 brad Exp 
d44 2
a45 2
#define	MII_OUI_AMD	0x00001a	/* Advanced Micro Devices */
#define	MII_OUI_REALTEK	0x000020	/* Realtek Semiconductor */
d47 5
a51 5
#define	MII_OUI_CICADA	0x0003f1	/* Cicada Semiconductor */
#define	MII_OUI_CENIX	0x000749	/* CENiX Inc. */
#define	MII_OUI_BROADCOM2	0x000af7	/* Broadcom Corporation */
#define	MII_OUI_ASIX	0x000ec6	/* ASIX Electronics */
#define	MII_OUI_BROADCOM	0x001018	/* Broadcom Corporation */
d53 4
a56 4
#define	MII_OUI_ALTIMA	0x0010a9	/* Altima Communications */
#define	MII_OUI_ENABLESEMI	0x0010dd	/* Enable Semiconductor */
#define	MII_OUI_ATHEROS	0x001374	/* Atheros Communications */
#define	MII_OUI_JMICRON	0x001b8c	/* JMicron Technologies */
d58 5
a62 5
#define	MII_OUI_VIA	0x004063	/* VIA Networking Technologies */
#define	MII_OUI_MARVELL	0x005043	/* Marvell Semiconductor */
#define	MII_OUI_LUCENT	0x00601d	/* Lucent Technologies */
#define	MII_OUI_QUALSEMI	0x006051	/* Quality Semiconductor */
#define	MII_OUI_DAVICOM	0x00606e	/* Davicom Semiconductor */
d64 2
a65 2
#define	MII_OUI_ICPLUS	0x0090c3	/* IC Plus Corp. */
#define	MII_OUI_TOPIC	0x0090c3	/* Topic Semiconductor */
d70 2
a71 2
#define	MII_OUI_TSC	0x00c039	/* TDK Semiconductor */
#define	MII_OUI_MYSON	0x00c0b4	/* Myson Technology */
d74 1
a74 1
#define	MII_OUI_REALTEK2	0x00e04c	/* Realtek Semiconductor */
d76 3
a78 3
#define	MII_OUI_XAQTI	0x00e0ae	/* XaQti Corp. */
#define	MII_OUI_PLESSEY	0x046b40	/* Plessey Semiconductor */
#define	MII_OUI_NATSEMI	0x080017	/* National Semiconductor */
d82 3
a84 3
#define	MII_OUI_xxALTIMA	0x000895	/* Altima Communications */
#define	MII_OUI_xxAMD	0x00606e	/* Advanced Micro Devices */
#define	MII_OUI_xxCICADA	0x00c08f	/* Cicada Semiconductor (alt) */
d92 1
a92 1
#define	MII_OUI_xxBROADCOM	0x000818	/* Broadcom Corporation */
d94 1
a94 1
#define	MII_OUI_xxXAQTI	0x350700	/* XaQti Corp. */
d102 2
a103 2
#define	MII_OUI_xxBROADCOM2	0x0050ef	/* Broadcom Corporation */
#define	MII_OUI_xxDAVICOM	0x006040	/* Davicom Semiconductor */
d106 1
a106 1
#define	MII_OUI_xxREALTEK	0x000732	/* Realtek Semiconductor */
d111 1
a111 1
#define	MII_OUI_xxMARVELL	0x000ac2	/* Marvell Semiconductor */
d117 1
a117 1
/* Advanced Micro Devices PHYs */
d129 1
a129 1
/* Atheros Communications PHYs */
d135 1
a135 1
/* Altima Communications PHYs */
d143 1
a143 1
/* Broadcom Corp. PHYs */
d209 1
a209 1
/* Cicada Semiconductor PHYs (now owned by Vitesse) */
d223 1
a223 1
/* Davicom Semiconductor PHYs */
d235 1
a235 1
/* Enable Semiconductor PHYs (Agere) */
d245 1
a245 1
/* IC Plus Corp. PHYs */
d281 1
a281 1
/* JMicron Technologies PHYs */
d297 1
a297 1
/* Lucent Technologies PHYs */
d305 1
a305 1
/* Marvell Semiconductor PHYs */
d343 1
a343 1
/* Myson Technology PHYs */
d347 1
a347 1
/* National Semiconductor PHYs */
d363 1
a363 1
/* Plessey Semiconductor PHYs */
d367 3
a369 3
/* Quality Semiconductor PHYs */
#define	MII_MODEL_QUALSEMI_QS6612	0x0000
#define	MII_STR_QUALSEMI_QS6612	"QS6612 10/100 PHY"
d371 1
a371 1
/* Realtek Semiconductor PHYs */
d401 5
a405 5
/* TDK Semiconductor PHYs */
#define	MII_MODEL_TSC_78Q2120	0x0014
#define	MII_STR_TSC_78Q2120	"78Q2120 10/100 PHY"
#define	MII_MODEL_TSC_78Q2121	0x0015
#define	MII_STR_TSC_78Q2121	"78Q2121 100baseTX PHY"
d407 1
a407 1
/* VIA Networking Technologies PHYs */
d417 1
a417 1
/* XaQti Corp. PHYs */
d419 1
a419 1
#define	MII_STR_XAQTI_XMACII	"XaQti Corp. XMAC II Gigabit PHY"
@


1.104
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.101 2008/09/25 20:51:10 brad Exp 
d44 2
a45 1

d47 5
a52 1
#define	MII_OUI_LUCENT	0x00601d	/* Lucent Technologies */
d54 1
a54 1
#define	MII_OUI_AMD	0x00001a	/* Advanced Micro Devices */
d56 6
a61 6
#define	MII_OUI_ASIX	0x000ec6	/* ASIX Electronics */
#define	MII_OUI_BROADCOM	0x001018	/* Broadcom Corporation */
#define	MII_OUI_BROADCOM2	0x000af7	/* Broadcom Corporation */
#define	MII_OUI_CENIX	0x000749	/* CENiX Inc. */
#define	MII_OUI_CICADA	0x0003f1	/* Cicada Semiconductor */
#define	MII_OUI_ENABLESEMI	0x0010dd	/* Enable Semiconductor */
d63 1
a63 1
#define	MII_OUI_MARVELL	0x005043	/* Marvell Semiconductor */
d65 1
d68 1
d70 1
a70 3
#define	MII_OUI_JATO	0x00e083	/* Jato Technologies */
#define	MII_OUI_JMICRON	0x001b8c	/* JMicron Technologies */
#define	MII_OUI_LEVEL1	0x00207b	/* Level 1 */
a71 2
#define	MII_OUI_NATSEMI	0x080017	/* National Semiconductor */
#define	MII_OUI_PLESSEY	0x046b40	/* Plessey Semiconductor */
d73 1
a73 2
#define	MII_OUI_QUALSEMI	0x006051	/* Quality Semiconductor */
#define	MII_OUI_REALTEK	0x000020	/* Realtek Semiconductor */
d75 4
a78 3
#define	MII_OUI_SEEQ	0x00a07d	/* Seeq */
#define	MII_OUI_SIS	0x00e006	/* Silicon Integrated Systems */
#define	MII_OUI_SMSC	0x00800f	/* Standard Microsystems */
a79 4
#define	MII_OUI_TOPIC	0x0090c3	/* Topic Semiconductor */
#define	MII_OUI_TSC	0x00c039	/* TDK Semiconductor */
#define	MII_OUI_VIA	0x004063	/* VIA Networking Technologies */
#define	MII_OUI_XAQTI	0x00e0ae	/* XaQti Corp. */
d84 1
a85 1
#define	MII_OUI_xxCICADA	0x00c08f	/* Cicada Semiconductor (alt) */
a88 1
#define	MII_OUI_xxBROADCOM	0x000818	/* Broadcom Corporation */
d92 1
d98 1
a99 1
#define	MII_OUI_xxLEVEL1a	0x0004de	/* Level 1 */
d102 1
a103 1
#define	MII_OUI_xxBROADCOM2	0x0050ef	/* Broadcom Corporation */
d120 2
a123 2
#define	MII_MODEL_AMD_79C875phy	0x0014
#define	MII_STR_AMD_79C875phy	"Am79C875 quad PHY"
d138 2
a141 2
#define	MII_MODEL_xxALTIMA_AC101L	0x0012
#define	MII_STR_xxALTIMA_AC101L	"AC101L 10/100 PHY"
d162 2
a167 2
#define	MII_MODEL_xxBROADCOM_BCM5750	0x0018
#define	MII_STR_xxBROADCOM_BCM5750	"BCM5750 10/100/1000baseT PHY"
d210 2
a221 4
#define	MII_MODEL_xxCICADA_CS8201B	0x0021
#define	MII_STR_xxCICADA_CS8201B	"Cicada CS8201 10/100/1000TX PHY"
#define	MII_MODEL_VITESSE_VSC8601	0x0002
#define	MII_STR_VITESSE_VSC8601	"VSC8601 10/100/1000 PHY"
d231 4
a244 42
/* Marvell Semiconductor PHYs */
#define	MII_MODEL_MARVELL_E1000_1	0x0000
#define	MII_STR_MARVELL_E1000_1	"Marvell 88E1000 1 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1011	0x0002
#define	MII_STR_MARVELL_E1011	"Marvell 88E1011 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_2	0x0003
#define	MII_STR_MARVELL_E1000_2	"Marvell 88E1000 2 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000S	0x0004
#define	MII_STR_MARVELL_E1000S	"Marvell 88E1000S Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_3	0x0005
#define	MII_STR_MARVELL_E1000_3	"Marvell 88E1000 3 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_4	0x0006
#define	MII_STR_MARVELL_E1000_4	"Marvell 88E1000 4 Gigabit PHY"
#define	MII_MODEL_MARVELL_E3082	0x0008
#define	MII_STR_MARVELL_E3082	"Marvell 88E3082 10/100 PHY"
#define	MII_MODEL_MARVELL_E1112	0x0009
#define	MII_STR_MARVELL_E1112	"Marvell 88E1112 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1149	0x000b
#define	MII_STR_MARVELL_E1149	"Marvell 88E1149 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1111	0x000c
#define	MII_STR_MARVELL_E1111	"Marvell 88E1111 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1116	0x0021
#define	MII_STR_MARVELL_E1116	"Marvell 88E1116 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1118	0x0022
#define	MII_STR_MARVELL_E1118	"Marvell 88E1118 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1116R	0x0024
#define	MII_STR_MARVELL_E1116R	"Marvell 88E1116R Gigabit PHY"
#define	MII_MODEL_MARVELL_E3016	0x0026
#define	MII_STR_MARVELL_E3016	"Marvell 88E3016 10/100 PHY"
#define	MII_MODEL_xxMARVELL_E1000_5	0x0002
#define	MII_STR_xxMARVELL_E1000_5	"Marvell 88E1000 5 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_6	0x0003
#define	MII_STR_xxMARVELL_E1000_6	"Marvell 88E1000 6 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_7	0x0005
#define	MII_STR_xxMARVELL_E1000_7	"Marvell 88E1000 7 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1111	0x000c
#define	MII_STR_xxMARVELL_E1111	"Marvell 88E1111 Gigabit PHY"

/* Contrived vendor/model for dcphy */
#define	MII_MODEL_xxDEC_xxDC	0x0001
#define	MII_STR_xxDEC_xxDC	"DC"

d290 2
a295 2
#define	MII_MODEL_xxLEVEL1a_LXT971	0x000e
#define	MII_STR_xxLEVEL1a_LXT971	"LXT971 10/100 PHY"
d305 38
d372 2
a375 2
#define	MII_MODEL_xxREALTEK_RTL8169S	0x0011
#define	MII_STR_xxREALTEK_RTL8169S	"RTL8169S/8110S PHY"
d412 4
@


1.103
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.100 2008/09/09 00:25:55 brad Exp 
d130 1
a130 1
/* Atheros PHYs */
d132 3
a134 1
#define	MII_STR_ATHEROS_F1	"F1 10/100/1000baseT PHY"
@


1.102
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.99 2008/08/24 08:23:15 brad Exp 
d267 2
@


1.101
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.98 2008/08/24 08:20:21 brad Exp 
d50 1
d129 4
@


1.100
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.97 2008/07/12 05:45:31 brad Exp 
d165 1
a165 1
#define	MII_STR_xxBROADCOM_BCM5714	"BCM5714 10/100/1000baseT PHY"
@


1.99
log
@First pass at removing clauses 3 and 4 from NetBSD licenses.

Not sure what's more surprising: how long it took for NetBSD to
catch up to the rest of the BSDs (including UCB), or the amount of
code that NetBSD has claimed for itself without attributing to the
actual authors.

OK deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.98 2008/06/11 00:25:40 brad Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.95 2008/06/11 00:25:27 brad Exp 
d63 1
d312 6
@


1.98
log
@regen
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
a26 7
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by the NetBSD
 *	Foundation, Inc. and its contributors.
 * 4. Neither the name of The NetBSD Foundation nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
@


1.97
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.94 2008/04/30 21:47:29 brad Exp 
d173 1
a173 1
#define	MII_STR_xxBROADCOM_BCM5780	"BCM5780 10/100/1000baseT PHY"
@


1.96
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.93 2008/04/02 22:06:12 kettenis Exp 
d268 2
@


1.95
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.92 2008/04/02 20:40:03 brad Exp 
d352 2
@


1.94
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.91 2008/02/28 01:31:13 brad Exp 
d212 2
@


1.93
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.90 2008/01/31 03:36:30 brad Exp 
d158 2
a159 2
#define	MII_MODEL_xxBROADCOM_BCM5706C	0x0015
#define	MII_STR_xxBROADCOM_BCM5706C	"BCM5706C 10/100/1000baseT PHY"
d180 2
@


1.92
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.89 2007/11/06 20:30:06 kettenis Exp 
d180 2
@


1.91
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.88 2007/10/30 12:12:01 jsg Exp 
d230 2
@


1.90
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.87 2007/09/17 12:31:22 kettenis Exp 
d66 1
d130 4
@


1.89
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.86 2007/08/30 16:40:10 ckuethe Exp 
d59 1
d197 2
@


1.88
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.85 2006/11/28 18:19:49 brad Exp 
d288 2
@


1.87
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.84 2006/10/20 03:27:54 brad Exp 
d248 9
a256 5
#define	MII_MODEL_MARVELL_E1000_5	0x0021
#define	MII_STR_MARVELL_E1000_5	"Marvell 88E1000 5 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_6	0x0022
#define	MII_STR_MARVELL_E1000_6	"Marvell 88E1000 6 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_7	0x0002
a257 4
#define	MII_MODEL_xxMARVELL_E1000_8	0x0003
#define	MII_STR_xxMARVELL_E1000_8	"Marvell 88E1000 8 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_9	0x0005
#define	MII_STR_xxMARVELL_E1000_9	"Marvell 88E1000 9 Gigabit PHY"
@


1.86
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.83 2006/10/15 06:47:40 brad Exp 
d170 2
@


1.85
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.82 2006/10/01 15:02:40 brad Exp 
d107 1
d170 2
@


1.84
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.81 2006/09/27 08:48:51 jsg Exp 
d223 2
a224 2
#define	MII_MODEL_MARVELL_E1000	0x0000
#define	MII_STR_MARVELL_E1000	"Marvell 88E1000* Gigabit PHY"
d227 14
a240 8
#define	MII_MODEL_MARVELL_E1000_3	0x0003
#define	MII_STR_MARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_4	0x0004
#define	MII_STR_MARVELL_E1000_4	"Marvell 88E1000S Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_5	0x0005
#define	MII_STR_MARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_6	0x0006
#define	MII_STR_MARVELL_E1000_6	"Marvell 88E1000 Gigabit PHY"
d243 10
a252 10
#define	MII_MODEL_MARVELL_E1000_7	0x0021
#define	MII_STR_MARVELL_E1000_7	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_8	0x0022
#define	MII_STR_MARVELL_E1000_8	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_2	0x0002
#define	MII_STR_xxMARVELL_E1000_2	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_3	0x0003
#define	MII_STR_xxMARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_5	0x0005
#define	MII_STR_xxMARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
@


1.83
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.80 2006/08/21 03:01:19 brad Exp 
d52 1
d60 1
a60 1
#define	MII_OUI_CICADA	0x0003F1	/* Cicada Semiconductor */
d195 2
d203 2
@


1.82
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.79 2006/07/28 15:40:29 brad Exp 
d232 1
a232 1
#define	MII_MODEL_MARVELL_E1000_7	0x0022
d234 2
@


1.81
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.78 2006/07/08 18:00:12 brad Exp 
d232 2
@


1.80
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.77 2006/07/03 01:47:06 brad Exp 
d79 1
d246 2
d250 4
@


1.79
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.76 2006/07/03 01:23:22 brad Exp 
d71 1
@


1.78
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.75 2006/04/15 01:38:52 brad Exp 
d189 1
a189 1
/* Cicada Semiconductor PHYs (now owned by Vitesse?) */
d274 4
@


1.77
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.74 2006/03/25 22:41:19 brad Exp 
d148 2
d164 2
@


1.76
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.73 2006/03/04 03:53:30 brad Exp 
d76 1
d324 4
@


1.75
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.72 2006/02/12 00:38:27 brad Exp 
d291 2
@


1.74
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.71 2006/02/12 00:05:33 maja Exp 
d56 1
d58 1
@


1.73
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.70 2006/02/11 21:11:40 brad Exp 
d61 1
a83 1
#define	MII_OUI_xxICPLUS	0x000004	/* IC Plus Corp. */
d237 2
a238 2
#define	MII_MODEL_xxICPLUS_IP101	0x90c3
#define	MII_STR_xxICPLUS_IP101	"IP101 10/100 PHY"
@


1.72
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.69 2006/01/15 03:06:21 jsg Exp 
d75 1
d83 1
d236 4
d333 6
@


1.71
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.68 2005/12/08 00:45:34 brad Exp 
d219 2
a220 2
#define	MII_MODEL_MARVELL_E1111RCJ	0x000c
#define	MII_STR_MARVELL_E1111RCJ	"Marvell 88E1111-RCJ Gigabit PHY"
@


1.70
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.67 2005/11/20 01:33:34 brad Exp 
d155 2
a156 2
#define	MII_MODEL_xxBROADCOM_BCM5715	0x0035
#define	MII_STR_xxBROADCOM_BCM5715	"BCM5715 10/100/1000baseT PHY"
@


1.69
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.66 2005/11/05 09:19:00 brad Exp 
d155 2
@


1.68
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.65 2005/10/01 17:17:53 brad Exp 
d151 2
a152 2
#define	MII_MODEL_xxBROADCOM_BCM5421K2	0x002e
#define	MII_STR_xxBROADCOM_BCM5421K2	"BCM5421K2 10/100/1000baseT PHY"
@


1.67
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.64 2005/10/01 02:32:35 brad Exp 
d137 2
a138 2
#define	MII_MODEL_xxBROADCOM_BCM5421S	0x000e
#define	MII_STR_xxBROADCOM_BCM5421S	"BCM5421S 10/100/1000baseT PHY"
d151 2
@


1.66
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.63 2005/08/27 14:15:47 brad Exp 
d135 2
@


1.65
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.62 2005/08/22 00:22:09 brad Exp 
d137 2
a138 2
#define	MII_MODEL_xxBROADCOM_BCMunknown	0x0010
#define	MII_STR_xxBROADCOM_BCMunknown	"BCMunknown 10/100/1000baseT PHY"
@


1.64
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.61 2005/08/14 01:33:18 jsg Exp 
d137 2
@


1.63
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.60 2005/08/02 03:46:07 pvalchev Exp 
d211 2
a212 2
#define	MII_MODEL_MARVELL_E1000_7	0x000c
#define	MII_STR_MARVELL_E1000_7	"Marvell 88E1000 Gigabit PHY"
@


1.62
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.59 2005/08/02 00:19:36 jsg Exp 
a79 1

d81 1
d179 2
@


1.61
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.58 2005/07/22 11:39:36 brad Exp 
d217 2
@


1.60
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.57 2005/06/21 03:24:50 brad Exp 
d70 1
d211 2
@


1.59
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.56 2005/06/17 23:51:36 brad Exp 
d187 5
a191 1
/* Enable Semiconductor PHYs */
a193 2
#define	MII_MODEL_ENABLESEMI_88E1000S	0x0004
#define	MII_STR_ENABLESEMI_88E1000S	"Enable 88E1000S"
d252 4
@


1.58
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.55 2005/06/11 06:06:05 brad Exp 
d63 1
d236 4
@


1.57
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.54 2005/05/25 20:05:01 brad Exp 
d145 2
@


1.56
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.53 2005/04/14 04:04:46 brad Exp 
d163 2
@


1.55
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.52 2005/02/19 04:02:55 brad Exp 
d53 1
a53 1
#define	MII_OUI_AGERE	0x00601d	/* Agere Systems */
a117 4
/* Agere Systems PHYs */
#define	MII_MODEL_AGERE_UNKNOWN	0x000c
#define	MII_STR_AGERE_UNKNOWN	"Unknown 10/100 PHY"

d237 4
@


1.54
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.51 2005/02/04 23:59:46 jsg Exp 
d53 1
d117 4
@


1.53
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.50 2005/01/24 01:55:37 brad Exp 
d272 2
@


1.52
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.49 2005/01/24 01:43:51 brad Exp 
d158 2
@


1.51
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.48 2004/12/29 01:06:52 brad Exp 
d158 4
a161 2
#define	MII_MODEL_BROADCOM_BCM4401_0x0036	BCM4401
#define	MII_STR_BROADCOM_BCM4401_0x0036	"10/100baseTX PHY"
@


1.50
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.47 2004/12/01 00:24:38 pvalchev Exp 
d196 2
@


1.49
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.46 2004/10/17 22:32:15 deraadt Exp 
d56 1
d160 8
@


1.48
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.45 2004/10/04 13:02:33 deraadt Exp 
d110 1
a110 1
#define	MII_STR_xxAMD_79C873	"Am79C873 10/100 media interface"
d117 2
d120 1
a120 1
#define	MII_STR_xxALTIMA_AC101	"AC101 10/100 media interface"
d122 1
a122 1
#define	MII_STR_xxALTIMA_AC101L	"AC101L 10/100 media interface"
d156 1
a156 1
#define	MII_STR_BROADCOM_BCM5201	"BCM5201 10/100 media interface"
d162 1
a162 1
#define	MII_STR_xxDAVICOM_DM9101	"DM9101 10/100 media interface"
d164 1
a164 1
#define	MII_STR_DAVICOM_DM9102	"DM9102 10/100 media interface"
d166 1
a166 1
#define	MII_STR_DAVICOM_DM9601	"DM9601 10/100 media interface"
d198 1
a198 1
#define	MII_STR_xxICS_1890	"ICS1890 10/100 media interface"
d200 1
a200 1
#define	MII_STR_xxICS_1892	"ICS1892 10/100 media interface"
d202 1
a202 1
#define	MII_STR_xxICS_1893	"ICS1893 10/100 media interface"
d206 1
a206 1
#define	MII_STR_xxINTEL_I82553	"i82553 10/100 media interface"
d208 1
a208 1
#define	MII_STR_INTEL_I82555	"i82555 10/100 media interface"
d210 1
a210 1
#define	MII_STR_INTEL_I82562EM	"i82562EM 10/100 media interface"
d212 1
a212 1
#define	MII_STR_INTEL_I82562ET	"i82562ET 10/100 media interface"
d214 1
a214 1
#define	MII_STR_INTEL_I82553	"i82553 10/100 media interface"
d218 1
a218 1
#define	MII_STR_xxLEVEL1_LXT970	"LXT970 10/100 media interface"
d220 1
a220 1
#define	MII_STR_xxLEVEL1a_LXT971	"LXT971 10/100 media interface"
d224 1
a224 1
#define	MII_STR_MYSON_MTD972	"MTD972 10/100 media interface"
d228 1
a228 1
#define	MII_STR_NATSEMI_DP83840	"DP83840 10/100 media interface"
d230 1
a230 1
#define	MII_STR_NATSEMI_DP83843	"DP83843 10/100 media interface"
d232 1
a232 1
#define	MII_STR_NATSEMI_DP83815	"DP83815 10/100 integrated"
d234 1
a234 1
#define	MII_STR_NATSEMI_DP83891	"DP83891 10/100/1000 media interface"
d236 1
a236 1
#define	MII_STR_NATSEMI_DP83861	"DP83861 10/100/1000 media interface"
d240 1
a240 1
#define	MII_STR_PLESSEY_NWK914	"NWK914 10/100 media interface"
d244 1
a244 1
#define	MII_STR_QUALSEMI_QS6612	"QS6612 10/100 media interface"
d248 1
a248 1
#define	MII_STR_REALTEK_RTL8201L	"RTL8201L 10/100 media interface"
d250 1
a250 1
#define	MII_STR_xxREALTEK_RTL8169S	"RTL8169S/8110S media interface"
d254 1
a254 1
#define	MII_STR_xxSEEQ_80220	"Seeq 80220 10/100 media interface"
d256 1
a256 1
#define	MII_STR_xxSEEQ_84220	"Seeq 84220 10/100 media interface"
d260 1
a260 1
#define	MII_STR_xxSIS_900	"SiS 900 10/100 media interface"
d264 1
a264 1
#define	MII_STR_xxTI_TLAN10T	"ThunderLAN 10baseT media interface"
d266 1
a266 1
#define	MII_STR_xxTI_100VGPMI	"ThunderLAN 100VG-AnyLan media interface"
d268 1
a268 1
#define	MII_STR_xxTI_TNETE2101	"TNETE2101 media interface"
d272 1
a272 1
#define	MII_STR_TSC_78Q2120	"78Q2120 10/100 media interface"
d274 1
a274 1
#define	MII_STR_TSC_78Q2121	"78Q2121 100baseTX media interface"
d278 1
a278 1
#define	MII_STR_XAQTI_XMACII	"XaQti Corp. XMAC II Gigabit interface"
@


1.47
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.44 2004/10/01 19:05:19 brad Exp 
d159 2
d163 2
a164 2
#define	MII_MODEL_xxDAVICOM_DM9101	0x0000
#define	MII_STR_xxDAVICOM_DM9101	"DM9101 10/100 media interface"
@


1.46
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.43 2004/08/10 04:31:12 brad Exp 
d139 2
@


1.45
log
@add MII_MODEL_AMD_79C875phy
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.42 2004/08/06 09:57:16 pefo Exp 
d124 1
a124 1
#define	MII_STR_xxBROADCOM_BCM5400	"BCM5400 1000baseTX PHY"
d126 1
a126 1
#define	MII_STR_xxBROADCOM_BCM5401	"BCM5401 10/100/1000baseTX PHY"
d128 1
a128 1
#define	MII_STR_xxBROADCOM_BCM5411	"BCM5411 10/100/1000baseTX PHY"
d130 1
a130 1
#define	MII_STR_xxBROADCOM_BCM5421S	"BCM5421S 10/100/1000baseTX PHY"
d132 1
a132 1
#define	MII_STR_xxBROADCOM_BCM5701	"BCM5701 10/100/1000baseTX PHY"
d134 1
a134 1
#define	MII_STR_xxBROADCOM_BCM5703	"BCM5703 10/100/1000baseTX PHY"
d136 1
a136 1
#define	MII_STR_xxBROADCOM_BCM5704	"BCM5704 10/100/1000baseTX PHY"
d138 1
a138 1
#define	MII_STR_xxBROADCOM_BCM5705	"BCM5705 10/100/1000baseTX PHY"
d140 1
a140 1
#define	MII_STR_BROADCOM_BCM5400	"BCM5400 1000baseTX PHY"
d142 1
a142 1
#define	MII_STR_BROADCOM_BCM5401	"BCM5401 1000baseTX PHY"
d144 1
a144 1
#define	MII_STR_BROADCOM_BCM5411	"BCM5411 1000baseTX PHY"
d272 1
a272 1
#define	MII_STR_XAQTI_XMACII	"XaQti Corp. XMAC II gigabit interface"
@


1.44
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.41 2004/06/05 05:42:08 pvalchev Exp 
d113 2
@


1.43
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.40 2004/04/15 08:45:04 mickey Exp 
d66 1
d96 3
d237 6
@


1.42
log
@Fix tree breakage. We are not ready for RealTek PHYs, so back out that
addition, leaving only desired Broadcom PHY additions.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.39 2003/10/05 03:24:24 krw Exp 
d64 1
d225 4
@


1.41
log
@Misc. PHYs: more Broadcom, some RealTek.

The Broadcom devices are needed for the bge sync being attempted.

From FreeBSD. As were the pcidevs committed earlier.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.38 2003/10/05 02:30:18 krw Exp 
a64 1
#define	MII_OUI_REALTEK	0x000020	/* RealTek Semiconductor */
a93 3
/* This is the oui of the gigE PHY in the RealTek 81695/8110S chips */
#define	MII_OUI_xxREALTEK	0x000732	/*  */

a227 6

/* RealTek Semiconductor PHYs */
#define	MII_MODEL_REALTEK_RTL8201L	0x0020
#define	MII_STR_REALTEK_RTL8201L	"Realtek 10/100 media interface"
#define	MII_MODEL_xxREALTEK_RTL8169S	0x0011
#define	MII_STR_xxREALTEK_RTL8169S	"Realtek 10/100/1000 media interface"
@


1.40
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.37 2003/08/12 19:42:37 mickey Exp 
d65 1
d95 3
d132 4
d150 2
d232 6
@


1.39
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.36 2003/05/14 05:16:58 nate Exp 
d112 2
@


1.38
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.35 2003/05/14 03:25:45 nate Exp 
d156 2
@


1.37
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.34 2003/05/14 03:09:35 nate Exp 
d158 2
@


1.36
log
@Regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.33 2003/02/19 10:12:55 miod Exp 
d158 2
@


1.35
log
@support for 3C905B internal PHY; markus@@ ok.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.32 2003/02/13 05:49:58 fgsch Exp 
d174 2
@


1.34
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.31 2002/11/20 14:14:21 nate Exp 
d132 2
@


1.33
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.30 2002/04/08 20:54:09 nate Exp 
d124 2
@


1.32
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.29 2002/04/02 17:22:32 drahn Exp 
d122 2
@


1.31
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.28 2002/04/02 14:48:34 lebel Exp 
d120 2
@


1.30
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.27 2002/04/02 13:04:44 nate Exp 
d150 2
@


1.29
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.26 2001/12/15 02:41:33 deraadt Exp 
d97 2
d147 7
a153 1
#define	MII_STR_MARVELL_E1000	"Marvell Semiconductor 88E1000* Gigabit"
@


1.29.2.1
log
@Sync UBC branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.29 2001/12/15 02:41:38 deraadt Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.30 2002/04/08 20:54:09 nate Exp 
a96 2
#define	MII_OUI_xxMARVELL	0x000ac2	/* Marvell Semiconductor */

a117 4
#define	MII_MODEL_xxBROADCOM_BCM5421S	0x000e
#define	MII_STR_xxBROADCOM_BCM5421S	"BCM5421S 10/100/1000baseTX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5701	0x0011
#define	MII_STR_xxBROADCOM_BCM5701	"BCM5701 10/100/1000baseTX PHY"
d145 1
a145 9
#define	MII_STR_MARVELL_E1000	"Marvell 88E1000* Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_3	0x0003
#define	MII_STR_MARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_6	0x0006
#define	MII_STR_MARVELL_E1000_6	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_3	0x0003
#define	MII_STR_xxMARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_5	0x0005
#define	MII_STR_xxMARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
@


1.29.2.2
log
@sync
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.36 2003/05/14 05:16:58 nate Exp 
a123 2
#define	MII_MODEL_xxBROADCOM_BCM5703	0x0016
#define	MII_STR_xxBROADCOM_BCM5703	"BCM5703 10/100/1000baseTX PHY"
a129 2
#define	MII_MODEL_BROADCOM_3C905B	0x0012
#define	MII_STR_BROADCOM_3C905B	"Broadcom 3C905B internal PHY"
a151 2
#define	MII_MODEL_MARVELL_E1011	0x0002
#define	MII_STR_MARVELL_E1011	"Marvell 88E1011 Gigabit PHY"
a153 4
#define	MII_MODEL_MARVELL_E1000_4	0x0004
#define	MII_STR_MARVELL_E1000_4	"Marvell 88E1000S Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_5	0x0005
#define	MII_STR_MARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
a169 2
#define	MII_MODEL_xxICS_1893	0x0004
#define	MII_STR_xxICS_1893	"ICS1893 10/100 media interface"
@


1.28
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.25 2001/12/14 22:06:46 jason Exp 
d89 1
d172 2
@


1.27
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.24 2001/11/13 16:49:22 jason Exp 
d135 6
@


1.26
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.23 2001/10/05 00:08:51 nate Exp 
d131 2
@


1.25
log
@regen
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.21 2001/06/01 19:47:13 deraadt Exp 
a110 4
#define	MII_MODEL_BROADCOM_3C905C	0x0017
#define	MII_STR_BROADCOM_3C905C	"Broadcom 3C905C internal PHY"
#define	MII_MODEL_BROADCOM_BCM5201	0x0021
#define	MII_STR_BROADCOM_BCM5201	"BCM5201 10/100 media interface"
d113 4
d123 2
d127 2
@


1.24
log
@sync
@
text
@d52 1
@


1.23
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.20 2001/05/30 21:42:04 deraadt Exp 
d122 2
@


1.22
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.19 2001/05/11 18:08:55 nate Exp 
d138 2
@


1.21
log
@and again.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.18 2001/04/13 00:25:02 mjacob Exp 
d166 4
@


1.20
log
@Add support for the Marvell PHY that's on the Intel GigE cards.
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.17 2001/04/11 05:45:58 deraadt Exp 
@


1.19
log
@sync
@
text
@d57 1
d126 4
@


1.18
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.16 2001/04/11 04:41:42 jason Exp 
d115 6
@


1.17
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.15 2001/03/12 01:01:06 jason Exp 
d153 2
@


1.16
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.14 2001/02/18 20:56:43 jason Exp 
d133 4
@


1.15
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.13 2000/08/28 13:22:09 jason Exp 
d52 1
d70 1
d103 4
@


1.14
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.12 2000/08/28 04:55:10 jason Exp 
d66 1
d80 1
a80 1
#define	MII_OUI_XAQTI	0x00e0ae	/* XaQti Corp. */
@


1.13
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.11 2000/03/01 05:57:18 jason Exp 
d74 1
d79 1
d106 2
d170 4
@


1.12
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.10 2000/02/16 05:04:25 jason Exp 
d102 2
@


1.11
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.9 2000/01/09 01:15:16 jason Exp 
d53 1
d98 4
@


1.11.2.1
log
@Merge in recent code from the trunk
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.12 2000/02/16 05:05:03 jason Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.10 2000/02/16 05:04:25 jason Exp 
a52 1
#define	MII_OUI_BROADCOM	0x001018	/* Broadcom Corporation */
a96 4

/* Broadcom Corp. PHYs */
#define	MII_MODEL_BROADCOM_3C905C	0x0017
#define	MII_STR_BROADCOM_3C905C	"Broadcom 3C905C internal PHY"
@


1.11.2.2
log
@Sync with -current
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.11 2000/03/01 05:57:18 jason Exp 
a101 2
#define	MII_MODEL_BROADCOM_BCM5201	0x0021
#define	MII_STR_BROADCOM_BCM5201	"BCM5201 10/100 media interface"
@


1.11.2.3
log
@merge in approximately 2.9 into SMP branch
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.21 2001/04/13 00:42:09 brad Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.18 2001/04/13 00:25:02 mjacob Exp 
a51 1
#define	MII_OUI_ALTIMA	0x0010a9	/* Altima Communications */
a55 1
#define	MII_OUI_MARVELL	0x005043	/* Marvell Semiconductor */
a65 1
#define	MII_OUI_XAQTI	0x00e0ae	/* XaQti Corp. */
a67 1
#define	MII_OUI_xxALTIMA	0x000895	/* Altima Communications */
a73 1
#define	MII_OUI_xxBROADCOM	0x000818	/* Broadcom Corporation */
a77 1
#define	MII_OUI_xxXAQTI	0x350700	/* XaQti Corp. */
a98 4
/* Altima Communications PHYs */
#define	MII_MODEL_xxALTIMA_AC101	0x0021
#define	MII_STR_xxALTIMA_AC101	"AC101 10/100 media interface"

a103 8
#define	MII_MODEL_xxBROADCOM_BCM5400	0x0004
#define	MII_STR_xxBROADCOM_BCM5400	"BCM5400 1000baseTX PHY"
#define	MII_MODEL_BROADCOM_BCM5400	0x0004
#define	MII_STR_BROADCOM_BCM5400	"BCM5400 1000baseTX PHY"
#define	MII_MODEL_BROADCOM_BCM5401	0x0005
#define	MII_STR_BROADCOM_BCM5401	"BCM5401 1000baseTX PHY"
#define	MII_MODEL_BROADCOM_BCM5411	0x0007
#define	MII_STR_BROADCOM_BCM5411	"BCM5411 1000baseTX PHY"
a108 4
/* Marvell Semiconductor PHYs */
#define	MII_MODEL_MARVELL_E1000	0x0000
#define	MII_STR_MARVELL_E1000	"Marvell Semiconductor 88E1000* Gigabit"

a121 4
#define	MII_MODEL_INTEL_I82562EM	0x0032
#define	MII_STR_INTEL_I82562EM	"i82562EM 10/100 media interface"
#define	MII_MODEL_INTEL_I82562ET	0x0033
#define	MII_STR_INTEL_I82562ET	"i82562ET 10/100 media interface"
a137 2
#define	MII_MODEL_NATSEMI_DP83815	0x0002
#define	MII_STR_NATSEMI_DP83815	"DP83815 10/100 integrated"
a165 4

/* XaQti Corp. PHYs */
#define	MII_MODEL_XAQTI_XMACII	0x0000
#define	MII_STR_XAQTI_XMACII	"XaQti Corp. XMAC II gigabit interface"
@


1.11.2.4
log
@Merge in -current from two days ago in the SMP branch.
As usual with merges, they do not indicate progress, so do not hold
your breath for working SMP, and do not mail me and ask about the
state of it.  It has not changed.  There is work ongoing, but very, very
slowly.  The commit is done in parts as to not lock up the tree in too
big chunks at a time.
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.11.2.3 2001/05/14 22:25:25 niklas Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.21 2001/06/01 19:47:13 deraadt Exp 
a121 2
#define	MII_MODEL_BROADCOM_BCM5221	0x001e
#define	MII_STR_BROADCOM_BCM5221	"BCM5221 100baseTX PHY"
a137 2
#define	MII_MODEL_xxICS_1892	0x0003
#define	MII_STR_xxICS_1892	"ICS1892 10/100 media interface"
a165 4
#define	MII_MODEL_NATSEMI_DP83891	0x0005
#define	MII_STR_NATSEMI_DP83891	"DP83891 10/100/1000 media interface"
#define	MII_MODEL_NATSEMI_DP83861	0x0006
#define	MII_STR_NATSEMI_DP83861	"DP83861 10/100/1000 media interface"
@


1.11.2.5
log
@Sync the SMP branch to something just after 3.0
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.11.2.4 2001/07/04 10:41:43 niklas Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.23 2001/10/05 00:08:51 nate Exp 
a51 1
#define	MII_OUI_3COM	0x00105a	/* 3com */
d110 4
a115 4
#define	MII_MODEL_xxBROADCOM_BCM5401	0x0005
#define	MII_STR_xxBROADCOM_BCM5401	"BCM5401 10/100/1000baseTX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5411	0x0007
#define	MII_STR_xxBROADCOM_BCM5411	"BCM5411 10/100/1000baseTX PHY"
a121 2
#define	MII_MODEL_BROADCOM_3C905C	0x0017
#define	MII_STR_BROADCOM_3C905C	"Broadcom 3C905C internal PHY"
a123 2
#define	MII_MODEL_BROADCOM_BCM5201	0x0021
#define	MII_STR_BROADCOM_BCM5201	"BCM5201 10/100 media interface"
@


1.11.2.6
log
@Merge in -current
@
text
@d1 1
a1 1
/*	$OpenBSD: miidevs.h,v 1.11.2.5 2001/10/31 03:22:44 nate Exp $	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.24 2001/11/13 16:49:22 jason Exp 
a130 2
#define	MII_MODEL_DAVICOM_DM9102	0x0004
#define	MII_STR_DAVICOM_DM9102	"DM9102 10/100 media interface"
@


1.11.2.7
log
@Merge in trunk
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d7 1
a7 1
 *	OpenBSD: miidevs,v 1.26 2001/12/15 02:41:33 deraadt Exp 
a88 1
#define	MII_OUI_xxLEVEL1a	0x0004de	/* Level 1 */
a135 6
/* Enable Semiconductor PHYs */
#define	MII_MODEL_ENABLESEMI_88E1000	0x0005
#define	MII_STR_ENABLESEMI_88E1000	"Enable 88E1000"
#define	MII_MODEL_ENABLESEMI_88E1000S	0x0004
#define	MII_STR_ENABLESEMI_88E1000S	"Enable 88E1000S"

a164 2
#define	MII_MODEL_xxLEVEL1a_LXT971	0x000e
#define	MII_STR_xxLEVEL1a_LXT971	"LXT971 10/100 media interface"
@


1.11.2.8
log
@Sync the SMP branch with 3.3
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.33 2003/02/19 10:12:55 miod Exp 
a96 2
#define	MII_OUI_xxMARVELL	0x000ac2	/* Marvell Semiconductor */

a117 6
#define	MII_MODEL_xxBROADCOM_BCM5421S	0x000e
#define	MII_STR_xxBROADCOM_BCM5421S	"BCM5421S 10/100/1000baseTX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5701	0x0011
#define	MII_STR_xxBROADCOM_BCM5701	"BCM5701 10/100/1000baseTX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5703	0x0016
#define	MII_STR_xxBROADCOM_BCM5703	"BCM5703 10/100/1000baseTX PHY"
a123 2
#define	MII_MODEL_BROADCOM_3C905B	0x0012
#define	MII_STR_BROADCOM_3C905B	"Broadcom 3C905B internal PHY"
d145 1
a145 9
#define	MII_STR_MARVELL_E1000	"Marvell 88E1000* Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_3	0x0003
#define	MII_STR_MARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_6	0x0006
#define	MII_STR_MARVELL_E1000_6	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_3	0x0003
#define	MII_STR_xxMARVELL_E1000_3	"Marvell 88E1000 Gigabit PHY"
#define	MII_MODEL_xxMARVELL_E1000_5	0x0005
#define	MII_STR_xxMARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
a155 2
#define	MII_MODEL_xxICS_1893	0x0004
#define	MII_STR_xxICS_1893	"ICS1893 10/100 media interface"
@


1.11.2.9
log
@merge the trunk so we will get the genfs and locking fixes
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.36 2003/05/14 05:16:58 nate Exp 
a155 2
#define	MII_MODEL_MARVELL_E1011	0x0002
#define	MII_STR_MARVELL_E1011	"Marvell 88E1011 Gigabit PHY"
a157 4
#define	MII_MODEL_MARVELL_E1000_4	0x0004
#define	MII_STR_MARVELL_E1000_4	"Marvell 88E1000S Gigabit PHY"
#define	MII_MODEL_MARVELL_E1000_5	0x0005
#define	MII_STR_MARVELL_E1000_5	"Marvell 88E1000 Gigabit PHY"
@


1.11.2.10
log
@Merge of current from two weeks agointo the SMP branch
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.39 2003/10/05 03:24:24 krw Exp 
a111 2
#define	MII_MODEL_xxALTIMA_AC101L	0x0012
#define	MII_STR_xxALTIMA_AC101L	"AC101L 10/100 media interface"
a125 4
#define	MII_MODEL_xxBROADCOM_BCM5704	0x0019
#define	MII_STR_xxBROADCOM_BCM5704	"BCM5704 10/100/1000baseTX PHY"
#define	MII_MODEL_xxBROADCOM_BCM5705	0x001a
#define	MII_STR_xxBROADCOM_BCM5705	"BCM5705 10/100/1000baseTX PHY"
a139 2
#define	MII_MODEL_BROADCOM_BCM4401_0x0036	BCM4401
#define	MII_STR_BROADCOM_BCM4401_0x0036	"10/100baseTX PHY"
@


1.11.2.11
log
@Merge with the trunk
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.41 2004/06/05 05:42:08 pvalchev Exp 
a63 1
#define	MII_OUI_PLESSEY	0x046b40	/* Plessey Semiconductor */
a64 1
#define	MII_OUI_REALTEK	0x000020	/* Realtek Semiconductor */
a93 3
/* This is the OUI of the gigE PHY in the RealTek 8169S/8110S chips */
#define	MII_OUI_xxREALTEK	0x000732	/* Realtek Semiconductor */

a224 4
/* Plessey Semiconductor PHYs */
#define	MII_MODEL_PLESSEY_NWK914	0x0000
#define	MII_STR_PLESSEY_NWK914	"NWK914 10/100 media interface"

a227 6

/* Realtek Semiconductor PHYs */
#define	MII_MODEL_REALTEK_RTL8201L	0x0020
#define	MII_STR_REALTEK_RTL8201L	"RTL8201L 10/100 media interface"
#define	MII_MODEL_xxREALTEK_RTL8169S	0x0011
#define	MII_STR_xxREALTEK_RTL8169S	"RTL8169S/8110S media interface"
@


1.10
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.8 1999/12/10 20:47:26 jason Exp 
d85 3
d101 4
@


1.9
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.7 1999/12/07 22:01:31 jason Exp 
d144 2
@


1.8
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.6 1999/10/12 16:55:34 jason Exp 
d52 4
a55 3
#define	MII_OUI_AMD	0x00606e	/* Advanced Micro Devices */
#define	MII_OUI_DAVICOM	0x006040	/* Davicom Semiconductor */
#define	MII_OUI_ICS	0x00057d	/* Integrated Circuit Systems */
d57 1
a57 2
#define	MII_OUI_INTEL_ALT	0x00f800	/* Intel (alt) */
#define	MII_OUI_LEVEL1	0x1e0400	/* Level 1 */
d61 23
a83 3
#define	MII_OUI_SEEQ	0x0005be	/* Seeq */
#define	MII_OUI_SIS	0x000760	/* Silicon Integrated Systems */
#define	MII_OUI_TI	0x100014	/* Texas Instruments */
d90 4
a93 2
#define	MII_MODEL_AMD_79C873	0x0000
#define	MII_STR_AMD_79C873	"Am79C873 10/100 media interface"
d96 2
a97 2
#define	MII_MODEL_DAVICOM_DM9101	0x0000
#define	MII_STR_DAVICOM_DM9101	"DM9101 10/100 media interface"
d100 2
a101 2
#define	MII_MODEL_ICS_1890	0x0002
#define	MII_STR_ICS_1890	"ICS1890 10/100 media interface"
d104 2
a109 2
#define	MII_MODEL_INTEL_ALT_I82553	0x0000
#define	MII_STR_INTEL_ALT_I82553	"i82553 10/100 media interface"
d112 2
a113 2
#define	MII_MODEL_LEVEL1_LXT970	0x0000
#define	MII_STR_LEVEL1_LXT970	"LXT970 10/100 media interface"
d130 4
a133 4
#define	MII_MODEL_SEEQ_80220	0x0003
#define	MII_STR_SEEQ_80220	"Seeq 80220 10/100 media interface"
#define	MII_MODEL_SEEQ_84220	0x0004
#define	MII_STR_SEEQ_84220	"Seeq 84220 10/100 media interface"
d136 2
a137 2
#define	MII_MODEL_SIS_900	0x0000
#define	MII_STR_SIS_900	"SiS 900 10/100 media interface"
d140 10
a149 4
#define	MII_MODEL_TI_TLAN10T	0x0001
#define	MII_STR_TI_TLAN10T	"ThunderLAN 10baseT media interface"
#define	MII_MODEL_TI_100VGPMI	0x0002
#define	MII_STR_TI_100VGPMI	"ThunderLAN 100VG-AnyLan media interface"
@


1.7
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.5 1999/05/07 21:37:45 jason Exp 
d56 1
d84 4
@


1.6
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.4 1999/02/08 13:29:04 jason Exp 
d61 1
d107 4
@


1.5
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.3 1998/12/24 01:30:08 jason Exp 
d53 1
d70 4
@


1.4
log
@sync (again)
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.2 1998/11/11 03:39:41 jason Exp 
d56 1
d81 4
@


1.3
log
@sync
@
text
@@


1.2
log
@sync
@
text
@d7 1
a7 1
 *	OpenBSD: miidevs,v 1.1 1998/09/10 17:17:33 jason Exp 
d9 1
a9 1
/* $NetBSD: miidevs,v 1.1 1998/08/10 23:55:17 thorpej Exp $ */
d52 1
d65 4
d94 2
@


1.1
log
@OpenBSD gets sys/dev/mii layer from NetBSD
@
text
@d7 1
a7 1
 *	OpenBSD
@

