

================================================================
== Vivado HLS Report for 'acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit'
================================================================
* Date:           Mon May 13 02:32:55 2019

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        soc_proj_hls_deneme_1_dec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  605|  605|  605|  605|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  584|  584|         2|          -|          -|   292|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (!exitcond)
23 --> 
	22  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: state_addr_1 [1/1] 0.00ns
:6  %state_addr_1 = getelementptr [293 x i8]* %state, i64 0, i64 235

ST_1: state_load [2/2] 2.39ns
:7  %state_load = load i8* %state_addr_1, align 1


 <State 2>: 2.39ns
ST_2: state_load [1/2] 2.39ns
:7  %state_load = load i8* %state_addr_1, align 1

ST_2: state_addr_2 [1/1] 0.00ns
:8  %state_addr_2 = getelementptr [293 x i8]* %state, i64 0, i64 230

ST_2: state_load_1 [2/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1


 <State 3>: 2.39ns
ST_3: state_load_1 [1/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1

ST_3: state_addr_3 [1/1] 0.00ns
:10  %state_addr_3 = getelementptr [293 x i8]* %state, i64 0, i64 289

ST_3: state_load_2 [2/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1


 <State 4>: 2.39ns
ST_4: state_load_2 [1/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1

ST_4: state_addr_4 [1/1] 0.00ns
:15  %state_addr_4 = getelementptr [293 x i8]* %state, i64 0, i64 196

ST_4: state_load_3 [2/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1


 <State 5>: 2.39ns
ST_5: state_load_3 [1/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1

ST_5: tmp_24 [1/1] 0.00ns
:17  %tmp_24 = trunc i8 %state_load_3 to i1

ST_5: state_addr_5 [1/1] 0.00ns
:18  %state_addr_5 = getelementptr [293 x i8]* %state, i64 0, i64 193

ST_5: state_load_4 [2/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1


 <State 6>: 5.13ns
ST_6: tmp1 [1/1] 1.37ns
:12  %tmp1 = xor i8 %state_load, %state_load_2

ST_6: tmp_s [1/1] 1.37ns
:13  %tmp_s = xor i8 %tmp1, %state_load_1

ST_6: state_load_4 [1/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1

ST_6: tmp2 [1/1] 1.37ns
:20  %tmp2 = xor i8 %state_load_1, %state_load_4

ST_6: x_assign_1 [1/1] 1.37ns
:21  %x_assign_1 = xor i8 %tmp2, %state_load_3

ST_6: state_addr_6 [1/1] 0.00ns
:23  %state_addr_6 = getelementptr [293 x i8]* %state, i64 0, i64 160

ST_6: state_load_5 [2/2] 2.39ns
:24  %state_load_5 = load i8* %state_addr_6, align 1


 <State 7>: 2.39ns
ST_7: state_load_5 [1/2] 2.39ns
:24  %state_load_5 = load i8* %state_addr_6, align 1

ST_7: state_addr_7 [1/1] 0.00ns
:25  %state_addr_7 = getelementptr [293 x i8]* %state, i64 0, i64 154

ST_7: state_load_6 [2/2] 2.39ns
:26  %state_load_6 = load i8* %state_addr_7, align 1


 <State 8>: 2.39ns
ST_8: state_load_6 [1/2] 2.39ns
:26  %state_load_6 = load i8* %state_addr_7, align 1

ST_8: state_addr_8 [1/1] 0.00ns
:30  %state_addr_8 = getelementptr [293 x i8]* %state, i64 0, i64 111

ST_8: state_load_7 [2/2] 2.39ns
:31  %state_load_7 = load i8* %state_addr_8, align 1


 <State 9>: 2.39ns
ST_9: state_load_7 [1/2] 2.39ns
:31  %state_load_7 = load i8* %state_addr_8, align 1

ST_9: state_addr_9 [1/1] 0.00ns
:32  %state_addr_9 = getelementptr [293 x i8]* %state, i64 0, i64 107

ST_9: state_load_8 [2/2] 2.39ns
:33  %state_load_8 = load i8* %state_addr_9, align 1


 <State 10>: 2.39ns
ST_10: state_load_8 [1/2] 2.39ns
:33  %state_load_8 = load i8* %state_addr_9, align 1

ST_10: state_addr_10 [1/1] 0.00ns
:37  %state_addr_10 = getelementptr [293 x i8]* %state, i64 0, i64 66

ST_10: state_load_9 [2/2] 2.39ns
:38  %state_load_9 = load i8* %state_addr_10, align 1


 <State 11>: 2.39ns
ST_11: state_load_9 [1/2] 2.39ns
:38  %state_load_9 = load i8* %state_addr_10, align 1

ST_11: state_addr_11 [1/1] 0.00ns
:39  %state_addr_11 = getelementptr [293 x i8]* %state, i64 0, i64 61

ST_11: state_load_10 [2/2] 2.39ns
:40  %state_load_10 = load i8* %state_addr_11, align 1


 <State 12>: 5.13ns
ST_12: tmp3 [1/1] 1.37ns
:27  %tmp3 = xor i8 %state_load_4, %state_load_6

ST_12: tmp4 [1/1] 1.37ns
:34  %tmp4 = xor i8 %state_load_6, %state_load_8

ST_12: tmp_3 [1/1] 1.37ns
:35  %tmp_3 = xor i8 %tmp4, %state_load_7

ST_12: state_load_10 [1/2] 2.39ns
:40  %state_load_10 = load i8* %state_addr_11, align 1

ST_12: tmp5 [1/1] 1.37ns
:41  %tmp5 = xor i8 %state_load_8, %state_load_10

ST_12: tmp_5 [1/1] 1.37ns
:42  %tmp_5 = xor i8 %tmp5, %state_load_9

ST_12: state_addr_12 [1/1] 0.00ns
:44  %state_addr_12 = getelementptr [293 x i8]* %state, i64 0, i64 23

ST_12: state_load_11 [2/2] 2.39ns
:45  %state_load_11 = load i8* %state_addr_12, align 1

ST_12: tmp_i9_i_i [1/1] 1.37ns
:55  %tmp_i9_i_i = and i8 %state_load_7, %x_assign_1

ST_12: tmp_4_i_i_i [1/1] 1.37ns
:56  %tmp_4_i_i_i = xor i8 %x_assign_1, 1

ST_12: tmp_5_i_i_i [1/1] 1.37ns
:57  %tmp_5_i_i_i = and i8 %tmp_4_i_i_i, %state_load_9

ST_12: tmp7 [1/1] 1.37ns
:60  %tmp7 = xor i8 %tmp_i9_i_i, %tmp_5_i_i_i


 <State 13>: 2.39ns
ST_13: state_addr [1/1] 0.00ns
:5  %state_addr = getelementptr [293 x i8]* %state, i64 0, i64 0

ST_13: state_load_11 [1/2] 2.39ns
:45  %state_load_11 = load i8* %state_addr_12, align 1

ST_13: state_load_12 [2/2] 2.39ns
:46  %state_load_12 = load i8* %state_addr, align 1


 <State 14>: 3.76ns
ST_14: state_load_12 [1/2] 2.39ns
:46  %state_load_12 = load i8* %state_addr, align 1

ST_14: tmp6 [1/1] 1.37ns
:47  %tmp6 = xor i8 %state_load_10, %state_load_12

ST_14: state_addr_16 [1/1] 0.00ns
:50  %state_addr_16 = getelementptr [293 x i8]* %state, i64 0, i64 12

ST_14: state_load_14 [2/2] 2.39ns
:51  %state_load_14 = load i8* %state_addr_16, align 1


 <State 15>: 8.22ns
ST_15: z_assign [1/1] 1.37ns
:28  %z_assign = xor i8 %tmp3, %state_load_5

ST_15: y_assign [1/1] 1.37ns
:48  %y_assign = xor i8 %tmp6, %state_load_11

ST_15: state_load_14 [1/2] 2.39ns
:51  %state_load_14 = load i8* %state_addr_16, align 1

ST_15: tmp_i_i_i [1/1] 1.37ns
:52  %tmp_i_i_i = xor i8 %z_assign, %y_assign

ST_15: tmp_1_i_i_i [1/1] 1.37ns
:53  %tmp_1_i_i_i = and i8 %tmp_i_i_i, %state_load

ST_15: tmp_2_i_i_i [1/1] 1.37ns
:54  %tmp_2_i_i_i = and i8 %z_assign, %y_assign

ST_15: tmp [1/1] 1.37ns
:58  %tmp = xor i8 %tmp_1_i_i_i, %state_load_14

ST_15: tmp9 [1/1] 1.37ns
:59  %tmp9 = xor i8 %tmp, %tmp_2_i_i_i

ST_15: tmp8 [1/1] 1.37ns
:61  %tmp8 = xor i8 %tmp7, %tmp_3

ST_15: tmp_i_i [1/1] 1.37ns
:62  %tmp_i_i = xor i8 %tmp8, %tmp9

ST_15: tmp_25 [1/1] 0.00ns
:63  %tmp_25 = trunc i8 %tmp_i_i to i1

ST_15: state_addr_17 [1/1] 0.00ns
:64  %state_addr_17 = getelementptr [293 x i8]* %state, i64 0, i64 244

ST_15: state_load_15 [2/2] 2.39ns
:65  %state_load_15 = load i8* %state_addr_17, align 1


 <State 16>: 3.76ns
ST_16: stg_93 [1/1] 2.39ns
:14  store i8 %tmp_s, i8* %state_addr_3, align 1

ST_16: state_load_15 [1/2] 2.39ns
:65  %state_load_15 = load i8* %state_addr_17, align 1

ST_16: tmp_i_i_2 [1/1] 1.37ns
:66  %tmp_i_i_2 = xor i8 %state_load_5, %state_load_11

ST_16: tmp_1_i_i [1/1] 1.37ns
:67  %tmp_1_i_i = and i8 %tmp_i_i_2, %state_load_15

ST_16: tmp_2_i_i [1/1] 1.37ns
:68  %tmp_2_i_i = and i8 %state_load_5, %state_load_11


 <State 17>: 2.39ns
ST_17: stg_98 [1/1] 2.39ns
:22  store i8 %x_assign_1, i8* %state_addr_2, align 1


 <State 18>: 2.39ns
ST_18: stg_99 [1/1] 2.39ns
:29  store i8 %z_assign, i8* %state_addr_5, align 1


 <State 19>: 2.39ns
ST_19: stg_100 [1/1] 2.39ns
:36  store i8 %tmp_3, i8* %state_addr_7, align 1


 <State 20>: 2.39ns
ST_20: stg_101 [1/1] 2.39ns
:43  store i8 %tmp_5, i8* %state_addr_9, align 1


 <State 21>: 2.65ns
ST_21: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([293 x i8]* %state, [1 x i8]* @str4, [7 x i8]* @str3, [1 x i8]* @str4, i32 -1, [1 x i8]* @str4, [1 x i8]* @str4, [1 x i8]* @str4)

ST_21: cb_read [1/1] 1.28ns
:1  %cb_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %cb)

ST_21: ca_read [1/1] 1.28ns
:2  %ca_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ca)

ST_21: ciphertextbit_read [1/1] 1.28ns
:3  %ciphertextbit_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ciphertextbit)

ST_21: ciphertextbit_cast [1/1] 0.00ns
:4  %ciphertextbit_cast = zext i1 %ciphertextbit_read to i8

ST_21: stg_107 [1/1] 2.39ns
:49  store i8 %y_assign, i8* %state_addr_11, align 1

ST_21: tmp_1_i [1/1] 1.37ns
:69  %tmp_1_i = and i1 %tmp_24, %ca_read

ST_21: tmp_2_i [1/1] 1.37ns
:70  %tmp_2_i = and i1 %tmp_25, %cb_read

ST_21: stg_110 [1/1] 1.57ns
:71  br label %1


 <State 22>: 7.87ns
ST_22: j [1/1] 0.00ns
:0  %j = phi i9 [ 0, %0 ], [ %j_1, %2 ]

ST_22: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %j, -220

ST_22: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 292, i64 292, i64 292)

ST_22: j_1 [1/1] 1.84ns
:3  %j_1 = add i9 %j, 1

ST_22: stg_115 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_22: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i9 %j_1 to i64

ST_22: state_addr_14 [1/1] 0.00ns
:1  %state_addr_14 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_6

ST_22: state_load_13 [2/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_22: tmp10 [1/1] 1.37ns
:0  %tmp10 = xor i8 %tmp_i_i, %ciphertextbit_cast

ST_22: tmp11 [1/1] 1.37ns
:1  %tmp11 = xor i1 %tmp_2_i, %tmp_1_i

ST_22: tmp15_cast [1/1] 0.00ns
:2  %tmp15_cast = zext i1 %tmp11 to i8

ST_22: tmp12 [1/1] 1.37ns
:3  %tmp12 = xor i8 %tmp15_cast, %tmp10

ST_22: tmp13 [1/1] 1.37ns
:4  %tmp13 = xor i8 %tmp_2_i_i, %tmp_1_i_i

ST_22: tmp14 [1/1] 1.37ns
:5  %tmp14 = xor i8 %state_load_12, 1

ST_22: tmp15 [1/1] 1.37ns
:6  %tmp15 = xor i8 %tmp14, %tmp_5

ST_22: tmp16 [1/1] 1.37ns
:7  %tmp16 = xor i8 %tmp15, %tmp13

ST_22: tmp_4 [1/1] 1.37ns
:8  %tmp_4 = xor i8 %tmp16, %tmp12

ST_22: state_addr_13 [1/1] 0.00ns
:9  %state_addr_13 = getelementptr [293 x i8]* %state, i64 0, i64 292

ST_22: stg_129 [1/1] 2.39ns
:10  store i8 %tmp_4, i8* %state_addr_13, align 1

ST_22: stg_130 [1/1] 0.00ns
:11  ret void


 <State 23>: 4.78ns
ST_23: state_load_13 [1/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_23: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = zext i9 %j to i64

ST_23: state_addr_15 [1/1] 0.00ns
:4  %state_addr_15 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_7

ST_23: stg_134 [1/1] 2.39ns
:5  store i8 %state_load_13, i8* %state_addr_15, align 1

ST_23: stg_135 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
