
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.977543                       # Number of seconds simulated
sim_ticks                                1977542763500                       # Number of ticks simulated
final_tick                               1977542763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 356306                       # Simulator instruction rate (inst/s)
host_op_rate                                   624471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1409220169                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823992                       # Number of bytes of host memory used
host_seconds                                  1403.29                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       337496480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337532864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42306016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42306016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10546765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10547902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1322063                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1322063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          170664567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170682966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21393224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21393224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21393224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         170664567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192076190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10547902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1322063                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10547902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1322063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              673588416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1477312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76607424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337532864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42306016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  23083                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125052                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9191921                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            690115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            648039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            666657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            646616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           649210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           666084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           665636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75238                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1977542450500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10547902                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1322063                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10524819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6070525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.580049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.011744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.237844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2262888     37.28%     37.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3577421     58.93%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85520      1.41%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26537      0.44%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15578      0.26%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10505      0.17%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11382      0.19%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9046      0.15%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71648      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6070525                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.362107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.057912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    212.949009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60362     83.37%     83.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6224      8.60%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5171      7.14%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          260      0.36%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          152      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           75      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           60      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           31      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           25      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            9      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.509590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52712     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              963      1.33%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18625     25.72%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72404                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 163500595500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            360840951750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52624095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15534.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34284.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       340.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5141432                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  509852                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     166600.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23009555520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12554817000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             41073988800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3965889600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         129163051680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1071609090930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         246513894750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1527890288280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.623073                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 403595193500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66034280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1507912916500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22883613480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12486098625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41019591600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3790612080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         129163051680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1060383542850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         256360866750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1526087377065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.711378                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 419685831500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66034280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1491816351000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3955085527                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3955085527                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          19136744                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.902459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274674082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19137768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.352462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         603911500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.902459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1194385168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1194385168                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    203351016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203351016                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71323066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71323066                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274674082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274674082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274674082                       # number of overall hits
system.cpu.dcache.overall_hits::total       274674082                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17982274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17982274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1155494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1155494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19137768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19137768                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19137768                       # number of overall misses
system.cpu.dcache.overall_misses::total      19137768                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 979579675500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 979579675500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45914235500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45914235500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1025493911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1025493911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1025493911000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1025493911000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065136                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54474.738595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54474.738595                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39735.589713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39735.589713                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53584.823005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53584.823005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53584.823005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53584.823005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4853600                       # number of writebacks
system.cpu.dcache.writebacks::total           4853600                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17982274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17982274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19137768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19137768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19137768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19137768                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 961597401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 961597401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44758741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44758741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1006356143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1006356143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1006356143000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1006356143000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53474.738595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53474.738595                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38735.589713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38735.589713                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52584.823005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52584.823005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52584.823005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52584.823005                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1079.724567                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677316808                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1138                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          595181.729350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1079.724567                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.263605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.263605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.277832                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544706                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677316808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677316808                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677316808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677316808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677316808                       # number of overall hits
system.cpu.icache.overall_hits::total       677316808                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1138                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1138                       # number of overall misses
system.cpu.icache.overall_misses::total          1138                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90347500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90347500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90347500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90347500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90347500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90347500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79391.476274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79391.476274                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79391.476274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79391.476274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79391.476274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79391.476274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1138                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1138                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89209500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89209500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78391.476274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78391.476274                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78391.476274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78391.476274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78391.476274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78391.476274                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10583850                       # number of replacements
system.l2.tags.tagsinuse                 32463.574499                       # Cycle average of tags in use
system.l2.tags.total_refs                    26174050                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10616526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.465406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1613082829500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6057.453509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.950131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26403.170859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.184859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.805761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990710                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997192                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50047669                       # Number of tag accesses
system.l2.tags.data_accesses                 50047669                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4853600                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4853600                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data             697040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                697040                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7893963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7893963                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8591003                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8591004                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              8591003                       # number of overall hits
system.l2.overall_hits::total                 8591004                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           458454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458454                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1137                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10088311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10088311                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1137                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10546765                       # number of demand (read+write) misses
system.l2.demand_misses::total               10547902                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1137                       # number of overall misses
system.l2.overall_misses::cpu.data           10546765                       # number of overall misses
system.l2.overall_misses::total              10547902                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35706580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35706580500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87491000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 851737378000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 851737378000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  887443958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     887531449500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87491000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 887443958500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    887531449500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4853600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4853600                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     17982274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17982274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1138                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19137768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19138906                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1138                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19137768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19138906                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.396760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396760                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999121                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.561014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561014                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.551097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551124                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.551097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551124                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77884.761612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77884.761612                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76948.988566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76948.988566                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84428.144414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84428.144414                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76948.988566                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84143.712171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84142.936624                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76948.988566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84143.712171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84142.936624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1322063                       # number of writebacks
system.l2.writebacks::total                   1322063                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       328110                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        328110                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       458454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458454                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1137                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10088311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10088311                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10546765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10547902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10546765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10547902                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31122040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31122040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     76121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 750854268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 750854268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     76121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 781976308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 782052429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     76121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 781976308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 782052429500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.396760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.561014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.561014                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.551097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.551124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.551097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.551124                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67884.761612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67884.761612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66948.988566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66948.988566                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74428.144414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74428.144414                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66948.988566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74143.712171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74142.936624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66948.988566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74143.712171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74142.936624                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10089448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1322063                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9191921                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458454                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10089448                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31609788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31609788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31609788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    379838880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    379838880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               379838880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          21061886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21061886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21061886                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23719676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36430204250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38275650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19136744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         397976                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       397976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          17983412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6175663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23544930                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17982274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57412279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57414555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    767723776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              767760192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10583850                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         29722756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29324779     98.66%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 397977      1.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29722756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21564625000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19137768000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
