{
  "module_name": "armada_hw.h",
  "hash_id": "949484c48e5f65bddbf6f1ecdac2cb0dba639aea1d3dda10d137ffb78d3980f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/armada/armada_hw.h",
  "human_readable_source": " \n \n#ifndef ARMADA_HW_H\n#define ARMADA_HW_H\n\n \nenum {\n\tLCD_SPU_ADV_REG\t\t\t= 0x0084,\t \n\tLCD_SPU_DMA_START_ADDR_Y0\t= 0x00c0,\n\tLCD_SPU_DMA_START_ADDR_U0\t= 0x00c4,\n\tLCD_SPU_DMA_START_ADDR_V0\t= 0x00c8,\n\tLCD_CFG_DMA_START_ADDR_0\t= 0x00cc,\n\tLCD_SPU_DMA_START_ADDR_Y1\t= 0x00d0,\n\tLCD_SPU_DMA_START_ADDR_U1\t= 0x00d4,\n\tLCD_SPU_DMA_START_ADDR_V1\t= 0x00d8,\n\tLCD_CFG_DMA_START_ADDR_1\t= 0x00dc,\n\tLCD_SPU_DMA_PITCH_YC\t\t= 0x00e0,\n\tLCD_SPU_DMA_PITCH_UV\t\t= 0x00e4,\n\tLCD_SPU_DMA_OVSA_HPXL_VLN\t= 0x00e8,\n\tLCD_SPU_DMA_HPXL_VLN\t\t= 0x00ec,\n\tLCD_SPU_DZM_HPXL_VLN\t\t= 0x00f0,\n\tLCD_CFG_GRA_START_ADDR0\t\t= 0x00f4,\n\tLCD_CFG_GRA_START_ADDR1\t\t= 0x00f8,\n\tLCD_CFG_GRA_PITCH\t\t= 0x00fc,\n\tLCD_SPU_GRA_OVSA_HPXL_VLN\t= 0x0100,\n\tLCD_SPU_GRA_HPXL_VLN\t\t= 0x0104,\n\tLCD_SPU_GZM_HPXL_VLN\t\t= 0x0108,\n\tLCD_SPU_HWC_OVSA_HPXL_VLN\t= 0x010c,\n\tLCD_SPU_HWC_HPXL_VLN\t\t= 0x0110,\n\tLCD_SPUT_V_H_TOTAL\t\t= 0x0114,\n\tLCD_SPU_V_H_ACTIVE\t\t= 0x0118,\n\tLCD_SPU_H_PORCH\t\t\t= 0x011c,\n\tLCD_SPU_V_PORCH\t\t\t= 0x0120,\n\tLCD_SPU_BLANKCOLOR\t\t= 0x0124,\n\tLCD_SPU_ALPHA_COLOR1\t\t= 0x0128,\n\tLCD_SPU_ALPHA_COLOR2\t\t= 0x012c,\n\tLCD_SPU_COLORKEY_Y\t\t= 0x0130,\n\tLCD_SPU_COLORKEY_U\t\t= 0x0134,\n\tLCD_SPU_COLORKEY_V\t\t= 0x0138,\n\tLCD_CFG_RDREG4F\t\t\t= 0x013c,\t \n\tLCD_SPU_SPI_RXDATA\t\t= 0x0140,\n\tLCD_SPU_ISA_RXDATA\t\t= 0x0144,\n\tLCD_SPU_HWC_RDDAT\t\t= 0x0158,\n\tLCD_SPU_GAMMA_RDDAT\t\t= 0x015c,\n\tLCD_SPU_PALETTE_RDDAT\t\t= 0x0160,\n\tLCD_SPU_IOPAD_IN\t\t= 0x0178,\n\tLCD_CFG_RDREG5F\t\t\t= 0x017c,\n\tLCD_SPU_SPI_CTRL\t\t= 0x0180,\n\tLCD_SPU_SPI_TXDATA\t\t= 0x0184,\n\tLCD_SPU_SMPN_CTRL\t\t= 0x0188,\n\tLCD_SPU_DMA_CTRL0\t\t= 0x0190,\n\tLCD_SPU_DMA_CTRL1\t\t= 0x0194,\n\tLCD_SPU_SRAM_CTRL\t\t= 0x0198,\n\tLCD_SPU_SRAM_WRDAT\t\t= 0x019c,\n\tLCD_SPU_SRAM_PARA0\t\t= 0x01a0,\t \n\tLCD_SPU_SRAM_PARA1\t\t= 0x01a4,\n\tLCD_CFG_SCLK_DIV\t\t= 0x01a8,\n\tLCD_SPU_CONTRAST\t\t= 0x01ac,\n\tLCD_SPU_SATURATION\t\t= 0x01b0,\n\tLCD_SPU_CBSH_HUE\t\t= 0x01b4,\n\tLCD_SPU_DUMB_CTRL\t\t= 0x01b8,\n\tLCD_SPU_IOPAD_CONTROL\t\t= 0x01bc,\n\tLCD_SPU_IRQ_ENA\t\t\t= 0x01c0,\n\tLCD_SPU_IRQ_ISR\t\t\t= 0x01c4,\n};\n\n \nenum {\n\tADV_VSYNC_L_OFF\t= 0xfff << 20,\n\tADV_GRACOLORKEY\t= 1 << 19,\n\tADV_VIDCOLORKEY\t= 1 << 18,\n\tADV_HWC32BLEND\t= 1 << 15,\n\tADV_HWC32ARGB\t= 1 << 14,\n\tADV_HWC32ENABLE\t= 1 << 13,\n\tADV_VSYNCOFFEN\t= 1 << 12,\n\tADV_VSYNC_H_OFF\t= 0xfff << 0,\n};\n\n \nenum {\n\tCFG_SRAM_WAIT\t= BIT(11),\n\tCFG_SMPN_FASTTX\t= BIT(10),\n\tCFG_DMA_ARB\t= BIT(9),\n\tCFG_DMA_WM_EN\t= BIT(8),\n\tCFG_DMA_WM_MASK\t= 0xff,\n#define CFG_DMA_WM(x)\t((x) & CFG_DMA_WM_MASK)\n};\n\nenum {\n\tCFG_565\t\t= 0,\n\tCFG_1555\t= 1,\n\tCFG_888PACK\t= 2,\n\tCFG_X888\t= 3,\n\tCFG_8888\t= 4,\n\tCFG_422PACK\t= 5,\n\tCFG_422\t\t= 6,\n\tCFG_420\t\t= 7,\n\tCFG_PSEUDO4\t= 9,\n\tCFG_PSEUDO8\t= 10,\n\tCFG_SWAPRB\t= 1 << 4,\n\tCFG_SWAPUV\t= 1 << 3,\n\tCFG_SWAPYU\t= 1 << 2,\n\tCFG_YUV2RGB\t= 1 << 1,\n};\n\n \nenum {\n\tCFG_NOBLENDING\t= 1 << 31,\n\tCFG_GAMMA_ENA\t= 1 << 30,\n\tCFG_CBSH_ENA\t= 1 << 29,\n\tCFG_PALETTE_ENA\t= 1 << 28,\n\tCFG_ARBFAST_ENA\t= 1 << 27,\n\tCFG_HWC_1BITMOD\t= 1 << 26,\n\tCFG_HWC_1BITENA\t= 1 << 25,\n\tCFG_HWC_ENA\t= 1 << 24,\n\tCFG_DMAFORMAT\t= 0xf << 20,\n#define\tCFG_DMA_FMT(x)\t((x) << 20)\n\tCFG_GRAFORMAT\t= 0xf << 16,\n#define\tCFG_GRA_FMT(x)\t((x) << 16)\n#define CFG_GRA_MOD(x)\t((x) << 8)\n\tCFG_GRA_FTOGGLE\t= 1 << 15,\n\tCFG_GRA_HSMOOTH\t= 1 << 14,\n\tCFG_GRA_TSTMODE\t= 1 << 13,\n\tCFG_GRA_ENA\t= 1 << 8,\n#define CFG_DMA_MOD(x)\t((x) << 0)\n\tCFG_DMA_FTOGGLE\t= 1 << 7,\n\tCFG_DMA_HSMOOTH\t= 1 << 6,\n\tCFG_DMA_TSTMODE\t= 1 << 5,\n\tCFG_DMA_ENA\t= 1 << 0,\n};\n\nenum {\n\tCKMODE_DISABLE\t= 0,\n\tCKMODE_Y\t= 1,\n\tCKMODE_U\t= 2,\n\tCKMODE_RGB\t= 3,\n\tCKMODE_V\t= 4,\n\tCKMODE_R\t= 5,\n\tCKMODE_G\t= 6,\n\tCKMODE_B\t= 7,\n};\n\n \nenum {\n\tCFG_FRAME_TRIG\t\t= 1 << 31,\n\tCFG_VSYNC_INV\t\t= 1 << 27,\n\tCFG_CKMODE_MASK\t\t= 0x7 << 24,\n#define CFG_CKMODE(x)\t\t((x) << 24)\n\tCFG_CARRY\t\t= 1 << 23,\n\tCFG_GATED_CLK\t\t= 1 << 21,\n\tCFG_PWRDN_ENA\t\t= 1 << 20,\n\tCFG_DSCALE_MASK\t\t= 0x3 << 18,\n\tCFG_DSCALE_NONE\t\t= 0x0 << 18,\n\tCFG_DSCALE_HALF\t\t= 0x1 << 18,\n\tCFG_DSCALE_QUAR\t\t= 0x2 << 18,\n\tCFG_ALPHAM_MASK\t\t= 0x3 << 16,\n\tCFG_ALPHAM_VIDEO\t= 0x0 << 16,\n\tCFG_ALPHAM_GRA\t\t= 0x1 << 16,\n\tCFG_ALPHAM_CFG\t\t= 0x2 << 16,\n\tCFG_ALPHA_MASK\t\t= 0xff << 8,\n#define CFG_ALPHA(x)\t\t((x) << 8)\n\tCFG_PIXCMD_MASK\t\t= 0xff,\n};\n\n \nenum {\n\tSRAM_READ\t= 0 << 14,\n\tSRAM_WRITE\t= 2 << 14,\n\tSRAM_INIT\t= 3 << 14,\n\tSRAM_GAMMA_YR\t= 0x0 << 8,\n\tSRAM_GAMMA_UG\t= 0x1 << 8,\n\tSRAM_GAMMA_VB\t= 0x2 << 8,\n\tSRAM_PALETTE\t= 0x3 << 8,\n\tSRAM_HWC32_RAM1\t= 0xc << 8,\n\tSRAM_HWC32_RAM2\t= 0xd << 8,\n\tSRAM_HWC32_RAMR\t= SRAM_HWC32_RAM1,\n\tSRAM_HWC32_RAMG\t= SRAM_HWC32_RAM2,\n\tSRAM_HWC32_RAMB\t= 0xe << 8,\n\tSRAM_HWC32_TRAN\t= 0xf << 8,\n\tSRAM_HWC\t= 0xf << 8,\n};\n\n \nenum {\n\tCFG_CSB_256x32\t= 1 << 15,\t \n\tCFG_CSB_256x24\t= 1 << 14,\t \n\tCFG_CSB_256x8\t= 1 << 13,\t \n\tCFG_PDWN1920x32\t= 1 << 8,\t \n\tCFG_PDWN256x32\t= 1 << 7,\t \n\tCFG_PDWN256x24\t= 1 << 6,\t \n\tCFG_PDWN256x8\t= 1 << 5,\t \n\tCFG_PDWNHWC\t= 1 << 4,\t \n\tCFG_PDWN32x32\t= 1 << 3,\t \n\tCFG_PDWN16x66\t= 1 << 2,\t \n\tCFG_PDWN32x66\t= 1 << 1,\t \n\tCFG_PDWN64x66\t= 1 << 0,\t \n};\n\n \nenum {\n\t \n\tSCLK_510_AXI\t\t= 0x0 << 30,\n\tSCLK_510_EXTCLK0\t= 0x1 << 30,\n\tSCLK_510_PLL\t\t= 0x2 << 30,\n\tSCLK_510_EXTCLK1\t= 0x3 << 30,\n\tSCLK_510_DIV_CHANGE\t= 1 << 29,\n\tSCLK_510_FRAC_DIV_MASK\t= 0xfff << 16,\n\tSCLK_510_INT_DIV_MASK\t= 0xffff << 0,\n\n\t \n\tSCLK_16X_AHB\t\t= 0x0 << 28,\n\tSCLK_16X_PCLK\t\t= 0x1 << 28,\n\tSCLK_16X_AXI\t\t= 0x4 << 28,\n\tSCLK_16X_PLL\t\t= 0x8 << 28,\n\tSCLK_16X_FRAC_DIV_MASK\t= 0xfff << 16,\n\tSCLK_16X_INT_DIV_MASK\t= 0xffff << 0,\n};\n\n \nenum {\n\tDUMB16_RGB565_0\t= 0x0 << 28,\n\tDUMB16_RGB565_1\t= 0x1 << 28,\n\tDUMB18_RGB666_0\t= 0x2 << 28,\n\tDUMB18_RGB666_1\t= 0x3 << 28,\n\tDUMB12_RGB444_0\t= 0x4 << 28,\n\tDUMB12_RGB444_1\t= 0x5 << 28,\n\tDUMB24_RGB888_0\t= 0x6 << 28,\n\tDUMB_BLANK\t= 0x7 << 28,\n\tDUMB_MASK\t= 0xf << 28,\n\tCFG_BIAS_OUT\t= 1 << 8,\n\tCFG_REV_RGB\t= 1 << 7,\n\tCFG_INV_CBLANK\t= 1 << 6,\n\tCFG_INV_CSYNC\t= 1 << 5,\t \n\tCFG_INV_HENA\t= 1 << 4,\n\tCFG_INV_VSYNC\t= 1 << 3,\t \n\tCFG_INV_HSYNC\t= 1 << 2,\t \n\tCFG_INV_PCLK\t= 1 << 1,\n\tCFG_DUMB_ENA\t= 1 << 0,\n};\n\n \nenum {\n\tCFG_VSCALE_LN_EN\t= 3 << 18,\n\tCFG_GRA_VM_ENA\t\t= 1 << 15,\n\tCFG_DMA_VM_ENA\t\t= 1 << 13,\n\tCFG_CMD_VM_ENA\t\t= 1 << 11,\n\tCFG_CSC_MASK\t\t= 3 << 8,\n\tCFG_CSC_YUV_CCIR709\t= 1 << 9,\n\tCFG_CSC_YUV_CCIR601\t= 0 << 9,\n\tCFG_CSC_RGB_STUDIO\t= 1 << 8,\n\tCFG_CSC_RGB_COMPUTER\t= 0 << 8,\n\tCFG_IOPAD_MASK\t\t= 0xf << 0,\n\tCFG_IOPAD_DUMB24\t= 0x0 << 0,\n\tCFG_IOPAD_DUMB18SPI\t= 0x1 << 0,\n\tCFG_IOPAD_DUMB18GPIO\t= 0x2 << 0,\n\tCFG_IOPAD_DUMB16SPI\t= 0x3 << 0,\n\tCFG_IOPAD_DUMB16GPIO\t= 0x4 << 0,\n\tCFG_IOPAD_DUMB12GPIO\t= 0x5 << 0,\n\tCFG_IOPAD_SMART18\t= 0x6 << 0,\n\tCFG_IOPAD_SMART16\t= 0x7 << 0,\n\tCFG_IOPAD_SMART8\t= 0x8 << 0,\n};\n\n#define IOPAD_DUMB24                0x0\n\n \nenum {\n\tDMA_FRAME_IRQ0_ENA\t= 1 << 31,\n\tDMA_FRAME_IRQ1_ENA\t= 1 << 30,\n\tDMA_FRAME_IRQ_ENA\t= DMA_FRAME_IRQ0_ENA | DMA_FRAME_IRQ1_ENA,\n\tDMA_FF_UNDERFLOW_ENA\t= 1 << 29,\n\tGRA_FRAME_IRQ0_ENA\t= 1 << 27,\n\tGRA_FRAME_IRQ1_ENA\t= 1 << 26,\n\tGRA_FRAME_IRQ_ENA\t= GRA_FRAME_IRQ0_ENA | GRA_FRAME_IRQ1_ENA,\n\tGRA_FF_UNDERFLOW_ENA\t= 1 << 25,\n\tVSYNC_IRQ_ENA\t\t= 1 << 23,\n\tDUMB_FRAMEDONE_ENA\t= 1 << 22,\n\tTWC_FRAMEDONE_ENA\t= 1 << 21,\n\tHWC_FRAMEDONE_ENA\t= 1 << 20,\n\tSLV_IRQ_ENA\t\t= 1 << 19,\n\tSPI_IRQ_ENA\t\t= 1 << 18,\n\tPWRDN_IRQ_ENA\t\t= 1 << 17,\n\tERR_IRQ_ENA\t\t= 1 << 16,\n\tCLEAN_SPU_IRQ_ISR\t= 0xffff,\n};\n\n \nenum {\n\tDMA_FRAME_IRQ0\t\t= 1 << 31,\n\tDMA_FRAME_IRQ1\t\t= 1 << 30,\n\tDMA_FRAME_IRQ\t\t= DMA_FRAME_IRQ0 | DMA_FRAME_IRQ1,\n\tDMA_FF_UNDERFLOW\t= 1 << 29,\n\tGRA_FRAME_IRQ0\t\t= 1 << 27,\n\tGRA_FRAME_IRQ1\t\t= 1 << 26,\n\tGRA_FRAME_IRQ\t\t= GRA_FRAME_IRQ0 | GRA_FRAME_IRQ1,\n\tGRA_FF_UNDERFLOW\t= 1 << 25,\n\tVSYNC_IRQ\t\t= 1 << 23,\n\tDUMB_FRAMEDONE\t\t= 1 << 22,\n\tTWC_FRAMEDONE\t\t= 1 << 21,\n\tHWC_FRAMEDONE\t\t= 1 << 20,\n\tSLV_IRQ\t\t\t= 1 << 19,\n\tSPI_IRQ\t\t\t= 1 << 18,\n\tPWRDN_IRQ\t\t= 1 << 17,\n\tERR_IRQ\t\t\t= 1 << 16,\n\tDMA_FRAME_IRQ0_LEVEL\t= 1 << 15,\n\tDMA_FRAME_IRQ1_LEVEL\t= 1 << 14,\n\tDMA_FRAME_CNT_ISR\t= 3 << 12,\n\tGRA_FRAME_IRQ0_LEVEL\t= 1 << 11,\n\tGRA_FRAME_IRQ1_LEVEL\t= 1 << 10,\n\tGRA_FRAME_CNT_ISR\t= 3 << 8,\n\tVSYNC_IRQ_LEVEL\t\t= 1 << 7,\n\tDUMB_FRAMEDONE_LEVEL\t= 1 << 6,\n\tTWC_FRAMEDONE_LEVEL\t= 1 << 5,\n\tHWC_FRAMEDONE_LEVEL\t= 1 << 4,\n\tSLV_FF_EMPTY\t\t= 1 << 3,\n\tDMA_FF_ALLEMPTY\t\t= 1 << 2,\n\tGRA_FF_ALLEMPTY\t\t= 1 << 1,\n\tPWRDN_IRQ_LEVEL\t\t= 1 << 0,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}