Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Test"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProjectEP3\DividerForNumber.vf" into library work
Parsing module <CD4RE_HXILINX_DividerForNumber>.
Parsing module <FTC_HXILINX_DividerForNumber>.
Parsing module <DividerForNumber>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProjectEP3\DividerFor7segment.vf" into library work
Parsing module <CB4RE_HXILINX_DividerFor7segment>.
Parsing module <DividerFor7segment>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProjectEP3\SvnEnable.vf" into library work
Parsing module <SvnEnable>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProjectEP3\Increase.vf" into library work
Parsing module <CD4RE_HXILINX_Increase>.
Parsing module <FTC_HXILINX_Increase>.
Parsing module <CB2RE_HXILINX_Increase>.
Parsing module <M4_1E_HXILINX_Increase>.
Parsing module <D2_4E_HXILINX_Increase>.
Parsing module <CB4RE_HXILINX_Increase>.
Parsing module <M2_1_HXILINX_Increase>.
Parsing module <CB2CE_HXILINX_Increase>.
Parsing module <DividerForNumber_MUSER_Increase>.
Parsing module <DividerFor7segment_MUSER_Increase>.
Parsing module <Increase>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" into library work
Parsing module <CD4RE_HXILINX_Test>.
Parsing module <FTC_HXILINX_Test>.
Parsing module <CB2RE_HXILINX_Test>.
Parsing module <M4_1E_HXILINX_Test>.
Parsing module <D2_4E_HXILINX_Test>.
Parsing module <CB4RE_HXILINX_Test>.
Parsing module <M2_1_HXILINX_Test>.
Parsing module <CB2CE_HXILINX_Test>.
Parsing module <DividerForNumber_MUSER_Test>.
Parsing module <DividerFor7segment_MUSER_Test>.
Parsing module <Increase_MUSER_Test>.
Parsing module <SvnEnable_MUSER_Test>.
Parsing module <Test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Test>.

Elaborating module <SvnEnable_MUSER_Test>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <XNOR2>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <OR2B1>.

Elaborating module <AND4B1>.

Elaborating module <AND4B2>.

Elaborating module <AND2B1>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <Increase_MUSER_Test>.

Elaborating module <CD4RE_HXILINX_Test>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <D2_4E_HXILINX_Test>.

Elaborating module <M4_1E_HXILINX_Test>.

Elaborating module <CB2RE_HXILINX_Test>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" Line 115: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <DividerFor7segment_MUSER_Test>.

Elaborating module <CB4RE_HXILINX_Test>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" Line 217: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FDR>.

Elaborating module <DividerForNumber_MUSER_Test>.

Elaborating module <FTC_HXILINX_Test>.

Elaborating module <CB2CE_HXILINX_Test>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" Line 269: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <M2_1_HXILINX_Test>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Set property "CLOCK_DEDICATED_ROUTE = FALSE" for signal <P45>.
    Set property "CLOCK_DEDICATED_ROUTE = FALSE" for signal <Slide_SW>.
    Summary:
	no macro.
Unit <Test> synthesized.

Synthesizing Unit <SvnEnable_MUSER_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Summary:
	no macro.
Unit <SvnEnable_MUSER_Test> synthesized.

Synthesizing Unit <Increase_MUSER_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Set property "HU_SET = XLXI_1_71" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_72" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_73" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_74" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_75" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_16_0_79" for instance <XLXI_16_0>.
    Set property "HU_SET = XLXI_16_1_78" for instance <XLXI_16_1>.
    Set property "HU_SET = XLXI_16_2_77" for instance <XLXI_16_2>.
    Set property "HU_SET = XLXI_16_3_76" for instance <XLXI_16_3>.
    Set property "HU_SET = XLXI_18_80" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_19_82" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_34_81" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_48_83" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_50_84" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_51_85" for instance <XLXI_51>.
    Set property "HU_SET = XLXI_52_86" for instance <XLXI_52>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 534: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 534: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 544: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 544: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 554: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 554: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 564: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 564: Output port <TC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 618: Output port <CEO> of the instance <XLXI_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 618: Output port <TC> of the instance <XLXI_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 644: Output port <CEO> of the instance <XLXI_34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 644: Output port <TC> of the instance <XLXI_34> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Increase_MUSER_Test> synthesized.

Synthesizing Unit <CD4RE_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_18_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4RE_HXILINX_Test> synthesized.

Synthesizing Unit <D2_4E_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_Test> synthesized.

Synthesizing Unit <M4_1E_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 145.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_Test> synthesized.

Synthesizing Unit <CB2RE_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_21_o_add_1_OUT> created at line 115.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2RE_HXILINX_Test> synthesized.

Synthesizing Unit <DividerFor7segment_MUSER_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Set property "HU_SET = XLXI_1_66" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_67" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_68" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_69" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_70" for instance <XLXI_14>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 415: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 415: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 415: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 415: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 415: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 425: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 425: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 425: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 425: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 425: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 435: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 435: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 435: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 435: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 435: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 445: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 445: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 445: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 445: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 445: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 469: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 469: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 469: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 469: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 469: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DividerFor7segment_MUSER_Test> synthesized.

Synthesizing Unit <CB4RE_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_23_o_add_1_OUT> created at line 217.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4RE_HXILINX_Test> synthesized.

Synthesizing Unit <DividerForNumber_MUSER_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Set property "HU_SET = XLXI_1_58" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_59" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_60" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_61" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_11_62" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_13_63" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_15_64" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_65" for instance <XLXI_16>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 301: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 301: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 301: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 301: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 301: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 311: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 311: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 311: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 311: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 311: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 321: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 321: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 321: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 321: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 321: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 331: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 331: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 331: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 331: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 331: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 351: Output port <CEO> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 351: Output port <Q0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 351: Output port <Q1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 351: Output port <Q2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 351: Output port <Q3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 363: Output port <CEO> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 363: Output port <Q0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 363: Output port <Q1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 363: Output port <Q2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 363: Output port <Q3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 375: Output port <CEO> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 375: Output port <Q0> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 375: Output port <Q1> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 375: Output port <Q3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf" line 375: Output port <TC> of the instance <XLXI_15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DividerForNumber_MUSER_Test> synthesized.

Synthesizing Unit <FTC_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Test> synthesized.

Synthesizing Unit <CB2CE_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_27_o_add_0_OUT> created at line 269.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_Test> synthesized.

Synthesizing Unit <M2_1_HXILINX_Test>.
    Related source file is "D:\work\2D\Digital\lab\TestProjectEP3\Test.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_Test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 2
 4-bit adder                                           : 16
# Registers                                            : 20
 1-bit register                                        : 3
 2-bit register                                        : 1
 4-bit register                                        : 16
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 93
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2RE_HXILINX_Test>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2RE_HXILINX_Test> synthesized (advanced).

Synthesizing (advanced) Unit <CB4RE_HXILINX_Test>.
The following registers are absorbed into counter <Q0_Q1_Q2_Q3>: 1 register on signal <Q0_Q1_Q2_Q3>.
Unit <CB4RE_HXILINX_Test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Counters                                             : 6
 2-bit up counter                                      : 1
 4-bit up counter                                      : 5
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 89
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Test> ...

Optimizing unit <SvnEnable_MUSER_Test> ...

Optimizing unit <XLXI_52> ...

Optimizing unit <XLXI_51> ...

Optimizing unit <XLXI_50> ...

Optimizing unit <XLXI_48> ...

Optimizing unit <Increase_MUSER_Test> ...

Optimizing unit <CB4RE_HXILINX_Test> ...

Optimizing unit <CD4RE_HXILINX_Test> ...

Optimizing unit <FTC_HXILINX_Test> ...

Optimizing unit <D2_4E_HXILINX_Test> ...

Optimizing unit <CB2CE_HXILINX_Test> ...

Optimizing unit <CB2RE_HXILINX_Test> ...

Optimizing unit <M4_1E_HXILINX_Test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 179
#      AND2                        : 17
#      AND2B1                      : 7
#      AND3                        : 4
#      AND4B1                      : 1
#      AND4B2                      : 1
#      GND                         : 1
#      INV                         : 48
#      LUT2                        : 15
#      LUT3                        : 31
#      LUT4                        : 27
#      LUT6                        : 4
#      OR2                         : 9
#      OR2B1                       : 1
#      OR3                         : 5
#      OR4                         : 1
#      VCC                         : 1
#      XNOR2                       : 4
#      XOR2                        : 2
# FlipFlops/Latches                : 70
#      FDCE                        : 3
#      FDR                         : 1
#      FDRE                        : 66
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              70  out of  11440     0%  
 Number of Slice LUTs:                  125  out of   5720     2%  
    Number used as Logic:               125  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:     125  out of    195    64%  
   Number with an unused LUT:            70  out of    195    35%  
   Number of fully used LUT-FF pairs:     0  out of    195     0%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    102    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)                         | Load  |
---------------------------------------------------------------+-----------------------------------------------+-------+
XLXI_29/XLXI_24/XLXI_14/TC(XLXI_29/XLXI_24/XLXI_14/TC1:O)      | NONE(*)(XLXI_29/XLXI_24/XLXI_9)               | 1     |
P123                                                           | BUFGP                                         | 8     |
XLXI_29/XLXI_24/XLXI_1/TC(XLXI_29/XLXI_24/XLXI_1/TC1:O)        | NONE(*)(XLXI_29/XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3) | 4     |
XLXI_29/XLXI_24/XLXI_2/TC(XLXI_29/XLXI_24/XLXI_2/TC1:O)        | NONE(*)(XLXI_29/XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3) | 4     |
XLXI_29/XLXI_24/XLXI_3/TC(XLXI_29/XLXI_24/XLXI_3/TC1:O)        | NONE(*)(XLXI_29/XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3) | 4     |
XLXI_29/XLXI_24/XLXI_4/TC(XLXI_29/XLXI_24/XLXI_4/TC1:O)        | NONE(*)(XLXI_29/XLXI_24/XLXI_14/Q0_Q1_Q2_Q3_3)| 4     |
XLXI_29/XLXI_28/XLXI_1/TC(XLXI_29/XLXI_28/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_29/XLXI_28/XLXI_4/Q0)            | 4     |
XLXI_29/XLXI_28/XLXI_4/TC(XLXI_29/XLXI_28/XLXI_4/Mmux_TC11:O)  | NONE(*)(XLXI_29/XLXI_28/XLXI_2/Q0)            | 4     |
XLXI_29/XLXI_28/XLXI_2/TC(XLXI_29/XLXI_28/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_29/XLXI_28/XLXI_3/Q0)            | 4     |
XLXI_29/XLXI_28/XLXI_3/TC(XLXI_29/XLXI_28/XLXI_3/Mmux_TC11:O)  | NONE(*)(XLXI_29/XLXI_28/XLXI_11/Q0)           | 4     |
XLXI_29/XLXI_28/XLXI_11/TC(XLXI_29/XLXI_28/XLXI_11/Mmux_TC11:O)| NONE(*)(XLXI_29/XLXI_28/XLXI_13/Q0)           | 4     |
XLXI_29/XLXI_28/XLXI_13/TC(XLXI_29/XLXI_28/XLXI_13/Mmux_TC11:O)| NONE(*)(XLXI_29/XLXI_28/XLXI_15/Q0)           | 4     |
XLXI_29/Add(XLXI_29/XLXI_27:O)                                 | NONE(*)(XLXI_29/XLXI_4/Q0)                    | 16    |
XLXI_29/XLXI_28/XLXI_15/Q2                                     | NONE(XLXI_29/XLXI_28/XLXI_16/Q)               | 1     |
P45                                                            | BUFGP                                         | 2     |
XLXI_29/XLXN_230                                               | NONE(XLXI_29/XLXI_18/Q0_Q1_1)                 | 2     |
---------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.346ns (Maximum Frequency: 426.239MHz)
   Minimum input arrival time before clock: 3.609ns
   Maximum output required time after clock: 12.372ns
   Maximum combinational path delay: 7.645ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_24/XLXI_14/TC'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_9 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_9 (FF)
  Source Clock:      XLXI_29/XLXI_24/XLXI_14/TC falling
  Destination Clock: XLXI_29/XLXI_24/XLXI_14/TC falling

  Data Path: XLXI_29/XLXI_24/XLXI_9 to XLXI_29/XLXI_24/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  XLXI_29/XLXI_24/XLXI_9 (XLXI_29/XLXN_230)
     INV:I->O              1   0.568   0.579  XLXI_29/XLXI_24/XLXI_11 (XLXI_29/XLXI_24/XLXN_16)
     FDR:D                     0.102          XLXI_29/XLXI_24/XLXI_9
    ----------------------------------------
    Total                      2.346ns (1.117ns logic, 1.229ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'P123'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_1/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_1/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      P123 rising
  Destination Clock: P123 rising

  Data Path: XLXI_29/XLXI_24/XLXI_1/Q0_Q1_Q2_Q3_3 to XLXI_29/XLXI_24/XLXI_1/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_24/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_29/XLXI_24/XLXI_1/TC falling
  Destination Clock: XLXI_29/XLXI_24/XLXI_1/TC falling

  Data Path: XLXI_29/XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 to XLXI_29/XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_24/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_29/XLXI_24/XLXI_2/TC falling
  Destination Clock: XLXI_29/XLXI_24/XLXI_2/TC falling

  Data Path: XLXI_29/XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 to XLXI_29/XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_24/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_29/XLXI_24/XLXI_3/TC falling
  Destination Clock: XLXI_29/XLXI_24/XLXI_3/TC falling

  Data Path: XLXI_29/XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 to XLXI_29/XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_24/XLXI_4/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_24/XLXI_14/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_29/XLXI_24/XLXI_14/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_29/XLXI_24/XLXI_4/TC falling
  Destination Clock: XLXI_29/XLXI_24/XLXI_4/TC falling

  Data Path: XLXI_29/XLXI_24/XLXI_14/Q0_Q1_Q2_Q3_3 to XLXI_29/XLXI_24/XLXI_14/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_4/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_4/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_1/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_1/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_4/Q0 to XLXI_29/XLXI_28/XLXI_4/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_4/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_2/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_4/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_4/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_2/Q0 to XLXI_29/XLXI_28/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_3/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_3/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_2/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_2/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_3/Q0 to XLXI_29/XLXI_28/XLXI_3/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_11/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_3/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_3/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_11/Q0 to XLXI_29/XLXI_28/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_11/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_13/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_13/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_11/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_11/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_13/Q0 to XLXI_29/XLXI_28/XLXI_13/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_13/TC'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_15/Q0 (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_13/TC falling
  Destination Clock: XLXI_29/XLXI_28/XLXI_13/TC falling

  Data Path: XLXI_29/XLXI_28/XLXI_15/Q0 to XLXI_29/XLXI_28/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/Add'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_4/Q0 (FF)
  Destination:       XLXI_29/XLXI_4/Q0 (FF)
  Source Clock:      XLXI_29/Add rising
  Destination Clock: XLXI_29/Add rising

  Data Path: XLXI_29/XLXI_4/Q0 to XLXI_29/XLXI_4/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_18_o_MUX_13_o11_INV_0 (Q3_GND_18_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXI_28/XLXI_15/Q2'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_28/XLXI_16/Q (FF)
  Destination:       XLXI_29/XLXI_28/XLXI_16/Q (FF)
  Source Clock:      XLXI_29/XLXI_28/XLXI_15/Q2 rising
  Destination Clock: XLXI_29/XLXI_28/XLXI_15/Q2 rising

  Data Path: XLXI_29/XLXI_28/XLXI_16/Q to XLXI_29/XLXI_28/XLXI_16/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_5_o1_INV_0 (Q_INV_5_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'P45'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_34/Q0 (FF)
  Destination:       XLXI_29/XLXI_34/Q0 (FF)
  Source Clock:      P45 rising
  Destination Clock: P45 rising

  Data Path: XLXI_29/XLXI_34/Q0 to XLXI_29/XLXI_34/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_27_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_27_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_29/XLXN_230'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_29/XLXI_18/Q0_Q1_1 (FF)
  Destination:       XLXI_29/XLXI_18/Q0_Q1_1 (FF)
  Source Clock:      XLXI_29/XLXN_230 rising
  Destination Clock: XLXI_29/XLXN_230 rising

  Data Path: XLXI_29/XLXI_18/Q0_Q1_1 to XLXI_29/XLXI_18/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.856  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_29/Add'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.465ns (Levels of Logic = 4)
  Source:            Slide_SW (PAD)
  Destination:       XLXI_29/XLXI_4/Q0 (FF)
  Destination Clock: XLXI_29/Add rising

  Data Path: Slide_SW to XLXI_29/XLXI_4/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.002  Slide_SW_IBUF (Slide_SW_IBUF)
     begin scope: 'XLXI_29/XLXI_14:E'
     LUT3:I0->O            5   0.205   0.714  Mmux_D011 (D0)
     end scope: 'XLXI_29/XLXI_14:D0'
     begin scope: 'XLXI_29/XLXI_1:CE'
     FDRE:CE                   0.322          Q0
    ----------------------------------------
    Total                      3.465ns (1.749ns logic, 1.716ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'P45'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.609ns (Levels of Logic = 3)
  Source:            Slide_SW (PAD)
  Destination:       XLXI_29/XLXI_34/Q0 (FF)
  Destination Clock: P45 rising

  Data Path: Slide_SW to XLXI_29/XLXI_34/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.773  Slide_SW_IBUF (Slide_SW_IBUF)
     INV:I->O              2   0.568   0.616  XLXI_29/XLXI_33 (XLXI_29/XLXN_181)
     begin scope: 'XLXI_29/XLXI_34:CLR'
     FDCE:CLR                  0.430          Q0
    ----------------------------------------
    Total                      3.609ns (2.220ns logic, 1.389ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'P45'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.812ns (Levels of Logic = 7)
  Source:            XLXI_29/XLXI_34/Q1 (FF)
  Destination:       com2 (PAD)
  Source Clock:      P45 rising

  Data Path: XLXI_29/XLXI_34/Q1 to com2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.943  Q1 (Q1)
     end scope: 'XLXI_29/XLXI_34:Q1'
     begin scope: 'XLXI_29/XLXI_14:A1'
     LUT3:I0->O            5   0.205   0.715  Mmux_D211 (D2)
     end scope: 'XLXI_29/XLXI_14:D2'
     begin scope: 'XLXI_29/XLXI_51:S0'
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_29/XLXI_51:O'
     INV:I->O              1   0.568   0.579  XLXI_29/XLXI_61 (com2_OBUF)
     OBUF:I->O                 2.571          com2_OBUF (com2)
    ----------------------------------------
    Total                      6.812ns (3.996ns logic, 2.816ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_29/XLXN_230'
  Total number of paths / destination ports: 138 / 11
-------------------------------------------------------------------------
Offset:              12.372ns (Levels of Logic = 10)
  Source:            XLXI_29/XLXI_18/Q0_Q1_1 (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_29/XLXN_230 rising

  Data Path: XLXI_29/XLXI_18/Q0_Q1_1 to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.221  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_29/XLXI_18:Q0'
     begin scope: 'XLXI_29/XLXI_16_1:S0'
     LUT6:I0->O           18   0.203   1.414  Mmux_O11 (O)
     end scope: 'XLXI_29/XLXI_16_1:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_12/XLXI_7 (XLXI_12/XLXN_7)
     OR2:I0->O             1   0.203   0.924  XLXI_12/XLXI_6 (XLXI_12/XLXN_5)
     AND2:I1->O            1   0.223   0.924  XLXI_12/XLXI_8 (XLXI_12/XLXN_46)
     OR2:I1->O             1   0.223   0.924  XLXI_12/XLXI_38 (XLXI_12/XLXN_48)
     AND2B1:I1->O          1   0.223   0.944  XLXI_12/XLXI_120 (XLXI_12/XLXN_253)
     AND2:I0->O            1   0.203   0.579  XLXI_12/XLXI_129 (P34_OBUF)
     OBUF:I->O                 2.571          P34_OBUF (P34)
    ----------------------------------------
    Total                     12.372ns (4.499ns logic, 7.873ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_29/Add'
  Total number of paths / destination ports: 260 / 7
-------------------------------------------------------------------------
Offset:              12.179ns (Levels of Logic = 10)
  Source:            XLXI_29/XLXI_4/Q1 (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_29/Add rising

  Data Path: XLXI_29/XLXI_4/Q1 to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  Q1 (Q1)
     end scope: 'XLXI_29/XLXI_4:Q1'
     begin scope: 'XLXI_29/XLXI_16_1:D3'
     LUT6:I1->O           18   0.203   1.414  Mmux_O11 (O)
     end scope: 'XLXI_29/XLXI_16_1:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_12/XLXI_7 (XLXI_12/XLXN_7)
     OR2:I0->O             1   0.203   0.924  XLXI_12/XLXI_6 (XLXI_12/XLXN_5)
     AND2:I1->O            1   0.223   0.924  XLXI_12/XLXI_8 (XLXI_12/XLXN_46)
     OR2:I1->O             1   0.223   0.924  XLXI_12/XLXI_38 (XLXI_12/XLXN_48)
     AND2B1:I1->O          1   0.223   0.944  XLXI_12/XLXI_120 (XLXI_12/XLXN_253)
     AND2:I0->O            1   0.203   0.579  XLXI_12/XLXI_129 (P34_OBUF)
     OBUF:I->O                 2.571          P34_OBUF (P34)
    ----------------------------------------
    Total                     12.179ns (4.499ns logic, 7.680ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               7.645ns (Levels of Logic = 7)
  Source:            Slide_SW (PAD)
  Destination:       com0 (PAD)

  Data Path: Slide_SW to com0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.002  Slide_SW_IBUF (Slide_SW_IBUF)
     begin scope: 'XLXI_29/XLXI_14:E'
     LUT3:I0->O            5   0.205   0.715  Mmux_D011 (D0)
     end scope: 'XLXI_29/XLXI_14:D0'
     begin scope: 'XLXI_29/XLXI_48:S0'
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_29/XLXI_48:O'
     INV:I->O              1   0.568   0.579  XLXI_29/XLXI_59 (com0_OBUF)
     OBUF:I->O                 2.571          com0_OBUF (com0)
    ----------------------------------------
    Total                      7.645ns (4.771ns logic, 2.874ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P123           |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P45            |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/Add
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P45            |    2.631|         |         |         |
XLXI_29/Add    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_24/XLXI_1/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_24/XLXI_1/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_24/XLXI_14/TC
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_24/XLXI_14/TC|         |         |    2.346|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_24/XLXI_2/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_24/XLXI_2/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_24/XLXI_3/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_24/XLXI_3/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_24/XLXI_4/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_24/XLXI_4/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_1/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_1/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_11/TC
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_11/TC|         |         |    2.048|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_13/TC
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_13/TC|         |         |    2.016|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_15/Q2
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_15/Q2|    1.950|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_2/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_2/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_3/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_3/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXI_28/XLXI_4/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_29/XLXI_28/XLXI_4/TC|         |         |    2.048|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_29/XLXN_230
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_29/XLXN_230|    2.190|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 4494368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   73 (   0 filtered)

