from common.python.timing_plot import make_timing_plot
make_timing_plot('/home/runner/work/PandABlocks-FPGA/PandABlocks-FPGA/PandABlocks-fpga/modules/srgate/srgate.timing.ini', 'Rising SET with SET_EDGE reconfigure')