<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>elink3reg.h source code [netbsd/sys/dev/ic/elink3reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/elink3reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='elink3reg.h.html'>elink3reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: elink3reg.h,v 1.31 2006/11/05 05:57:53 itohy Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1995 Herb Peyerl &lt;hpeyerl@beer.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *      This product includes software developed by Herb Peyerl.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. The name of Herb Peyerl may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="23">23</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="24">24</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="25">25</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="26">26</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="27">27</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="28">28</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="29">29</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * These define the EEPROM data structure.  They are used in the probe</i></td></tr>
<tr><th id="36">36</th><td><i> * function to verify the existence of the adapter after having sent</i></td></tr>
<tr><th id="37">37</th><td><i> * the ID_Sequence.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/EEPROM_NODE_ADDR_0" data-ref="_M/EEPROM_NODE_ADDR_0">EEPROM_NODE_ADDR_0</dfn>	0x0	/* Word */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/EEPROM_NODE_ADDR_1" data-ref="_M/EEPROM_NODE_ADDR_1">EEPROM_NODE_ADDR_1</dfn>	0x1	/* Word */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/EEPROM_NODE_ADDR_2" data-ref="_M/EEPROM_NODE_ADDR_2">EEPROM_NODE_ADDR_2</dfn>	0x2	/* Word */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/EEPROM_PROD_ID" data-ref="_M/EEPROM_PROD_ID">EEPROM_PROD_ID</dfn>		0x3	/* 0x9[0-f]50 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MFG_DATE" data-ref="_M/EEPROM_MFG_DATE">EEPROM_MFG_DATE</dfn>		0x4	/* Manufacturing date */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MFG_DIVSION" data-ref="_M/EEPROM_MFG_DIVSION">EEPROM_MFG_DIVSION</dfn>	0x5	/* Manufacturing division */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MFG_PRODUCT" data-ref="_M/EEPROM_MFG_PRODUCT">EEPROM_MFG_PRODUCT</dfn>	0x6	/* Product code */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MFG_ID" data-ref="_M/EEPROM_MFG_ID">EEPROM_MFG_ID</dfn>		0x7	/* 0x6d50 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ADDR_CFG" data-ref="_M/EEPROM_ADDR_CFG">EEPROM_ADDR_CFG</dfn>		0x8	/* Base addr */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/EEPROM_RESOURCE_CFG" data-ref="_M/EEPROM_RESOURCE_CFG">EEPROM_RESOURCE_CFG</dfn>	0x9     /* IRQ. Bits 12-15 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/EEPROM_OEM_ADDR0" data-ref="_M/EEPROM_OEM_ADDR0">EEPROM_OEM_ADDR0</dfn>	0xa</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/EEPROM_OEM_ADDR1" data-ref="_M/EEPROM_OEM_ADDR1">EEPROM_OEM_ADDR1</dfn>	0xb</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/EEPROM_OEM_ADDR2" data-ref="_M/EEPROM_OEM_ADDR2">EEPROM_OEM_ADDR2</dfn>	0xc</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SOFTINFO" data-ref="_M/EEPROM_SOFTINFO">EEPROM_SOFTINFO</dfn>		0xd</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/EEPROM_COMPAT" data-ref="_M/EEPROM_COMPAT">EEPROM_COMPAT</dfn>		0xe</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SOFTINFO2" data-ref="_M/EEPROM_SOFTINFO2">EEPROM_SOFTINFO2</dfn>	0xf</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CAP" data-ref="_M/EEPROM_CAP">EEPROM_CAP</dfn>		0x10</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CONFIG_LOW" data-ref="_M/EEPROM_CONFIG_LOW">EEPROM_CONFIG_LOW</dfn>	0x12</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CONFIG_HIGH" data-ref="_M/EEPROM_CONFIG_HIGH">EEPROM_CONFIG_HIGH</dfn>	0x13</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SSI" data-ref="_M/EEPROM_SSI">EEPROM_SSI</dfn>		0x14</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CHECKSUM_EL3" data-ref="_M/EEPROM_CHECKSUM_EL3">EEPROM_CHECKSUM_EL3</dfn>	0x17</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/*</i></td></tr>
<tr><th id="62">62</th><td><i> * These are the registers for the 3Com 3c509 and their bit patterns when</i></td></tr>
<tr><th id="63">63</th><td><i> * applicable.  They have been taken out of the "EtherLink III Parallel</i></td></tr>
<tr><th id="64">64</th><td><i> * Tasking EISA and ISA Technical Reference" "Beta Draft 10/30/92" manual</i></td></tr>
<tr><th id="65">65</th><td><i> * from 3com.</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ELINK_COMMAND" data-ref="_M/ELINK_COMMAND">ELINK_COMMAND</dfn>	0x0e    /* Write. BASE+0x0e is always a command reg. */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ELINK_STATUS" data-ref="_M/ELINK_STATUS">ELINK_STATUS</dfn>	0x0e    /* Read. BASE+0x0e is always status reg. */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ELINK_WINDOW" data-ref="_M/ELINK_WINDOW">ELINK_WINDOW</dfn>	0x0f    /* Read. BASE+0x0f is always window reg. */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/*</i></td></tr>
<tr><th id="72">72</th><td><i> * Corkscrew ISA Bridge ASIC registers.</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_DCR" data-ref="_M/CORK_ASIC_DCR">CORK_ASIC_DCR</dfn>		0x2000</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_RCR" data-ref="_M/CORK_ASIC_RCR">CORK_ASIC_RCR</dfn>		0x2002</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_ROM_PAGE" data-ref="_M/CORK_ASIC_ROM_PAGE">CORK_ASIC_ROM_PAGE</dfn>	0x2004	/* 8-bit */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_MCR" data-ref="_M/CORK_ASIC_MCR">CORK_ASIC_MCR</dfn>		0x2006	/* 8-bit */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_DEBUG" data-ref="_M/CORK_ASIC_DEBUG">CORK_ASIC_DEBUG</dfn>		0x2008	/* 8-bit */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_EEPROM_COMMAND" data-ref="_M/CORK_ASIC_EEPROM_COMMAND">CORK_ASIC_EEPROM_COMMAND</dfn> 0x200a</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/CORK_ASIC_EEPROM_DATA" data-ref="_M/CORK_ASIC_EEPROM_DATA">CORK_ASIC_EEPROM_DATA</dfn>	0x200c</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * Corkscrew DMA Control Register.</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/DCR_CHRDYWAIT_40ns" data-ref="_M/DCR_CHRDYWAIT_40ns">DCR_CHRDYWAIT_40ns</dfn>	(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/DCR_CHRDYWAIT_80ns" data-ref="_M/DCR_CHRDYWAIT_80ns">DCR_CHRDYWAIT_80ns</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/DCR_CHRDYWAIT_120ns" data-ref="_M/DCR_CHRDYWAIT_120ns">DCR_CHRDYWAIT_120ns</dfn>	(2 &lt;&lt; 13)</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/DCR_CHRDYWAIT_160ns" data-ref="_M/DCR_CHRDYWAIT_160ns">DCR_CHRDYWAIT_160ns</dfn>	(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/DCR_RECOVWAIT_80ns" data-ref="_M/DCR_RECOVWAIT_80ns">DCR_RECOVWAIT_80ns</dfn>	(0 &lt;&lt; 11)</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/DCR_RECOVWAIT_120ns" data-ref="_M/DCR_RECOVWAIT_120ns">DCR_RECOVWAIT_120ns</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/DCR_RECOVWAIT_160ns" data-ref="_M/DCR_RECOVWAIT_160ns">DCR_RECOVWAIT_160ns</dfn>	(2 &lt;&lt; 11)</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/DCR_RECOVWAIT_200ns" data-ref="_M/DCR_RECOVWAIT_200ns">DCR_RECOVWAIT_200ns</dfn>	(3 &lt;&lt; 11)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/DCR_CMDWIDTH" data-ref="_M/DCR_CMDWIDTH">DCR_CMDWIDTH</dfn>(x)		((x) &lt;&lt; 8) /* base 40ns, 40ns increments */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/DCR_BURSTLEN" data-ref="_M/DCR_BURSTLEN">DCR_BURSTLEN</dfn>(x)		((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/DCR_DRQSELECT" data-ref="_M/DCR_DRQSELECT">DCR_DRQSELECT</dfn>(x)	((x) &lt;&lt; 0) /* 3, 5, 6, 7 valid */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> * Corkscrew Debug register.</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/DEBUG_PCIBUSFAULT" data-ref="_M/DEBUG_PCIBUSFAULT">DEBUG_PCIBUSFAULT</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/DEBUG_ISABUSFAULT" data-ref="_M/DEBUG_ISABUSFAULT">DEBUG_ISABUSFAULT</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*</i></td></tr>
<tr><th id="104">104</th><td><i> * Corkscrew EEPROM Command register.</i></td></tr>
<tr><th id="105">105</th><td><i> */</i></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CORK_EEPROM_BUSY" data-ref="_M/CORK_EEPROM_BUSY">CORK_EEPROM_BUSY</dfn>	(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/CORK_EEPROM_CMD_READ" data-ref="_M/CORK_EEPROM_CMD_READ">CORK_EEPROM_CMD_READ</dfn>	(1U &lt;&lt; 7)	/* Same as 3c509 */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/*</i></td></tr>
<tr><th id="110">110</th><td><i> * Corkscrew Master Control register.</i></td></tr>
<tr><th id="111">111</th><td><i> */</i></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/MCR_PCI_CONFIG" data-ref="_M/MCR_PCI_CONFIG">MCR_PCI_CONFIG</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/MCR_WRITE_BUFFER" data-ref="_M/MCR_WRITE_BUFFER">MCR_WRITE_BUFFER</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/MCR_READ_PREFETCH" data-ref="_M/MCR_READ_PREFETCH">MCR_READ_PREFETCH</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * Window 0 registers. Setup.</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td>	<i>/* Write */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_EEPROM_DATA" data-ref="_M/ELINK_W0_EEPROM_DATA">ELINK_W0_EEPROM_DATA</dfn>	0x0c</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_EEPROM_COMMAND" data-ref="_M/ELINK_W0_EEPROM_COMMAND">ELINK_W0_EEPROM_COMMAND</dfn>	0x0a</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_RESOURCE_CFG" data-ref="_M/ELINK_W0_RESOURCE_CFG">ELINK_W0_RESOURCE_CFG</dfn>	0x08</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_ADDRESS_CFG" data-ref="_M/ELINK_W0_ADDRESS_CFG">ELINK_W0_ADDRESS_CFG</dfn>	0x06</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_CONFIG_CTRL" data-ref="_M/ELINK_W0_CONFIG_CTRL">ELINK_W0_CONFIG_CTRL</dfn>	0x04</u></td></tr>
<tr><th id="125">125</th><td>	<i>/* Read */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_PRODUCT_ID" data-ref="_M/ELINK_W0_PRODUCT_ID">ELINK_W0_PRODUCT_ID</dfn>	0x02</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_MFG_ID" data-ref="_M/ELINK_W0_MFG_ID">ELINK_W0_MFG_ID</dfn>		0x00</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/*</i></td></tr>
<tr><th id="130">130</th><td><i> * Window 1 registers. Operating Set.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td>	<i>/* Write */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_TX_PIO_WR_2" data-ref="_M/ELINK_W1_TX_PIO_WR_2">ELINK_W1_TX_PIO_WR_2</dfn>	0x02</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_TX_PIO_WR_1" data-ref="_M/ELINK_W1_TX_PIO_WR_1">ELINK_W1_TX_PIO_WR_1</dfn>	0x00</u></td></tr>
<tr><th id="135">135</th><td>	<i>/* Read */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_FREE_TX" data-ref="_M/ELINK_W1_FREE_TX">ELINK_W1_FREE_TX</dfn>	0x0c</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_TX_STATUS" data-ref="_M/ELINK_W1_TX_STATUS">ELINK_W1_TX_STATUS</dfn>	0x0a</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_RX_STATUS" data-ref="_M/ELINK_W1_RX_STATUS">ELINK_W1_RX_STATUS</dfn>	0x08</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/ELINK_W1_RX_ERRORS" data-ref="_M/ELINK_W1_RX_ERRORS">ELINK_W1_RX_ERRORS</dfn>	0x04</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_RX_PIO_RD_2" data-ref="_M/ELINK_W1_RX_PIO_RD_2">ELINK_W1_RX_PIO_RD_2</dfn>	0x02</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ELINK_W1_RX_PIO_RD_1" data-ref="_M/ELINK_W1_RX_PIO_RD_1">ELINK_W1_RX_PIO_RD_1</dfn>	0x00</u></td></tr>
<tr><th id="142">142</th><td><i>/*</i></td></tr>
<tr><th id="143">143</th><td><i> * Special registers used by the RoadRunner.  These are used to program</i></td></tr>
<tr><th id="144">144</th><td><i> * a FIFO buffer to reduce the PCMCIA-&gt;PCI bridge latency during PIO.</i></td></tr>
<tr><th id="145">145</th><td><i> */</i></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/ELINK_W1_RUNNER_RDCTL" data-ref="_M/ELINK_W1_RUNNER_RDCTL">ELINK_W1_RUNNER_RDCTL</dfn>	0x16</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/ELINK_W1_RUNNER_WRCTL" data-ref="_M/ELINK_W1_RUNNER_WRCTL">ELINK_W1_RUNNER_WRCTL</dfn>	0x1c</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * Window 2 registers. Station Address Setup/Read</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td>	<i>/* Read/Write */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_RECVMASK_0" data-ref="_M/ELINK_W2_RECVMASK_0">ELINK_W2_RECVMASK_0</dfn>	0x06</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_5" data-ref="_M/ELINK_W2_ADDR_5">ELINK_W2_ADDR_5</dfn>		0x05</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_4" data-ref="_M/ELINK_W2_ADDR_4">ELINK_W2_ADDR_4</dfn>		0x04</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_3" data-ref="_M/ELINK_W2_ADDR_3">ELINK_W2_ADDR_3</dfn>		0x03</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_2" data-ref="_M/ELINK_W2_ADDR_2">ELINK_W2_ADDR_2</dfn>		0x02</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_1" data-ref="_M/ELINK_W2_ADDR_1">ELINK_W2_ADDR_1</dfn>		0x01</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_ADDR_0" data-ref="_M/ELINK_W2_ADDR_0">ELINK_W2_ADDR_0</dfn>		0x00</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/*</i></td></tr>
<tr><th id="162">162</th><td><i> * Window 3 registers.  Configuration and FIFO Management.</i></td></tr>
<tr><th id="163">163</th><td><i> */</i></td></tr>
<tr><th id="164">164</th><td>	<i>/* Read */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_FREE_TX" data-ref="_M/ELINK_W3_FREE_TX">ELINK_W3_FREE_TX</dfn>		0x0c</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_FREE_RX" data-ref="_M/ELINK_W3_FREE_RX">ELINK_W3_FREE_RX</dfn>		0x0a</u></td></tr>
<tr><th id="167">167</th><td>	<i>/* Read/Write, at least on busmastering cards. */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_INTERNAL_CONFIG" data-ref="_M/ELINK_W3_INTERNAL_CONFIG">ELINK_W3_INTERNAL_CONFIG</dfn>	0x00	/* 32 bits */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_OTHER_INT" data-ref="_M/ELINK_W3_OTHER_INT">ELINK_W3_OTHER_INT</dfn>		0x04	/*  8 bits */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_PIO_RESERVED" data-ref="_M/ELINK_W3_PIO_RESERVED">ELINK_W3_PIO_RESERVED</dfn>	0x05	/*  8 bits */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_MAC_CONTROL" data-ref="_M/ELINK_W3_MAC_CONTROL">ELINK_W3_MAC_CONTROL</dfn>	0x06	/* 16 bits */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_RESET_OPTIONS" data-ref="_M/ELINK_W3_RESET_OPTIONS">ELINK_W3_RESET_OPTIONS</dfn>	0x08	/* 16 bits */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/*</i></td></tr>
<tr><th id="175">175</th><td><i> * Window 4 registers. Diagnostics.</i></td></tr>
<tr><th id="176">176</th><td><i> */</i></td></tr>
<tr><th id="177">177</th><td>	<i>/* Read/Write */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_MEDIA_TYPE" data-ref="_M/ELINK_W4_MEDIA_TYPE">ELINK_W4_MEDIA_TYPE</dfn>		0x0a</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_CTRLR_STATUS" data-ref="_M/ELINK_W4_CTRLR_STATUS">ELINK_W4_CTRLR_STATUS</dfn>		0x08</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_NET_DIAG" data-ref="_M/ELINK_W4_NET_DIAG">ELINK_W4_NET_DIAG</dfn>		0x06</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_FIFO_DIAG" data-ref="_M/ELINK_W4_FIFO_DIAG">ELINK_W4_FIFO_DIAG</dfn>		0x04</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_HOST_DIAG" data-ref="_M/ELINK_W4_HOST_DIAG">ELINK_W4_HOST_DIAG</dfn>		0x02</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_TX_DIAG" data-ref="_M/ELINK_W4_TX_DIAG">ELINK_W4_TX_DIAG</dfn>		0x00</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/*</i></td></tr>
<tr><th id="186">186</th><td><i> * Window 4 offset 8 is the PHY Management register on the</i></td></tr>
<tr><th id="187">187</th><td><i> * 3c90x.</i></td></tr>
<tr><th id="188">188</th><td><i> */</i></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/ELINK_W4_BOOM_PHYSMGMT" data-ref="_M/ELINK_W4_BOOM_PHYSMGMT">ELINK_W4_BOOM_PHYSMGMT</dfn>	0x08</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/PHYSMGMT_CLK" data-ref="_M/PHYSMGMT_CLK">PHYSMGMT_CLK</dfn>		0x0001</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/PHYSMGMT_DATA" data-ref="_M/PHYSMGMT_DATA">PHYSMGMT_DATA</dfn>		0x0002</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/PHYSMGMT_DIR" data-ref="_M/PHYSMGMT_DIR">PHYSMGMT_DIR</dfn>		0x0004</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/*</i></td></tr>
<tr><th id="196">196</th><td><i> * Window 5 Registers.  Results and Internal status.</i></td></tr>
<tr><th id="197">197</th><td><i> */</i></td></tr>
<tr><th id="198">198</th><td>	<i>/* Read */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_READ_0_MASK" data-ref="_M/ELINK_W5_READ_0_MASK">ELINK_W5_READ_0_MASK</dfn>	0x0c</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_INTR_MASK" data-ref="_M/ELINK_W5_INTR_MASK">ELINK_W5_INTR_MASK</dfn>		0x0a</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_RX_FILTER" data-ref="_M/ELINK_W5_RX_FILTER">ELINK_W5_RX_FILTER</dfn>		0x08</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_RX_EARLY_THRESH" data-ref="_M/ELINK_W5_RX_EARLY_THRESH">ELINK_W5_RX_EARLY_THRESH</dfn>	0x06</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_TX_AVAIL_THRESH" data-ref="_M/ELINK_W5_TX_AVAIL_THRESH">ELINK_W5_TX_AVAIL_THRESH</dfn>	0x02</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ELINK_W5_TX_START_THRESH" data-ref="_M/ELINK_W5_TX_START_THRESH">ELINK_W5_TX_START_THRESH</dfn>	0x00</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*</i></td></tr>
<tr><th id="207">207</th><td><i> * Window 6 registers. Statistics.</i></td></tr>
<tr><th id="208">208</th><td><i> */</i></td></tr>
<tr><th id="209">209</th><td>	<i>/* Read/Write */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/TX_TOTAL_OK" data-ref="_M/TX_TOTAL_OK">TX_TOTAL_OK</dfn>		0x0c</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/RX_TOTAL_OK" data-ref="_M/RX_TOTAL_OK">RX_TOTAL_OK</dfn>		0x0a</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/UPPER_FRAMES_OK" data-ref="_M/UPPER_FRAMES_OK">UPPER_FRAMES_OK</dfn>		0x09</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/TX_DEFERRALS" data-ref="_M/TX_DEFERRALS">TX_DEFERRALS</dfn>		0x08</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RX_FRAMES_OK" data-ref="_M/RX_FRAMES_OK">RX_FRAMES_OK</dfn>		0x07</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/TX_FRAMES_OK" data-ref="_M/TX_FRAMES_OK">TX_FRAMES_OK</dfn>		0x06</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RX_OVERRUNS" data-ref="_M/RX_OVERRUNS">RX_OVERRUNS</dfn>		0x05</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/TX_COLLISIONS" data-ref="_M/TX_COLLISIONS">TX_COLLISIONS</dfn>		0x04</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/TX_AFTER_1_COLLISION" data-ref="_M/TX_AFTER_1_COLLISION">TX_AFTER_1_COLLISION</dfn>	0x03</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/TX_AFTER_X_COLLISIONS" data-ref="_M/TX_AFTER_X_COLLISIONS">TX_AFTER_X_COLLISIONS</dfn>	0x02</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/TX_NO_SQE" data-ref="_M/TX_NO_SQE">TX_NO_SQE</dfn>		0x01</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/TX_CD_LOST" data-ref="_M/TX_CD_LOST">TX_CD_LOST</dfn>		0x00</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*</i></td></tr>
<tr><th id="224">224</th><td><i> * Window 7 registers.</i></td></tr>
<tr><th id="225">225</th><td><i> * Address and length for a single bus-master DMA transfer.</i></td></tr>
<tr><th id="226">226</th><td><i> * Unused for elink3 cards.</i></td></tr>
<tr><th id="227">227</th><td><i> */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_MASTER_ADDRES" data-ref="_M/ELINK_W7_MASTER_ADDRES">ELINK_W7_MASTER_ADDRES</dfn>	0x00</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_RX_ERROR" data-ref="_M/ELINK_W7_RX_ERROR">ELINK_W7_RX_ERROR</dfn>	0x04</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_MASTER_LEN" data-ref="_M/ELINK_W7_MASTER_LEN">ELINK_W7_MASTER_LEN</dfn>	0x06</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_RX_STATUS" data-ref="_M/ELINK_W7_RX_STATUS">ELINK_W7_RX_STATUS</dfn>	0x08</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_MASTER_STATUS" data-ref="_M/ELINK_W7_MASTER_STATUS">ELINK_W7_MASTER_STATUS</dfn>	0x0c</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/*</i></td></tr>
<tr><th id="235">235</th><td><i> * Register definitions.</i></td></tr>
<tr><th id="236">236</th><td><i> */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * Command register. All windows.</i></td></tr>
<tr><th id="240">240</th><td><i> *</i></td></tr>
<tr><th id="241">241</th><td><i> * 16 bit register.</i></td></tr>
<tr><th id="242">242</th><td><i> *     15-11:  5-bit code for command to be executed.</i></td></tr>
<tr><th id="243">243</th><td><i> *     10-0:   11-bit arg if any. For commands with no args;</i></td></tr>
<tr><th id="244">244</th><td><i> *	      this can be set to anything.</i></td></tr>
<tr><th id="245">245</th><td><i> */</i></td></tr>
<tr><th id="246">246</th><td><i>/* Wait at least 1ms after issuing */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_RESET" data-ref="_M/GLOBAL_RESET">GLOBAL_RESET</dfn>		(u_int16_t) 0x0000</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/WINDOW_SELECT" data-ref="_M/WINDOW_SELECT">WINDOW_SELECT</dfn>		(u_int16_t) (0x01&lt;&lt;11)</u></td></tr>
<tr><th id="249">249</th><td><i>/*</i></td></tr>
<tr><th id="250">250</th><td><i> * Read ADDR_CFG reg to determine whether this is needed. If so; wait 800</i></td></tr>
<tr><th id="251">251</th><td><i> * uSec before using transceiver.</i></td></tr>
<tr><th id="252">252</th><td><i> */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/START_TRANSCEIVER" data-ref="_M/START_TRANSCEIVER">START_TRANSCEIVER</dfn>	(u_int16_t) (0x02&lt;&lt;11)</u></td></tr>
<tr><th id="254">254</th><td><i>/* state disabled on power-up */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RX_DISABLE" data-ref="_M/RX_DISABLE">RX_DISABLE</dfn>		(u_int16_t) (0x03&lt;&lt;11)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RX_ENABLE" data-ref="_M/RX_ENABLE">RX_ENABLE</dfn>		(u_int16_t) (0x04&lt;&lt;11)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/RX_RESET" data-ref="_M/RX_RESET">RX_RESET</dfn>		(u_int16_t) (0x05&lt;&lt;11)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/RX_DISCARD_TOP_PACK" data-ref="_M/RX_DISCARD_TOP_PACK">RX_DISCARD_TOP_PACK</dfn>	(u_int16_t) (0x08&lt;&lt;11)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/TX_ENABLE" data-ref="_M/TX_ENABLE">TX_ENABLE</dfn>		(u_int16_t) (0x09&lt;&lt;11)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/TX_DISABLE" data-ref="_M/TX_DISABLE">TX_DISABLE</dfn>		(u_int16_t) (0x0a&lt;&lt;11)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/TX_RESET" data-ref="_M/TX_RESET">TX_RESET</dfn>		(u_int16_t) (0x0b&lt;&lt;11)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/REQ_INTR" data-ref="_M/REQ_INTR">REQ_INTR</dfn>		(u_int16_t) (0x0c&lt;&lt;11)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ACK_INTR" data-ref="_M/ACK_INTR">ACK_INTR</dfn>		(u_int16_t) (0x0d&lt;&lt;11)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SET_INTR_MASK" data-ref="_M/SET_INTR_MASK">SET_INTR_MASK</dfn>		(u_int16_t) (0x0e&lt;&lt;11)</u></td></tr>
<tr><th id="265">265</th><td><i>/* busmastering-cards only? */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/STATUS_ENABLE" data-ref="_M/STATUS_ENABLE">STATUS_ENABLE</dfn>		(u_int16_t) (0x0f&lt;&lt;11)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/SET_RD_0_MASK" data-ref="_M/SET_RD_0_MASK">SET_RD_0_MASK</dfn>		(u_int16_t) (0x0f&lt;&lt;11)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/SET_RX_FILTER" data-ref="_M/SET_RX_FILTER">SET_RX_FILTER</dfn>		(u_int16_t) (0x10&lt;&lt;11)</u></td></tr>
<tr><th id="270">270</th><td><u>#      define <dfn class="macro" id="_M/FIL_INDIVIDUAL" data-ref="_M/FIL_INDIVIDUAL">FIL_INDIVIDUAL</dfn>	(u_int16_t) (0x01)</u></td></tr>
<tr><th id="271">271</th><td><u>#      define <dfn class="macro" id="_M/FIL_MULTICAST" data-ref="_M/FIL_MULTICAST">FIL_MULTICAST</dfn>	(u_int16_t) (0x02)</u></td></tr>
<tr><th id="272">272</th><td><u>#      define <dfn class="macro" id="_M/FIL_BRDCST" data-ref="_M/FIL_BRDCST">FIL_BRDCST</dfn>	(u_int16_t) (0x04)</u></td></tr>
<tr><th id="273">273</th><td><u>#      define <dfn class="macro" id="_M/FIL_PROMISC" data-ref="_M/FIL_PROMISC">FIL_PROMISC</dfn>	(u_int16_t) (0x08)</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SET_RX_EARLY_THRESH" data-ref="_M/SET_RX_EARLY_THRESH">SET_RX_EARLY_THRESH</dfn>	(u_int16_t) (0x11&lt;&lt;11)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SET_TX_AVAIL_THRESH" data-ref="_M/SET_TX_AVAIL_THRESH">SET_TX_AVAIL_THRESH</dfn>	(u_int16_t) (0x12&lt;&lt;11)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SET_TX_START_THRESH" data-ref="_M/SET_TX_START_THRESH">SET_TX_START_THRESH</dfn>	(u_int16_t) (0x13&lt;&lt;11)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/START_DMA" data-ref="_M/START_DMA">START_DMA</dfn>		(u_int16_t) (0x14&lt;&lt;11)	/* busmaster-only */</u></td></tr>
<tr><th id="279">279</th><td><u>#  define <dfn class="macro" id="_M/START_DMA_TX" data-ref="_M/START_DMA_TX">START_DMA_TX</dfn>		(START_DMA | 0x0))	/* busmaster-only */</u></td></tr>
<tr><th id="280">280</th><td><u>#  define <dfn class="macro" id="_M/START_DMA_RX" data-ref="_M/START_DMA_RX">START_DMA_RX</dfn>		(START_DMA | 0x1)	/* busmaster-only */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/STATS_ENABLE" data-ref="_M/STATS_ENABLE">STATS_ENABLE</dfn>		(u_int16_t) (0x15&lt;&lt;11)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/STATS_DISABLE" data-ref="_M/STATS_DISABLE">STATS_DISABLE</dfn>		(u_int16_t) (0x16&lt;&lt;11)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/STOP_TRANSCEIVER" data-ref="_M/STOP_TRANSCEIVER">STOP_TRANSCEIVER</dfn>	(u_int16_t) (0x17&lt;&lt;11)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Only on adapters that support power management: */</i></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/POWERUP" data-ref="_M/POWERUP">POWERUP</dfn>			(u_int16_t) (0x1b&lt;&lt;11)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/POWERDOWN" data-ref="_M/POWERDOWN">POWERDOWN</dfn>		(u_int16_t) (0x1c&lt;&lt;11)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/POWERAUTO" data-ref="_M/POWERAUTO">POWERAUTO</dfn>		(u_int16_t) (0x1d&lt;&lt;11)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/*</i></td></tr>
<tr><th id="293">293</th><td><i> * Command parameter that disables threshold interrupts</i></td></tr>
<tr><th id="294">294</th><td><i> *   PIO (3c509) cards use 2044.  The fifo word-oriented and 2044--2047 work.</i></td></tr>
<tr><th id="295">295</th><td><i> *  "busmastering" cards need 8188.</i></td></tr>
<tr><th id="296">296</th><td><i> * The implicit two-bit upshift done by busmastering cards means</i></td></tr>
<tr><th id="297">297</th><td><i> * a value of 2047 disables threshold interrupts on both.</i></td></tr>
<tr><th id="298">298</th><td><i> */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/ELINK_THRESH_DISABLE" data-ref="_M/ELINK_THRESH_DISABLE">ELINK_THRESH_DISABLE</dfn>	2047</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/*</i></td></tr>
<tr><th id="303">303</th><td><i> * Status register. All windows.</i></td></tr>
<tr><th id="304">304</th><td><i> *</i></td></tr>
<tr><th id="305">305</th><td><i> *     15-13:  Window number(0-7).</i></td></tr>
<tr><th id="306">306</th><td><i> *     12:     Command_in_progress.</i></td></tr>
<tr><th id="307">307</th><td><i> *     11:     reserved / DMA in progress on busmaster cards.</i></td></tr>
<tr><th id="308">308</th><td><i> *     10:     reserved.</i></td></tr>
<tr><th id="309">309</th><td><i> *     9:      reserved.</i></td></tr>
<tr><th id="310">310</th><td><i> *     8:      reserved / DMA done on busmaster cards.</i></td></tr>
<tr><th id="311">311</th><td><i> *     7:      Update Statistics.</i></td></tr>
<tr><th id="312">312</th><td><i> *     6:      Interrupt Requested.</i></td></tr>
<tr><th id="313">313</th><td><i> *     5:      RX Early.</i></td></tr>
<tr><th id="314">314</th><td><i> *     4:      RX Complete.</i></td></tr>
<tr><th id="315">315</th><td><i> *     3:      TX Available.</i></td></tr>
<tr><th id="316">316</th><td><i> *     2:      TX Complete.</i></td></tr>
<tr><th id="317">317</th><td><i> *     1:      Adapter Failure.</i></td></tr>
<tr><th id="318">318</th><td><i> *     0:      Interrupt Latch.</i></td></tr>
<tr><th id="319">319</th><td><i> */</i></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/INTR_LATCH" data-ref="_M/INTR_LATCH">INTR_LATCH</dfn>		(u_int16_t) (0x0001)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/CARD_FAILURE" data-ref="_M/CARD_FAILURE">CARD_FAILURE</dfn>		(u_int16_t) (0x0002)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/TX_COMPLETE" data-ref="_M/TX_COMPLETE">TX_COMPLETE</dfn>		(u_int16_t) (0x0004)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/TX_AVAIL" data-ref="_M/TX_AVAIL">TX_AVAIL</dfn>		(u_int16_t) (0x0008)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/RX_COMPLETE" data-ref="_M/RX_COMPLETE">RX_COMPLETE</dfn>		(u_int16_t) (0x0010)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RX_EARLY" data-ref="_M/RX_EARLY">RX_EARLY</dfn>		(u_int16_t) (0x0020)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/INT_RQD" data-ref="_M/INT_RQD">INT_RQD</dfn>			(u_int16_t) (0x0040)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/UPD_STATS" data-ref="_M/UPD_STATS">UPD_STATS</dfn>		(u_int16_t) (0x0080)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/DMA_DONE" data-ref="_M/DMA_DONE">DMA_DONE</dfn>		(u_int16_t) (0x0100)	/* DMA cards only */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/DMA_IN_PROGRESS" data-ref="_M/DMA_IN_PROGRESS">DMA_IN_PROGRESS</dfn>		(u_int16_t) (0x0800)	/* DMA cards only */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/COMMAND_IN_PROGRESS" data-ref="_M/COMMAND_IN_PROGRESS">COMMAND_IN_PROGRESS</dfn>	(u_int16_t) (0x1000)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/ALL_INTERRUPTS" data-ref="_M/ALL_INTERRUPTS">ALL_INTERRUPTS</dfn>	(CARD_FAILURE | TX_COMPLETE | TX_AVAIL | RX_COMPLETE | \</u></td></tr>
<tr><th id="333">333</th><td><u>    RX_EARLY | INT_RQD | UPD_STATS)</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/WATCHED_INTERRUPTS" data-ref="_M/WATCHED_INTERRUPTS">WATCHED_INTERRUPTS</dfn> (CARD_FAILURE | TX_COMPLETE | RX_COMPLETE | TX_AVAIL)</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/*</i></td></tr>
<tr><th id="338">338</th><td><i> * FIFO Registers.  RX Status.</i></td></tr>
<tr><th id="339">339</th><td><i> *</i></td></tr>
<tr><th id="340">340</th><td><i> *     15:     Incomplete or FIFO empty.</i></td></tr>
<tr><th id="341">341</th><td><i> *     14:     1: Error in RX Packet   0: Incomplete or no error.</i></td></tr>
<tr><th id="342">342</th><td><i> *     14-11:  Type of error. [14-11]</i></td></tr>
<tr><th id="343">343</th><td><i> *	      1000 = Overrun.</i></td></tr>
<tr><th id="344">344</th><td><i> *	      1011 = Run Packet Error.</i></td></tr>
<tr><th id="345">345</th><td><i> *	      1100 = Alignment Error.</i></td></tr>
<tr><th id="346">346</th><td><i> *	      1101 = CRC Error.</i></td></tr>
<tr><th id="347">347</th><td><i> *	      1001 = Oversize Packet Error (&gt;1514 bytes)</i></td></tr>
<tr><th id="348">348</th><td><i> *	      0010 = Dribble Bits.</i></td></tr>
<tr><th id="349">349</th><td><i> *	      (all other error codes, no errors.)</i></td></tr>
<tr><th id="350">350</th><td><i> *</i></td></tr>
<tr><th id="351">351</th><td><i> *     10-0:   RX Bytes (0-1514)</i></td></tr>
<tr><th id="352">352</th><td><i> */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/ERR_INCOMPLETE" data-ref="_M/ERR_INCOMPLETE">ERR_INCOMPLETE</dfn>  (u_int16_t) (0x8000)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/ERR_RX" data-ref="_M/ERR_RX">ERR_RX</dfn>		(u_int16_t) (0x4000)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/ERR_MASK" data-ref="_M/ERR_MASK">ERR_MASK</dfn>	(u_int16_t) (0x7800)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/ERR_OVERRUN" data-ref="_M/ERR_OVERRUN">ERR_OVERRUN</dfn>	(u_int16_t) (0x4000)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/ERR_RUNT" data-ref="_M/ERR_RUNT">ERR_RUNT</dfn>	(u_int16_t) (0x5800)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/ERR_ALIGNMENT" data-ref="_M/ERR_ALIGNMENT">ERR_ALIGNMENT</dfn>	(u_int16_t) (0x6000)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/ERR_CRC" data-ref="_M/ERR_CRC">ERR_CRC</dfn>		(u_int16_t) (0x6800)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/ERR_OVERSIZE" data-ref="_M/ERR_OVERSIZE">ERR_OVERSIZE</dfn>	(u_int16_t) (0x4800)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/ERR_DRIBBLE" data-ref="_M/ERR_DRIBBLE">ERR_DRIBBLE</dfn>	(u_int16_t) (0x1000)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/*</i></td></tr>
<tr><th id="364">364</th><td><i> * TX Status</i></td></tr>
<tr><th id="365">365</th><td><i> *</i></td></tr>
<tr><th id="366">366</th><td><i> *   Reports the transmit status of a completed transmission. Writing this</i></td></tr>
<tr><th id="367">367</th><td><i> *   register pops the transmit completion stack.</i></td></tr>
<tr><th id="368">368</th><td><i> *</i></td></tr>
<tr><th id="369">369</th><td><i> *   Window 1/Port 0x0b.</i></td></tr>
<tr><th id="370">370</th><td><i> *</i></td></tr>
<tr><th id="371">371</th><td><i> *     7:      Complete</i></td></tr>
<tr><th id="372">372</th><td><i> *     6:      Interrupt on successful transmission requested.</i></td></tr>
<tr><th id="373">373</th><td><i> *     5:      Jabber Error (TP Only, TX Reset required. )</i></td></tr>
<tr><th id="374">374</th><td><i> *     4:      Underrun (TX Reset required. )</i></td></tr>
<tr><th id="375">375</th><td><i> *     3:      Maximum Collisions.</i></td></tr>
<tr><th id="376">376</th><td><i> *     2:      TX Status Overflow.</i></td></tr>
<tr><th id="377">377</th><td><i> *     1-0:    Undefined.</i></td></tr>
<tr><th id="378">378</th><td><i> *</i></td></tr>
<tr><th id="379">379</th><td><i> */</i></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/TXS_COMPLETE" data-ref="_M/TXS_COMPLETE">TXS_COMPLETE</dfn>		0x8000</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/TXS_INTR_REQ" data-ref="_M/TXS_INTR_REQ">TXS_INTR_REQ</dfn>		0x4000</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/TXS_JABBER" data-ref="_M/TXS_JABBER">TXS_JABBER</dfn>		0x2000</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/TXS_UNDERRUN" data-ref="_M/TXS_UNDERRUN">TXS_UNDERRUN</dfn>		0x1000</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/TXS_MAX_COLLISION" data-ref="_M/TXS_MAX_COLLISION">TXS_MAX_COLLISION</dfn>	0x0800</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/TXS_STATUS_OVERFLOW" data-ref="_M/TXS_STATUS_OVERFLOW">TXS_STATUS_OVERFLOW</dfn>	0x0400</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/TXS_RECLAIM" data-ref="_M/TXS_RECLAIM">TXS_RECLAIM</dfn>		0x0200</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/TXS_TIMER" data-ref="_M/TXS_TIMER">TXS_TIMER</dfn>		0x00ff</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/*</i></td></tr>
<tr><th id="390">390</th><td><i> * RX status</i></td></tr>
<tr><th id="391">391</th><td><i> *   Window 1/Port 0x08.</i></td></tr>
<tr><th id="392">392</th><td><i> */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/RX_BYTES_MASK" data-ref="_M/RX_BYTES_MASK">RX_BYTES_MASK</dfn>			(u_int16_t) (0x07ff)</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/*</i></td></tr>
<tr><th id="396">396</th><td><i> * Internal Config and MAC control (Window 3)</i></td></tr>
<tr><th id="397">397</th><td><i> * Window 3 / Port 0: 32-bit internal config register:</i></td></tr>
<tr><th id="398">398</th><td><i> * bits  0-2:    fifo buffer ram  size</i></td></tr>
<tr><th id="399">399</th><td><i> *         3:    ram width (word/byte)     (ro)</i></td></tr>
<tr><th id="400">400</th><td><i> *       4-5:    ram speed</i></td></tr>
<tr><th id="401">401</th><td><i> *       6-7:    rom size</i></td></tr>
<tr><th id="402">402</th><td><i> *      8-15:   reserved</i></td></tr>
<tr><th id="403">403</th><td><i> *</i></td></tr>
<tr><th id="404">404</th><td><i> *     16-17:   ram split (5:3, 3:1, or 1:1).</i></td></tr>
<tr><th id="405">405</th><td><i> *     18-19:   reserved</i></td></tr>
<tr><th id="406">406</th><td><i> *     20-22:   selected media type</i></td></tr>
<tr><th id="407">407</th><td><i> *        21:   unused</i></td></tr>
<tr><th id="408">408</th><td><i> *        24:  (nonvolatile) driver should autoselect media</i></td></tr>
<tr><th id="409">409</th><td><i> *     25-31: reserved</i></td></tr>
<tr><th id="410">410</th><td><i> *</i></td></tr>
<tr><th id="411">411</th><td><i> * The low-order 16 bits should generally not be changed by software.</i></td></tr>
<tr><th id="412">412</th><td><i> * Offsets defined for two 16-bit words, to help out 16-bit busses.</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSIZE" data-ref="_M/CONFIG_RAMSIZE">CONFIG_RAMSIZE</dfn>		(u_int16_t) 0x0007</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSIZE_SHIFT" data-ref="_M/CONFIG_RAMSIZE_SHIFT">CONFIG_RAMSIZE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMWIDTH" data-ref="_M/CONFIG_RAMWIDTH">CONFIG_RAMWIDTH</dfn>		(u_int16_t) 0x0008</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMWIDTH_SHIFT" data-ref="_M/CONFIG_RAMWIDTH_SHIFT">CONFIG_RAMWIDTH_SHIFT</dfn>	3</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSPEED" data-ref="_M/CONFIG_RAMSPEED">CONFIG_RAMSPEED</dfn>		(u_int16_t) 0x0030</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSPEED_SHIFT" data-ref="_M/CONFIG_RAMSPEED_SHIFT">CONFIG_RAMSPEED_SHIFT</dfn>	4</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_ROMSIZE" data-ref="_M/CONFIG_ROMSIZE">CONFIG_ROMSIZE</dfn>		(u_int16_t) 0x00c0</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_ROMSIZE_SHIFT" data-ref="_M/CONFIG_ROMSIZE_SHIFT">CONFIG_ROMSIZE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i>/* Window 3/port 2 */</i></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSPLIT" data-ref="_M/CONFIG_RAMSPLIT">CONFIG_RAMSPLIT</dfn>		(u_int16_t) 0x0003</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_RAMSPLIT_SHIFT" data-ref="_M/CONFIG_RAMSPLIT_SHIFT">CONFIG_RAMSPLIT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEDIAMASK" data-ref="_M/CONFIG_MEDIAMASK">CONFIG_MEDIAMASK</dfn>	(u_int16_t) 0x0070</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEDIAMASK_SHIFT" data-ref="_M/CONFIG_MEDIAMASK_SHIFT">CONFIG_MEDIAMASK_SHIFT</dfn>	4</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_AUTOSELECT" data-ref="_M/CONFIG_AUTOSELECT">CONFIG_AUTOSELECT</dfn>	(u_int16_t) 0x0100</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_AUTOSELECT_SHIFT" data-ref="_M/CONFIG_AUTOSELECT_SHIFT">CONFIG_AUTOSELECT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/*</i></td></tr>
<tr><th id="435">435</th><td><i> * MAC_CONTROL (Window 3)</i></td></tr>
<tr><th id="436">436</th><td><i> */</i></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/MAC_CONTROL_FDX" data-ref="_M/MAC_CONTROL_FDX">MAC_CONTROL_FDX</dfn>		0x20    /* full-duplex mode */</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i>/* Active media in INTERNAL_CONFIG media bits */</i></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_10BASE_T" data-ref="_M/ELINKMEDIA_10BASE_T">ELINKMEDIA_10BASE_T</dfn>		(u_int16_t)   0x00</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_AUI" data-ref="_M/ELINKMEDIA_AUI">ELINKMEDIA_AUI</dfn>			(u_int16_t)   0x01</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_RESV1" data-ref="_M/ELINKMEDIA_RESV1">ELINKMEDIA_RESV1</dfn>		(u_int16_t)   0x02</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_10BASE_2" data-ref="_M/ELINKMEDIA_10BASE_2">ELINKMEDIA_10BASE_2</dfn>		(u_int16_t)   0x03</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_100BASE_TX" data-ref="_M/ELINKMEDIA_100BASE_TX">ELINKMEDIA_100BASE_TX</dfn>		(u_int16_t)   0x04</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_100BASE_FX" data-ref="_M/ELINKMEDIA_100BASE_FX">ELINKMEDIA_100BASE_FX</dfn>		(u_int16_t)   0x05</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_MII" data-ref="_M/ELINKMEDIA_MII">ELINKMEDIA_MII</dfn>			(u_int16_t)   0x06</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/ELINKMEDIA_100BASE_T4" data-ref="_M/ELINKMEDIA_100BASE_T4">ELINKMEDIA_100BASE_T4</dfn>		(u_int16_t)   0x07</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/*</i></td></tr>
<tr><th id="453">453</th><td><i> * RESET_OPTIONS (Window 3, on Demon/Vortex/Boomerang only)</i></td></tr>
<tr><th id="454">454</th><td><i> * also mapped to PCI configuration space on PCI adaptors.</i></td></tr>
<tr><th id="455">455</th><td><i> *</i></td></tr>
<tr><th id="456">456</th><td><i> * (same register as  Vortex ELINK_W3_RESET_OPTIONS, mapped to pci-config space)</i></td></tr>
<tr><th id="457">457</th><td><i> */</i></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_100BASE_T4" data-ref="_M/ELINK_PCI_100BASE_T4">ELINK_PCI_100BASE_T4</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_100BASE_TX" data-ref="_M/ELINK_PCI_100BASE_TX">ELINK_PCI_100BASE_TX</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_100BASE_FX" data-ref="_M/ELINK_PCI_100BASE_FX">ELINK_PCI_100BASE_FX</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_10BASE_T" data-ref="_M/ELINK_PCI_10BASE_T">ELINK_PCI_10BASE_T</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_BNC" data-ref="_M/ELINK_PCI_BNC">ELINK_PCI_BNC</dfn>			(1&lt;&lt;4)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_AUI" data-ref="_M/ELINK_PCI_AUI">ELINK_PCI_AUI</dfn> 			(1&lt;&lt;5)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_100BASE_MII" data-ref="_M/ELINK_PCI_100BASE_MII">ELINK_PCI_100BASE_MII</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/ELINK_PCI_INTERNAL_VCO" data-ref="_M/ELINK_PCI_INTERNAL_VCO">ELINK_PCI_INTERNAL_VCO</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/ELINK_PCI_MEDIAMASK" data-ref="_M/ELINK_PCI_MEDIAMASK">ELINK_PCI_MEDIAMASK</dfn>	(ELINK_PCI_100BASE_T4|ELINK_PCI_100BASE_TX| \</u></td></tr>
<tr><th id="468">468</th><td><u>				 ELINK_PCI_100BASE_FX|ELINK_PCI_10BASE_T| \</u></td></tr>
<tr><th id="469">469</th><td><u>				 ELINK_PCI_BNC|ELINK_PCI_AUI| \</u></td></tr>
<tr><th id="470">470</th><td><u>				 ELINK_PCI_100BASE_MII)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/ELINK_RUNNER_MII_RESET" data-ref="_M/ELINK_RUNNER_MII_RESET">ELINK_RUNNER_MII_RESET</dfn>		0x4000</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/ELINK_RUNNER_ENABLE_MII" data-ref="_M/ELINK_RUNNER_ENABLE_MII">ELINK_RUNNER_ENABLE_MII</dfn>		0x8000</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/*</i></td></tr>
<tr><th id="476">476</th><td><i> * FIFO Status (Window 4)</i></td></tr>
<tr><th id="477">477</th><td><i> *</i></td></tr>
<tr><th id="478">478</th><td><i> *   Supports FIFO diagnostics</i></td></tr>
<tr><th id="479">479</th><td><i> *</i></td></tr>
<tr><th id="480">480</th><td><i> *   Window 4/Port 0x04.1</i></td></tr>
<tr><th id="481">481</th><td><i> *</i></td></tr>
<tr><th id="482">482</th><td><i> *     15:	1=RX receiving (RO). Set when a packet is being received</i></td></tr>
<tr><th id="483">483</th><td><i> *		into the RX FIFO.</i></td></tr>
<tr><th id="484">484</th><td><i> *     14:	Reserved</i></td></tr>
<tr><th id="485">485</th><td><i> *     13:	1=RX underrun (RO). Generates Adapter Failure interrupt.</i></td></tr>
<tr><th id="486">486</th><td><i> *		Requires RX Reset or Global Reset command to recover.</i></td></tr>
<tr><th id="487">487</th><td><i> *		It is generated when you read past the end of a packet -</i></td></tr>
<tr><th id="488">488</th><td><i> *		reading past what has been received so far will give bad</i></td></tr>
<tr><th id="489">489</th><td><i> *		data.</i></td></tr>
<tr><th id="490">490</th><td><i> *     12:	1=RX status overrun (RO). Set when there are already 8</i></td></tr>
<tr><th id="491">491</th><td><i> *		packets in the RX FIFO. While this bit is set, no additional</i></td></tr>
<tr><th id="492">492</th><td><i> *		packets are received. Requires no action on the part of</i></td></tr>
<tr><th id="493">493</th><td><i> *		the host. The condition is cleared once a packet has been</i></td></tr>
<tr><th id="494">494</th><td><i> *		read out of the RX FIFO.</i></td></tr>
<tr><th id="495">495</th><td><i> *     11:	1=RX overrun (RO). Set when the RX FIFO is full (there</i></td></tr>
<tr><th id="496">496</th><td><i> *		may not be an overrun packet yet). While this bit is set,</i></td></tr>
<tr><th id="497">497</th><td><i> *		no additional packets will be received (some additional</i></td></tr>
<tr><th id="498">498</th><td><i> *		bytes can still be pending between the wire and the RX</i></td></tr>
<tr><th id="499">499</th><td><i> *		FIFO). Requires no action on the part of the host. The</i></td></tr>
<tr><th id="500">500</th><td><i> *		condition is cleared once a few bytes have been read out</i></td></tr>
<tr><th id="501">501</th><td><i> *		from the RX FIFO.</i></td></tr>
<tr><th id="502">502</th><td><i> *     10:	1=TX overrun (RO). Generates adapter failure interrupt.</i></td></tr>
<tr><th id="503">503</th><td><i> *		Requires TX Reset or Global Reset command to recover.</i></td></tr>
<tr><th id="504">504</th><td><i> *		Disables Transmitter.</i></td></tr>
<tr><th id="505">505</th><td><i> *     9-8:	Unassigned.</i></td></tr>
<tr><th id="506">506</th><td><i> *     7-0:	Built in self test bits for the RX and TX FIFO's.</i></td></tr>
<tr><th id="507">507</th><td><i> */</i></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/FIFOS_RX_RECEIVING" data-ref="_M/FIFOS_RX_RECEIVING">FIFOS_RX_RECEIVING</dfn>	(u_int16_t) 0x8000</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/FIFOS_RX_UNDERRUN" data-ref="_M/FIFOS_RX_UNDERRUN">FIFOS_RX_UNDERRUN</dfn>	(u_int16_t) 0x2000</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/FIFOS_RX_STATUS_OVERRUN" data-ref="_M/FIFOS_RX_STATUS_OVERRUN">FIFOS_RX_STATUS_OVERRUN</dfn>	(u_int16_t) 0x1000</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/FIFOS_RX_OVERRUN" data-ref="_M/FIFOS_RX_OVERRUN">FIFOS_RX_OVERRUN</dfn>	(u_int16_t) 0x0800</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/FIFOS_TX_OVERRUN" data-ref="_M/FIFOS_TX_OVERRUN">FIFOS_TX_OVERRUN</dfn>	(u_int16_t) 0x0400</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/*</i></td></tr>
<tr><th id="515">515</th><td><i> * ISA/eisa CONFIG_CNTRL media-present bits.</i></td></tr>
<tr><th id="516">516</th><td><i> */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_CC_AUI" data-ref="_M/ELINK_W0_CC_AUI">ELINK_W0_CC_AUI</dfn> 			(1&lt;&lt;13)</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_CC_BNC" data-ref="_M/ELINK_W0_CC_BNC">ELINK_W0_CC_BNC</dfn> 			(1&lt;&lt;12)</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/ELINK_W0_CC_UTP" data-ref="_M/ELINK_W0_CC_UTP">ELINK_W0_CC_UTP</dfn> 			(1&lt;&lt;9)</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/ELINK_W0_CC_MEDIAMASK" data-ref="_M/ELINK_W0_CC_MEDIAMASK">ELINK_W0_CC_MEDIAMASK</dfn>	(ELINK_W0_CC_AUI|ELINK_W0_CC_BNC| \</u></td></tr>
<tr><th id="521">521</th><td><u>				 ELINK_W0_CC_UTP)</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* EEPROM state flags/commands */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/EEPROM_BUSY" data-ref="_M/EEPROM_BUSY">EEPROM_BUSY</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/EEPROM_TST_MODE" data-ref="_M/EEPROM_TST_MODE">EEPROM_TST_MODE</dfn>			(1&lt;&lt;14)</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/READ_EEPROM" data-ref="_M/READ_EEPROM">READ_EEPROM</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>	<i>/* For the RoadRunner chips... */</i></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/WRITE_EEPROM_RR" data-ref="_M/WRITE_EEPROM_RR">WRITE_EEPROM_RR</dfn>			0x100</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/READ_EEPROM_RR" data-ref="_M/READ_EEPROM_RR">READ_EEPROM_RR</dfn>			0x200</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/ERASE_EEPROM_RR" data-ref="_M/ERASE_EEPROM_RR">ERASE_EEPROM_RR</dfn>			0x300</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i>/* window 4, MEDIA_STATUS bits */</i></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/SQE_ENABLE" data-ref="_M/SQE_ENABLE">SQE_ENABLE</dfn>			0x08	/* Enables SQE on AUI ports */</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/JABBER_GUARD_ENABLE" data-ref="_M/JABBER_GUARD_ENABLE">JABBER_GUARD_ENABLE</dfn>		0x40</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/LINKBEAT_ENABLE" data-ref="_M/LINKBEAT_ENABLE">LINKBEAT_ENABLE</dfn>			0x80</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/DISABLE_UTP" data-ref="_M/DISABLE_UTP">DISABLE_UTP</dfn>			0x0</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/LINKBEAT_DETECT" data-ref="_M/LINKBEAT_DETECT">LINKBEAT_DETECT</dfn>			0x800</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i>/*</i></td></tr>
<tr><th id="542">542</th><td><i> * Misc defines for various things.</i></td></tr>
<tr><th id="543">543</th><td><i> */</i></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/TAG_ADAPTER" data-ref="_M/TAG_ADAPTER">TAG_ADAPTER</dfn> 			0xd0</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/ACTIVATE_ADAPTER_TO_CONFIG" data-ref="_M/ACTIVATE_ADAPTER_TO_CONFIG">ACTIVATE_ADAPTER_TO_CONFIG</dfn> 	0xff</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/ENABLE_DRQ_IRQ" data-ref="_M/ENABLE_DRQ_IRQ">ENABLE_DRQ_IRQ</dfn>			0x0001</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MFG_ID" data-ref="_M/MFG_ID">MFG_ID</dfn>				0x506d	/* `TCM' */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/PROD_ID_3C509" data-ref="_M/PROD_ID_3C509">PROD_ID_3C509</dfn>			0x5090	/* 509[0-f] */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/GO_WINDOW" data-ref="_M/GO_WINDOW">GO_WINDOW</dfn>(x) 			bus_space_write_2(sc-&gt;sc_iot, \</u></td></tr>
<tr><th id="550">550</th><td><u>				sc-&gt;sc_ioh, ELINK_COMMAND, WINDOW_SELECT|x)</u></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/* Used to probe for large-packet support. */</i></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/ELINK_LARGEWIN_PROBE" data-ref="_M/ELINK_LARGEWIN_PROBE">ELINK_LARGEWIN_PROBE</dfn>		ELINK_THRESH_DISABLE</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/ELINK_LARGEWIN_MASK" data-ref="_M/ELINK_LARGEWIN_MASK">ELINK_LARGEWIN_MASK</dfn>		0xffc</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_ex_cardbus.c.html'>netbsd/sys/dev/cardbus/if_ex_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
