# vsim -lib ./../Imple/HEX/QuestaSim/work -debugDB -l ./../Imple/HEX/QuestaSim/tb_HEX_block.log -voptargs="+acc" -assertdebug -c tb_HEX_block -wlf ./../Imple/HEX/QuestaSim/tb_HEX_block.wlf -do "cd ./../Imple/HEX/QuestaSim; log -r /*; run -all;" 
# Start time: 17:06:10 on Nov 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_HEX_block(fast)
# Loading work.UART_Tx_block(fast)
# Loading work.UART_baud_generator(fast)
# Loading work.UART_Transmitter(fast)
# Loading work.UART_Rx_block(fast)
# Loading work.UART_mem(fast)
# Loading work.UART_detect_done(fast)
# Loading work.UART_SS_detect_start(fast)
# Loading work.UART_SS_detect_edge(fast)
# Loading work.UART_SS_detect_edge(fast__1)
# Loading work.UART_Rx(fast)
# Loading work.HEX_block(fast)
# Loading work.HEX_trans(fast)
# ** Note: (vsim-8900) Creating design debug database ./../Imple/HEX/QuestaSim/tb_HEX_block.dbg.
# cd ./../Imple/HEX/QuestaSim
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#  log -r /*
#  run -all
# [5185000] TX done!
# [10165000] TX done!
# [15145000] TX done!
# [20125000] TX done!
# [25105000] TX done!
# [30085000] TX done!
# [35065000] TX done!
# [40045000] TX done!
# DATA_A = c0b0c000
# DATA_B = c0b0c0a6
# ------------- DATA_A -------------
# [41155000] HEX output:
# HEX0=1111111 (?)  HEX1=1111111 (?)  HEX2=1111111 (?)  HEX3=1111111 (?)
# HEX4=1111111 (?)  HEX5=1111111 (?)  HEX6=1111111 (?)  HEX7=1111111 (?)
# -------------------------------------------------------------
# ------------- DATA_B -------------
# [41165000] HEX output:
# HEX0=1111111 (?)  HEX1=1111111 (?)  HEX2=1111111 (?)  HEX3=1111111 (?)
# HEX4=1111111 (?)  HEX5=1111111 (?)  HEX6=1111111 (?)  HEX7=1111111 (?)
# -------------------------------------------------------------
# [45025000] TX done!
# Finsish
# ** Note: $finish    : /home/noname/Documents/project_tiny/Floating_point/Verision2/03_verif/Imple/HEX/tb_Hex_block.sv(197)
#    Time: 51265 ns  Iteration: 0  Instance: /tb_HEX_block
# End time: 17:06:10 on Nov 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
