/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [31:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_4z = !(in_data[102] ? in_data[154] : in_data[117]);
  assign celloutsig_1_13z = !(celloutsig_1_0z[4] ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_0_6z = !(celloutsig_0_2z[2] ? in_data[30] : celloutsig_0_3z[3]);
  assign celloutsig_0_18z = !(celloutsig_0_15z[4] ? celloutsig_0_1z : celloutsig_0_10z[2]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[0]) & in_data[56]);
  assign celloutsig_0_17z = celloutsig_0_11z[1] | ~(celloutsig_0_3z[2]);
  assign celloutsig_0_19z = celloutsig_0_12z | ~(celloutsig_0_14z[0]);
  assign celloutsig_0_8z = in_data[87] | celloutsig_0_7z[0];
  assign celloutsig_0_16z = celloutsig_0_3z[2] | celloutsig_0_7z[5];
  assign celloutsig_1_2z = ~(in_data[181] ^ in_data[177]);
  assign celloutsig_0_7z = in_data[21:14] + in_data[28:21];
  assign celloutsig_1_1z = in_data[161:156] === in_data[151:146];
  assign celloutsig_0_4z = celloutsig_0_2z % { 1'h1, celloutsig_0_2z[3:1], in_data[0] };
  assign celloutsig_0_15z = { celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_0z } % { 1'h1, in_data[20:17], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[163:148] % { 1'h1, in_data[148:134] };
  assign celloutsig_0_0z = in_data[27:25] % { 1'h1, in_data[91:90] };
  assign celloutsig_1_3z = { in_data[168:161], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[126:118] };
  assign celloutsig_0_5z = in_data[58:51] != { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2] };
  assign celloutsig_0_12z = in_data[83:80] != celloutsig_0_11z[4:1];
  assign celloutsig_0_24z = { celloutsig_0_15z[4:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_17z } !== { celloutsig_0_2z[4:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z } !== { celloutsig_0_7z[7:1], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_18z = ~ { in_data[142:113], celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_11z = ~ { celloutsig_0_3z[3], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_26z = | celloutsig_0_14z[3:0];
  assign celloutsig_1_12z = { in_data[125], celloutsig_1_3z, celloutsig_1_6z } >> in_data[167:156];
  assign celloutsig_1_19z = { celloutsig_1_12z[6:4], celloutsig_1_1z } >> in_data[113:110];
  assign celloutsig_0_2z = { in_data[11:10], celloutsig_0_0z } >> { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_10z[0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z } ^ in_data[54:47];
  assign celloutsig_0_21z = ~((celloutsig_0_19z & celloutsig_0_1z) | celloutsig_0_18z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_9z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_7z[4:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[85:84], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_14z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_13z[5:1], celloutsig_0_10z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_4z) | (celloutsig_1_2z & celloutsig_1_4z));
  assign celloutsig_0_20z = ~((celloutsig_0_2z[4] & celloutsig_0_17z) | (celloutsig_0_12z & celloutsig_0_7z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_6z & celloutsig_0_21z) | (celloutsig_0_12z & celloutsig_0_13z[2]));
  assign { celloutsig_0_3z[2], celloutsig_0_3z[3] } = ~ { celloutsig_0_1z, celloutsig_0_0z[2] };
  assign celloutsig_0_3z[1:0] = { celloutsig_0_3z[2], celloutsig_0_3z[2] };
  assign { out_data[159:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
