// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/01/2024 17:46:35"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module milestone1_test (
	clk_i,
	rst_i,
	dime_i,
	nickle_i,
	quarter_i,
	soda_o,
	change_o);
input 	clk_i;
input 	rst_i;
input 	dime_i;
input 	nickle_i;
input 	quarter_i;
output 	soda_o;
output 	[2:0] change_o;

// Design Ports Information
// soda_o	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// change_o[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// change_o[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// change_o[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dime_i	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nickle_i	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quarter_i	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_i	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_i	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk_i~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_i~inputCLKENA0_outclk ;
wire \quarter_i~input_o ;
wire \dime_i~input_o ;
wire \nickle_i~input_o ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \rst_i~input_o ;
wire \c_state.s0~q ;
wire \Selector4~0_combout ;
wire \c_state.s1~q ;
wire \Selector5~0_combout ;
wire \c_state.s2~q ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \soda_o~reg0_q ;
wire \Selector1~0_combout ;
wire \change_o[0]~reg0_q ;
wire \Selector6~0_combout ;
wire \c_state.s3~q ;
wire \Selector0~0_combout ;
wire \change_o[1]~reg0_q ;
wire \change_o~2_combout ;
wire \change_o[2]~reg0_q ;


// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk_i~input (
	.i(clk_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_i~input_o ));
// synopsys translate_off
defparam \clk_i~input .bus_hold = "false";
defparam \clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \soda_o~output (
	.i(\soda_o~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(soda_o),
	.obar());
// synopsys translate_off
defparam \soda_o~output .bus_hold = "false";
defparam \soda_o~output .open_drain_output = "false";
defparam \soda_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \change_o[0]~output (
	.i(\change_o[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(change_o[0]),
	.obar());
// synopsys translate_off
defparam \change_o[0]~output .bus_hold = "false";
defparam \change_o[0]~output .open_drain_output = "false";
defparam \change_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \change_o[1]~output (
	.i(\change_o[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(change_o[1]),
	.obar());
// synopsys translate_off
defparam \change_o[1]~output .bus_hold = "false";
defparam \change_o[1]~output .open_drain_output = "false";
defparam \change_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \change_o[2]~output (
	.i(\change_o[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(change_o[2]),
	.obar());
// synopsys translate_off
defparam \change_o[2]~output .bus_hold = "false";
defparam \change_o[2]~output .open_drain_output = "false";
defparam \change_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk_i~inputCLKENA0 (
	.inclk(\clk_i~input_o ),
	.ena(vcc),
	.outclk(\clk_i~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_i~inputCLKENA0 .clock_type = "global clock";
defparam \clk_i~inputCLKENA0 .disable_mode = "low";
defparam \clk_i~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_i~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_i~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \quarter_i~input (
	.i(quarter_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\quarter_i~input_o ));
// synopsys translate_off
defparam \quarter_i~input .bus_hold = "false";
defparam \quarter_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \dime_i~input (
	.i(dime_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dime_i~input_o ));
// synopsys translate_off
defparam \dime_i~input .bus_hold = "false";
defparam \dime_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \nickle_i~input (
	.i(nickle_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\nickle_i~input_o ));
// synopsys translate_off
defparam \nickle_i~input .bus_hold = "false";
defparam \nickle_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \c_state.s1~q  & ( (\c_state.s0~q  & !\quarter_i~input_o ) ) ) # ( !\c_state.s1~q  & ( \c_state.s0~q  ) )

	.dataa(gnd),
	.datab(!\c_state.s0~q ),
	.datac(!\quarter_i~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c_state.s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h3333333330303030;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N42
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \dime_i~input_o  & ( \Selector3~0_combout  & ( (!\c_state.s3~q  & ((!\c_state.s2~q ) # (\nickle_i~input_o ))) ) ) ) # ( !\dime_i~input_o  & ( \Selector3~0_combout  & ( (!\nickle_i~input_o  & ((!\quarter_i~input_o ) # 
// ((!\c_state.s3~q  & !\c_state.s2~q )))) # (\nickle_i~input_o  & (!\c_state.s3~q )) ) ) ) # ( \dime_i~input_o  & ( !\Selector3~0_combout  & ( (!\c_state.s3~q  & ((!\c_state.s2~q ) # (\nickle_i~input_o ))) ) ) ) # ( !\dime_i~input_o  & ( 
// !\Selector3~0_combout  & ( (!\c_state.s3~q  & \nickle_i~input_o ) ) ) )

	.dataa(!\c_state.s3~q ),
	.datab(!\quarter_i~input_o ),
	.datac(!\c_state.s2~q ),
	.datad(!\nickle_i~input_o ),
	.datae(!\dime_i~input_o ),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h00AAA0AAECAAA0AA;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \rst_i~input (
	.i(rst_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_i~input_o ));
// synopsys translate_off
defparam \rst_i~input .bus_hold = "false";
defparam \rst_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y1_N44
dffeas \c_state.s0 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_i~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_state.s0 .is_wysiwyg = "true";
defparam \c_state.s0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N15
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \c_state.s1~q  & ( \c_state.s0~q  & ( (!\nickle_i~input_o  & (!\quarter_i~input_o  & !\dime_i~input_o )) ) ) ) # ( \c_state.s1~q  & ( !\c_state.s0~q  & ( ((!\quarter_i~input_o  & !\dime_i~input_o )) # (\nickle_i~input_o ) ) ) ) # 
// ( !\c_state.s1~q  & ( !\c_state.s0~q  & ( \nickle_i~input_o  ) ) )

	.dataa(!\nickle_i~input_o ),
	.datab(gnd),
	.datac(!\quarter_i~input_o ),
	.datad(!\dime_i~input_o ),
	.datae(!\c_state.s1~q ),
	.dataf(!\c_state.s0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h5555F5550000A000;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N17
dffeas \c_state.s1 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_i~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_state.s1 .is_wysiwyg = "true";
defparam \c_state.s1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N48
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \c_state.s2~q  & ( \c_state.s0~q  & ( (!\nickle_i~input_o  & (!\quarter_i~input_o  & (!\dime_i~input_o ))) # (\nickle_i~input_o  & (((\c_state.s1~q )))) ) ) ) # ( !\c_state.s2~q  & ( \c_state.s0~q  & ( (\nickle_i~input_o  & 
// \c_state.s1~q ) ) ) ) # ( \c_state.s2~q  & ( !\c_state.s0~q  & ( (!\nickle_i~input_o  & ((!\quarter_i~input_o ) # ((\dime_i~input_o )))) # (\nickle_i~input_o  & (((\c_state.s1~q )))) ) ) ) # ( !\c_state.s2~q  & ( !\c_state.s0~q  & ( (!\nickle_i~input_o  & 
// (\dime_i~input_o )) # (\nickle_i~input_o  & ((\c_state.s1~q ))) ) ) )

	.dataa(!\nickle_i~input_o ),
	.datab(!\quarter_i~input_o ),
	.datac(!\dime_i~input_o ),
	.datad(!\c_state.s1~q ),
	.datae(!\c_state.s2~q ),
	.dataf(!\c_state.s0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0A5F8ADF005580D5;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N50
dffeas \c_state.s2 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_i~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_state.s2 .is_wysiwyg = "true";
defparam \c_state.s2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N9
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \c_state.s0~q  & ( !\c_state.s1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c_state.s1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c_state.s0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \dime_i~input_o  & ( \Selector2~0_combout  & ( ((\c_state.s2~q  & !\nickle_i~input_o )) # (\c_state.s3~q ) ) ) ) # ( !\dime_i~input_o  & ( \Selector2~0_combout  & ( (!\nickle_i~input_o  & (\quarter_i~input_o  & ((\c_state.s2~q ) 
// # (\c_state.s3~q )))) # (\nickle_i~input_o  & (\c_state.s3~q )) ) ) ) # ( \dime_i~input_o  & ( !\Selector2~0_combout  & ( ((\c_state.s2~q  & !\nickle_i~input_o )) # (\c_state.s3~q ) ) ) ) # ( !\dime_i~input_o  & ( !\Selector2~0_combout  & ( 
// (!\nickle_i~input_o  & ((\quarter_i~input_o ))) # (\nickle_i~input_o  & (\c_state.s3~q )) ) ) )

	.dataa(!\c_state.s3~q ),
	.datab(!\quarter_i~input_o ),
	.datac(!\c_state.s2~q ),
	.datad(!\nickle_i~input_o ),
	.datae(!\dime_i~input_o ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h33555F5513555F55;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N37
dffeas \soda_o~reg0 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soda_o~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soda_o~reg0 .is_wysiwyg = "true";
defparam \soda_o~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N54
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( !\nickle_i~input_o  & ( \c_state.s0~q  & ( (!\dime_i~input_o  & (((\quarter_i~input_o  & \c_state.s2~q )))) # (\dime_i~input_o  & (\c_state.s3~q )) ) ) ) # ( !\nickle_i~input_o  & ( !\c_state.s0~q  & ( (!\dime_i~input_o  & 
// ((\quarter_i~input_o ))) # (\dime_i~input_o  & (\c_state.s3~q )) ) ) )

	.dataa(!\c_state.s3~q ),
	.datab(!\quarter_i~input_o ),
	.datac(!\c_state.s2~q ),
	.datad(!\dime_i~input_o ),
	.datae(!\nickle_i~input_o ),
	.dataf(!\c_state.s0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h3355000003550000;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N55
dffeas \change_o[0]~reg0 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\change_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \change_o[0]~reg0 .is_wysiwyg = "true";
defparam \change_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N18
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \c_state.s3~q  & ( \c_state.s1~q  & ( (!\nickle_i~input_o  & ((!\quarter_i~input_o ) # ((\dime_i~input_o )))) # (\nickle_i~input_o  & (((\c_state.s2~q )))) ) ) ) # ( !\c_state.s3~q  & ( \c_state.s1~q  & ( (!\nickle_i~input_o  & 
// ((\dime_i~input_o ))) # (\nickle_i~input_o  & (\c_state.s2~q )) ) ) ) # ( \c_state.s3~q  & ( !\c_state.s1~q  & ( (!\nickle_i~input_o  & (!\quarter_i~input_o  & ((!\dime_i~input_o )))) # (\nickle_i~input_o  & (((\c_state.s2~q )))) ) ) ) # ( !\c_state.s3~q  
// & ( !\c_state.s1~q  & ( (\nickle_i~input_o  & \c_state.s2~q ) ) ) )

	.dataa(!\nickle_i~input_o ),
	.datab(!\quarter_i~input_o ),
	.datac(!\c_state.s2~q ),
	.datad(!\dime_i~input_o ),
	.datae(!\c_state.s3~q ),
	.dataf(!\c_state.s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h05058D0505AF8DAF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N20
dffeas \c_state.s3 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_i~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_state.s3 .is_wysiwyg = "true";
defparam \c_state.s3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N27
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\nickle_i~input_o  & ( (\quarter_i~input_o  & (\c_state.s0~q  & (!\dime_i~input_o  & !\c_state.s3~q ))) ) )

	.dataa(!\quarter_i~input_o ),
	.datab(!\c_state.s0~q ),
	.datac(!\dime_i~input_o ),
	.datad(!\c_state.s3~q ),
	.datae(gnd),
	.dataf(!\nickle_i~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h1000100000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \change_o[1]~reg0 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\change_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \change_o[1]~reg0 .is_wysiwyg = "true";
defparam \change_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \change_o~2 (
// Equation(s):
// \change_o~2_combout  = ( \c_state.s3~q  & ( (!\nickle_i~input_o  & (\quarter_i~input_o  & !\dime_i~input_o )) ) )

	.dataa(!\nickle_i~input_o ),
	.datab(!\quarter_i~input_o ),
	.datac(!\dime_i~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c_state.s3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\change_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \change_o~2 .extended_lut = "off";
defparam \change_o~2 .lut_mask = 64'h0000000020202020;
defparam \change_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N8
dffeas \change_o[2]~reg0 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\change_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\change_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \change_o[2]~reg0 .is_wysiwyg = "true";
defparam \change_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y11_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
