{
  "family": "R7FA6T1AD",
  "architecture": "arm-cortex-m4f",
  "vendor": "Renesas",
  "mcus": {
    "R7FA6T1AD": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "DAC": {
          "instances": [
            {
              "name": "DAC12",
              "base": "0x4005E000"
            }
          ],
          "registers": {
            "DADR%s": {
              "offset": "0x00",
              "size": 16,
              "description": "D/A Data Register %s"
            },
            "DACR": {
              "offset": "0x04",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADPR": {
              "offset": "0x05",
              "size": 8,
              "description": "DADRm  Format Select Register"
            },
            "DAADSCR": {
              "offset": "0x06",
              "size": 8,
              "description": "D/A-A/D Synchronous Start Control Register"
            },
            "DAAMPCR": {
              "offset": "0x08",
              "size": 8,
              "description": "D/A Output Amplifier Control Register"
            },
            "DAASWCR": {
              "offset": "0x101C",
              "size": 8,
              "description": "D/A Amplifier Stabilization Wait Control Register"
            },
            "DAADUSR": {
              "offset": "0x10C0",
              "size": 8,
              "description": "D/A A/D Synchronous Unit Select Register"
            }
          },
          "bits": {
            "DADR%s": {
              "DADR": {
                "bit": 0,
                "description": "D/A Data RegisterNOTE: When DADPR.DPSEL = 0, the high-order 4 bits are fixed to 0: right justified format. When DADPR.DPSEL = 1, the low-order 4 bits are fixed to 0: left justified format.",
                "width": 16
              }
            },
            "DACR": {
              "DAOE1": {
                "bit": 7,
                "description": "D/A Output Enable 1"
              },
              "DAOE0": {
                "bit": 6,
                "description": "D/A Output Enable 0"
              },
              "DAE": {
                "bit": 5,
                "description": "D/A Enable"
              }
            },
            "DADPR": {
              "DPSEL": {
                "bit": 7,
                "description": "DADRm Format Select"
              }
            },
            "DAADSCR": {
              "DAADST": {
                "bit": 7,
                "description": "D/A-A/D Synchronous Conversion"
              }
            },
            "DAAMPCR": {
              "DAAMP1": {
                "bit": 7,
                "description": "Amplifier Control 1"
              },
              "DAAMP0": {
                "bit": 6,
                "description": "Amplifier Control 0"
              }
            },
            "DAASWCR": {
              "DAASW1": {
                "bit": 7,
                "description": "D/A Amplifier Stabilization Wait 1"
              },
              "DAASW0": {
                "bit": 6,
                "description": "D/A Amplifier Stabilization Wait 0"
              }
            },
            "DAADUSR": {
              "AMADSEL1": {
                "bit": 1,
                "description": "A/D Unit 1 Select"
              }
            }
          }
        },
        "ACMPHS0": {
          "instances": [
            {
              "name": "ACMPHS0",
              "base": "0x40085000"
            }
          ],
          "registers": {
            "CMPCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Comparator Control Register"
            },
            "CMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "CMPSEL1": {
              "offset": "0x08",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            },
            "CMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Comparator Output Monitor Register"
            },
            "CPIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "Comparator Output Control Register"
            }
          },
          "bits": {
            "CMPCTL": {
              "HCMPON": {
                "bit": 7,
                "description": "Comparator operation control"
              },
              "CDFS": {
                "bit": 5,
                "description": "Noise filter selection",
                "width": 2
              },
              "CEG": {
                "bit": 3,
                "description": "Selection of valid edge (Edge selector)",
                "width": 2
              },
              "CSTEN": {
                "bit": 2,
                "description": "Interrupt Select"
              },
              "COE": {
                "bit": 1,
                "description": "Comparator output enable"
              },
              "CINV": {
                "bit": 0,
                "description": "Comparator output polarity selection"
              }
            },
            "CMPSEL0": {
              "CMPSEL": {
                "bit": 0,
                "description": "Comparator input selection",
                "width": 4
              }
            },
            "CMPSEL1": {
              "CRVS": {
                "bit": 0,
                "description": "Reference voltage selection",
                "width": 4
              }
            },
            "CMPMON": {
              "CMPMON": {
                "bit": 0,
                "description": "Comparator output monitor"
              }
            },
            "CPIOC": {
              "VREFEN": {
                "bit": 7,
                "description": "Internal Vref enable"
              },
              "CPOE": {
                "bit": 0,
                "description": "Comparator output selection"
              }
            }
          }
        },
        "ACMPHS1": {
          "instances": [
            {
              "name": "ACMPHS1",
              "base": "0x40085100"
            }
          ],
          "registers": {
            "CMPCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Comparator Control Register"
            },
            "CMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "CMPSEL1": {
              "offset": "0x08",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            },
            "CMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Comparator Output Monitor Register"
            },
            "CPIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "Comparator Output Control Register"
            }
          },
          "bits": {
            "CMPCTL": {
              "HCMPON": {
                "bit": 7,
                "description": "Comparator operation control"
              },
              "CDFS": {
                "bit": 5,
                "description": "Noise filter selection",
                "width": 2
              },
              "CEG": {
                "bit": 3,
                "description": "Selection of valid edge (Edge selector)",
                "width": 2
              },
              "CSTEN": {
                "bit": 2,
                "description": "Interrupt Select"
              },
              "COE": {
                "bit": 1,
                "description": "Comparator output enable"
              },
              "CINV": {
                "bit": 0,
                "description": "Comparator output polarity selection"
              }
            },
            "CMPSEL0": {
              "CMPSEL": {
                "bit": 0,
                "description": "Comparator input selection",
                "width": 4
              }
            },
            "CMPSEL1": {
              "CRVS": {
                "bit": 0,
                "description": "Reference voltage selection",
                "width": 4
              }
            },
            "CMPMON": {
              "CMPMON": {
                "bit": 0,
                "description": "Comparator output monitor"
              }
            },
            "CPIOC": {
              "VREFEN": {
                "bit": 7,
                "description": "Internal Vref enable"
              },
              "CPOE": {
                "bit": 0,
                "description": "Comparator output selection"
              }
            }
          }
        },
        "ACMPHS2": {
          "instances": [
            {
              "name": "ACMPHS2",
              "base": "0x40085200"
            }
          ],
          "registers": {}
        },
        "ACMPHS3": {
          "instances": [
            {
              "name": "ACMPHS3",
              "base": "0x40085300"
            }
          ],
          "registers": {}
        },
        "ACMPHS4": {
          "instances": [
            {
              "name": "ACMPHS4",
              "base": "0x40085400"
            }
          ],
          "registers": {}
        },
        "ACMPHS5": {
          "instances": [
            {
              "name": "ACMPHS5",
              "base": "0x40085500"
            }
          ],
          "registers": {}
        },
        "TSN": {
          "instances": [
            {
              "name": "TSN",
              "base": "0x4005D000"
            }
          ],
          "registers": {
            "TSCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Temperature Sensor Control Register"
            }
          },
          "bits": {
            "TSCR": {
              "TSEN": {
                "bit": 7,
                "description": "Temperature Sensor Output Enable"
              },
              "TSOE": {
                "bit": 4,
                "description": "Temperature Sensor Enable"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register0"
            },
            "CRCCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC Control Register1"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register (byte access)"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register (halfword access)"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register(byte access)"
            },
            "CRCSAR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Snoop Address Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "DORCLR": {
                "bit": 7,
                "description": "CRCDOR Register Clear"
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              }
            },
            "CRCCR1": {
              "CRCSEN": {
                "bit": 7,
                "description": "Snoop enable bit"
              },
              "CRCSWR": {
                "bit": 6,
                "description": "Snoop-on-write/read switch bit"
              }
            },
            "CRCDIR": {
              "CRCDIR": {
                "bit": 0,
                "description": "Calculation input Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDIR_BY": {
              "CRCDIR_BY": {
                "bit": 0,
                "description": "Calculation input Data ( Case of CRC-8, CRC-16 or CRC-CCITT )",
                "width": 8
              }
            },
            "CRCDOR": {
              "CRCDOR": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDOR_HA": {
              "CRCDOR_HA": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-16 or CRC-CCITT )",
                "width": 16
              }
            },
            "CRCDOR_BY": {
              "CRCDOR_BY": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-8 )",
                "width": 8
              }
            },
            "CRCSAR": {
              "CRCSA": {
                "bit": 0,
                "description": "snoop address bitSet the I/O register address to snoop",
                "width": 14
              }
            }
          }
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x10",
              "size": 16,
              "description": "Event Link Setting Register %s"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              }
            },
            "ELSEGR%s": {
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              }
            },
            "ELSR%s": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 9
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40044600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable."
              }
            },
            "CACR1": {
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              },
              "TCSS": {
                "bit": 4,
                "description": "Measurement Target Clock Frequency Division Ratio Select",
                "width": 2
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              }
            },
            "CACR2": {
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Selection",
                "width": 2
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              }
            },
            "CAICR": {
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request  Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              }
            },
            "CASTR": {
              "OVFF": {
                "bit": 2,
                "description": "Counter Overflow Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              }
            },
            "CAULVR": {
              "CAULVR": {
                "bit": 0,
                "description": "CAULVR is a 16-bit readable/writable register that stores the upper-limit value of the frequency.",
                "width": 16
              }
            },
            "CALLVR": {
              "CALLVR": {
                "bit": 0,
                "description": "CALLVR is a 16-bit readable/writable register that stores the lower-limit value of the frequency.",
                "width": 16
              }
            },
            "CACNTBR": {
              "CACNTBR": {
                "bit": 0,
                "description": "CACNTBR is a 16-bit read-only register that retains the counter value at the time a valid reference signal edge is input",
                "width": 16
              }
            }
          }
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40054100"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              },
              "DOPCF": {
                "bit": 5,
                "description": "Data Operation Circuit FlagIndicates the result of an operation."
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              }
            },
            "DODIR": {
              "DODIR": {
                "bit": 0,
                "description": "16-bit read-write register in which 16-bit data for use in the operations are stored.",
                "width": 16
              }
            },
            "DODSR": {
              "DODSR": {
                "bit": 0,
                "description": "This register stores 16-bit data for use as a reference in data comparison mode. This register also stores the results of operations in data addition and data subtraction modes.",
                "width": 16
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDT",
              "base": "0x40044400"
            },
            {
              "name": "WDT",
              "base": "0x40044200"
            }
          ],
          "registers": {
            "IWDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "IWDT Refresh Register"
            },
            "IWDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "IWDT Status Register"
            }
          },
          "bits": {
            "IWDTRR": {
              "IWDTRR": {
                "bit": 0,
                "description": "The counter is refreshed by writing 0x00 and then writing 0xFF to this register.",
                "width": 8
              }
            },
            "IWDTSR": {
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "CNTVAL": {
                "bit": 0,
                "description": "Counter ValueValue counted by the counter",
                "width": 14
              }
            }
          }
        },
        "KINT": {
          "instances": [
            {
              "name": "KINT",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "KRCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "KEY Return Control Register"
            },
            "KRF": {
              "offset": "0x04",
              "size": 8,
              "description": "KEY Return Flag Register"
            },
            "KRM": {
              "offset": "0x08",
              "size": 8,
              "description": "KEY Return Mode Register"
            }
          },
          "bits": {
            "KRCTL": {
              "KRMD": {
                "bit": 7,
                "description": "Usage of Key Interrupt Flags(KR0 to KR7)"
              },
              "KREG": {
                "bit": 0,
                "description": "Detection Edge Selection (KRF0 to KRF7)"
              }
            },
            "KRF": {
              "KRF7": {
                "bit": 7,
                "description": "Key interrupt flag 7"
              },
              "KRF6": {
                "bit": 6,
                "description": "Key interrupt flag 6"
              },
              "KRF5": {
                "bit": 5,
                "description": "Key interrupt flag 5"
              },
              "KRF4": {
                "bit": 4,
                "description": "Key interrupt flag 4"
              },
              "KRF3": {
                "bit": 3,
                "description": "Key interrupt flag 3"
              },
              "KRF2": {
                "bit": 2,
                "description": "Key interrupt flag 2"
              },
              "KRF1": {
                "bit": 1,
                "description": "Key interrupt flag 1"
              },
              "KRF0": {
                "bit": 0,
                "description": "Key interrupt flag 0"
              }
            },
            "KRM": {
              "KRM7": {
                "bit": 7,
                "description": "Key interrupt mode control 7"
              },
              "KRM6": {
                "bit": 6,
                "description": "Key interrupt mode control 6"
              },
              "KRM5": {
                "bit": 5,
                "description": "Key interrupt mode control 5"
              },
              "KRM4": {
                "bit": 4,
                "description": "Key interrupt mode control 4"
              },
              "KRM3": {
                "bit": 3,
                "description": "Key interrupt mode control 3"
              },
              "KRM2": {
                "bit": 2,
                "description": "Key interrupt mode control 2"
              },
              "KRM1": {
                "bit": 1,
                "description": "Key interrupt mode control 1"
              },
              "KRM0": {
                "bit": 0,
                "description": "Key interrupt mode control 0"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40050000"
            },
            {
              "name": "CAN1",
              "base": "0x40051000"
            }
          ],
          "registers": {
            "MB%s_ID": {
              "offset": "0x200",
              "size": 32,
              "description": "Mailbox Register"
            },
            "MB%s_DL": {
              "offset": "0x204",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MB%s_D0": {
              "offset": "0x206",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D1": {
              "offset": "0x207",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D2": {
              "offset": "0x208",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D3": {
              "offset": "0x209",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D4": {
              "offset": "0x20A",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D5": {
              "offset": "0x20B",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D6": {
              "offset": "0x20C",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D7": {
              "offset": "0x20D",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_TS": {
              "offset": "0x20E",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MKR[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Mask Register"
            },
            "FIDCR%s": {
              "offset": "0x420",
              "size": 32,
              "description": "FIFO Received ID Compare Registers"
            },
            "MKIVLR": {
              "offset": "0x428",
              "size": 32,
              "description": "Mask Invalid Register"
            },
            "MIER": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register"
            },
            "MIER_FIFO": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register for FIFO Mailbox Mode"
            },
            "MCTL_TX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Transmit"
            },
            "MCTL_RX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Receive"
            },
            "CTLR": {
              "offset": "0x840",
              "size": 16,
              "description": "Control Register"
            },
            "STR": {
              "offset": "0x842",
              "size": 16,
              "description": "Status Register"
            },
            "BCR": {
              "offset": "0x844",
              "size": 32,
              "description": "Bit Configuration Register"
            },
            "RFCR": {
              "offset": "0x848",
              "size": 8,
              "description": "Receive FIFO Control Register"
            },
            "RFPCR": {
              "offset": "0x849",
              "size": 8,
              "description": "Receive FIFO Pointer Control Register"
            },
            "TFCR": {
              "offset": "0x84A",
              "size": 8,
              "description": "Transmit FIFO Control Register"
            },
            "TFPCR": {
              "offset": "0x84B",
              "size": 8,
              "description": "Transmit FIFO Pointer Control Register"
            },
            "EIER": {
              "offset": "0x84C",
              "size": 8,
              "description": "Error Interrupt Enable Register"
            },
            "EIFR": {
              "offset": "0x84D",
              "size": 8,
              "description": "Error Interrupt Factor Judge Register"
            },
            "RECR": {
              "offset": "0x84E",
              "size": 8,
              "description": "Receive Error Count Register"
            },
            "TECR": {
              "offset": "0x84F",
              "size": 8,
              "description": "Transmit Error Count Register"
            },
            "ECSR": {
              "offset": "0x850",
              "size": 8,
              "description": "Error Code Store Register"
            },
            "CSSR": {
              "offset": "0x851",
              "size": 8,
              "description": "Channel Search Support Register"
            },
            "MSSR": {
              "offset": "0x852",
              "size": 8,
              "description": "Mailbox Search Status Register"
            },
            "MSMR": {
              "offset": "0x853",
              "size": 8,
              "description": "Mailbox Search Mode Register"
            },
            "TSR": {
              "offset": "0x854",
              "size": 16,
              "description": "Time Stamp Register"
            },
            "AFSR": {
              "offset": "0x856",
              "size": 16,
              "description": "Acceptance Filter Support Register"
            },
            "TCR": {
              "offset": "0x858",
              "size": 8,
              "description": "Test Control Register"
            }
          },
          "bits": {
            "MB%s_ID": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MB%s_DL": {
              "DLC": {
                "bit": 0,
                "description": "Data Length Code",
                "width": 4
              }
            },
            "MB%s_D0": {
              "DATA0": {
                "bit": 0,
                "description": "Data Bytes 0.DATA0  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D1": {
              "DATA1": {
                "bit": 0,
                "description": "Data Bytes 1DATA1  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D2": {
              "DATA2": {
                "bit": 0,
                "description": "Data Bytes 2DATA2  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D3": {
              "DATA3": {
                "bit": 0,
                "description": "Data Bytes 3DATA3  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D4": {
              "DATA4": {
                "bit": 0,
                "description": "Data Bytes 4DATA4 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D5": {
              "DATA5": {
                "bit": 0,
                "description": "Data Bytes 5DATA5 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D6": {
              "DATA6": {
                "bit": 0,
                "description": "Data Bytes 6DATA6 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D7": {
              "DATA7": {
                "bit": 0,
                "description": "Data Bytes 7DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_TS": {
              "TSH": {
                "bit": 8,
                "description": "Time Stamp Lower ByteBits TSH[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              },
              "TSL": {
                "bit": 0,
                "description": "Time Stamp Higher ByteBits TSL[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              }
            },
            "MKR[%s]": {
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "FIDCR%s": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MKIVLR": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Mask Invalid"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Mask Invalid"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Mask Invalid"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Mask Invalid"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Mask Invalid"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Mask Invalid"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Mask Invalid"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Mask Invalid"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Mask Invalid"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Mask Invalid"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Mask Invalid"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Mask Invalid"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Mask Invalid"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Mask Invalid"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Mask Invalid"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Mask Invalid"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Mask Invalid"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Mask Invalid"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Mask Invalid"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Mask Invalid"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Mask Invalid"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Mask Invalid"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Mask Invalid"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Mask Invalid"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Mask Invalid"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Mask Invalid"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Mask Invalid"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Mask Invalid"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Mask Invalid"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Mask Invalid"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Mask Invalid"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Mask Invalid"
              }
            },
            "MIER": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Interrupt Enable"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Interrupt Enable"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Interrupt Enable"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Interrupt Enable"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Interrupt Enable"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Interrupt Enable"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MIER_FIFO": {
              "MB29": {
                "bit": 29,
                "description": "Receive FIFO Interrupt Generation Timing Control"
              },
              "MB28": {
                "bit": 28,
                "description": "Receive FIFO Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "Transmit FIFO Interrupt Generation Timing Control"
              },
              "MB24": {
                "bit": 24,
                "description": "Transmit FIFO Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MCTL_TX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "TRMABT": {
                "bit": 2,
                "description": "Transmission Abort Complete Flag (Transmit mailbox setting enabled)"
              },
              "TRMACTIVE": {
                "bit": 1,
                "description": "Transmission-in-Progress Status Flag (Transmit mailbox setting enabled)"
              },
              "SENTDATA": {
                "bit": 0,
                "description": "Transmission Complete Flag"
              }
            },
            "MCTL_RX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "MSGLOST": {
                "bit": 2,
                "description": "Message Lost Flag(Receive mailbox setting enabled)"
              },
              "INVALDATA": {
                "bit": 1,
                "description": "Reception-in-Progress Status Flag (Receive mailbox setting enabled)"
              },
              "NEWDATA": {
                "bit": 0,
                "description": "Reception Complete Flag"
              }
            },
            "CTLR": {
              "RBOC": {
                "bit": 13,
                "description": "Forcible Return From Bus-Off"
              },
              "BOM": {
                "bit": 11,
                "description": "Bus-Off Recovery Mode by a program request",
                "width": 2
              },
              "SLPM": {
                "bit": 10,
                "description": "CAN Sleep Mode"
              },
              "CANM": {
                "bit": 8,
                "description": "CAN Operating Mode Select",
                "width": 2
              },
              "TSPS": {
                "bit": 6,
                "description": "Time Stamp Prescaler Select",
                "width": 2
              },
              "TSRC": {
                "bit": 5,
                "description": "Time Stamp Counter Reset Command"
              },
              "TPM": {
                "bit": 4,
                "description": "Transmission Priority Mode Select"
              },
              "MLM": {
                "bit": 3,
                "description": "Message Lost Mode Select"
              },
              "IDFM": {
                "bit": 1,
                "description": "ID Format Mode Select",
                "width": 2
              },
              "MBM": {
                "bit": 0,
                "description": "CAN Mailbox Mode Select"
              }
            },
            "STR": {
              "RECST": {
                "bit": 14,
                "description": "Receive Status Flag (receiver)"
              },
              "TRMST": {
                "bit": 13,
                "description": "Transmit Status Flag (transmitter)"
              },
              "BOST": {
                "bit": 12,
                "description": "Bus-Off Status Flag"
              },
              "EPST": {
                "bit": 11,
                "description": "Error-Passive Status Flag"
              },
              "SLPST": {
                "bit": 10,
                "description": "CAN Sleep Status Flag"
              },
              "HLTST": {
                "bit": 9,
                "description": "CAN Halt Status Flag"
              },
              "RSTST": {
                "bit": 8,
                "description": "CAN Reset Status Flag"
              },
              "EST": {
                "bit": 7,
                "description": "Error Status Flag"
              },
              "TABST": {
                "bit": 6,
                "description": "Transmission Abort Status Flag"
              },
              "FMLST": {
                "bit": 5,
                "description": "FIFO Mailbox Message Lost Status Flag"
              },
              "NMLST": {
                "bit": 4,
                "description": "Normal Mailbox Message Lost Status Flag"
              },
              "TFST": {
                "bit": 3,
                "description": "Transmit FIFO Status Flag"
              },
              "RFST": {
                "bit": 2,
                "description": "Receive FIFO Status Flag"
              },
              "SDST": {
                "bit": 1,
                "description": "SENTDATA Status Flag"
              },
              "NDST": {
                "bit": 0,
                "description": "NEWDATA Status Flag"
              }
            },
            "BCR": {
              "TSEG1": {
                "bit": 28,
                "description": "Time Segment 1 Control",
                "width": 4
              },
              "BRP": {
                "bit": 16,
                "description": "Prescaler Division Ratio Select . These bits set the frequency of the CAN communication clock (fCANCLK).",
                "width": 10
              },
              "SJW": {
                "bit": 12,
                "description": "Resynchronization Jump Width Control",
                "width": 2
              },
              "TSEG2": {
                "bit": 8,
                "description": "Time Segment 2 Control",
                "width": 3
              },
              "CCLKS": {
                "bit": 0,
                "description": "CAN Clock Source Selection"
              }
            },
            "RFCR": {
              "RFEST": {
                "bit": 7,
                "description": "Receive FIFO Empty Status Flag"
              },
              "RFWST": {
                "bit": 6,
                "description": "Receive FIFO Buffer Warning Status Flag"
              },
              "RFFST": {
                "bit": 5,
                "description": "Receive FIFO Full Status Flag"
              },
              "RFMLF": {
                "bit": 4,
                "description": "Receive FIFO Message Lost Flag"
              },
              "RFUST": {
                "bit": 1,
                "description": "Receive FIFO Unread Message Number Status",
                "width": 3
              },
              "RFE": {
                "bit": 0,
                "description": "Receive FIFO Enable"
              }
            },
            "RFPCR": {
              "RFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the receive FIFO is incremented by writing FFh to RFPCR.",
                "width": 8
              }
            },
            "TFCR": {
              "TFEST": {
                "bit": 7,
                "description": "Transmit FIFO Empty Status"
              },
              "TFFST": {
                "bit": 6,
                "description": "Transmit FIFO Full Status"
              },
              "TFUST": {
                "bit": 1,
                "description": "Transmit FIFO Unsent Message Number Status",
                "width": 3
              },
              "TFE": {
                "bit": 0,
                "description": "Transmit FIFO Enable"
              }
            },
            "TFPCR": {
              "TFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the transmit FIFO is incremented by writing FFh to TFPCR.",
                "width": 8
              }
            },
            "EIER": {
              "BLIE": {
                "bit": 7,
                "description": "Bus Lock Interrupt Enable"
              },
              "OLIE": {
                "bit": 6,
                "description": "Overload Frame Transmit Interrupt Enable"
              },
              "ORIE": {
                "bit": 5,
                "description": "Overrun Interrupt Enable"
              },
              "BORIE": {
                "bit": 4,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "BOEIE": {
                "bit": 3,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "EPIE": {
                "bit": 2,
                "description": "Error-Passive Interrupt Enable"
              },
              "EWIE": {
                "bit": 1,
                "description": "Error-Warning Interrupt Enable"
              },
              "BEIE": {
                "bit": 0,
                "description": "Bus Error Interrupt Enable"
              }
            },
            "EIFR": {
              "BLIF": {
                "bit": 7,
                "description": "Bus Lock Detect Flag"
              },
              "OLIF": {
                "bit": 6,
                "description": "Overload Frame Transmission Detect Flag"
              },
              "ORIF": {
                "bit": 5,
                "description": "Receive Overrun Detect Flag"
              },
              "BORIF": {
                "bit": 4,
                "description": "Bus-Off Recovery Detect Flag"
              },
              "BOEIF": {
                "bit": 3,
                "description": "Bus-Off Entry Detect Flag"
              },
              "EPIF": {
                "bit": 2,
                "description": "Error-Passive Detect Flag"
              },
              "EWIF": {
                "bit": 1,
                "description": "Error-Warning Detect Flag"
              },
              "BEIF": {
                "bit": 0,
                "description": "Bus Error Detect Flag"
              }
            },
            "RECR": {
              "RECR": {
                "bit": 0,
                "description": "Receive error count functionRECR increments or decrements the counter value according to the error status of the CAN module during reception.",
                "width": 8
              }
            },
            "TECR": {
              "TECR": {
                "bit": 0,
                "description": "Transmit error count functionTECR increments or decrements the counter value according to the error status of the CAN module during transmission.",
                "width": 8
              }
            },
            "ECSR": {
              "EDPM": {
                "bit": 7,
                "description": "Error Display Mode Select"
              },
              "ADEF": {
                "bit": 6,
                "description": "ACK Delimiter Error Flag"
              },
              "BE0F": {
                "bit": 5,
                "description": "Bit Error (dominant) Flag"
              },
              "BE1F": {
                "bit": 4,
                "description": "Bit Error (recessive) Flag"
              },
              "CEF": {
                "bit": 3,
                "description": "CRC Error Flag"
              },
              "AEF": {
                "bit": 2,
                "description": "ACK Error Flag"
              },
              "FEF": {
                "bit": 1,
                "description": "Form Error Flag"
              },
              "SEF": {
                "bit": 0,
                "description": "Stuff Error Flag"
              }
            },
            "CSSR": {
              "CSSR": {
                "bit": 0,
                "description": "When the value for the channel search is input, the channel number is output to MSSR.",
                "width": 8
              }
            },
            "MSSR": {
              "SEST": {
                "bit": 7,
                "description": "Search Result Status"
              },
              "MBNST": {
                "bit": 0,
                "description": "Search Result Mailbox Number Status These bits output the smallest mailbox number that is searched in each mode of MSMR.",
                "width": 5
              }
            },
            "MSMR": {
              "MBSM": {
                "bit": 0,
                "description": "Mailbox Search Mode Select",
                "width": 2
              }
            },
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Free-running counter value for the time stamp function",
                "width": 16
              }
            },
            "AFSR": {
              "AFSR": {
                "bit": 0,
                "description": "After the standard ID of a received message is written, the value converted for data table search can be read.",
                "width": 16
              }
            },
            "TCR": {
              "TSTM": {
                "bit": 1,
                "description": "CAN Test Mode Select",
                "width": 2
              },
              "TSTE": {
                "bit": 0,
                "description": "CAN Test Mode Enable"
              }
            }
          }
        },
        "IRDA": {
          "instances": [
            {
              "name": "IRDA",
              "base": "0x40070F00"
            }
          ],
          "registers": {
            "IRCR": {
              "offset": "0x00",
              "size": 8,
              "description": "IrDA Control Register"
            }
          },
          "bits": {
            "IRCR": {
              "IRE": {
                "bit": 7,
                "description": "IrDA Enable"
              },
              "IRTXINV": {
                "bit": 3,
                "description": "IRTXD Polarity Switching"
              },
              "IRRXINV": {
                "bit": 2,
                "description": "IRRXD Polarity Switching"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40072000"
            },
            {
              "name": "SPI1",
              "base": "0x40072100"
            }
          ],
          "registers": {
            "SPCR": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register"
            },
            "SSLP": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Slave Select Polarity Register"
            },
            "SPPCR": {
              "offset": "0x02",
              "size": 8,
              "description": "RSPI Pin Control Register"
            },
            "SPSR": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "SPDR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Data Register"
            },
            "SPDR_HA": {
              "offset": "0x04",
              "size": 16,
              "description": "SPI Data Register ( halfword access )"
            },
            "SPSCR": {
              "offset": "0x08",
              "size": 8,
              "description": "SPI Sequence Control Register"
            },
            "SPSSR": {
              "offset": "0x09",
              "size": 8,
              "description": "SPI Sequence Status Register"
            },
            "SPBR": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI Bit Rate Register"
            },
            "SPDCR": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI Data Control Register"
            },
            "SPCKD": {
              "offset": "0x0C",
              "size": 8,
              "description": "SPI Clock Delay Register"
            },
            "SSLND": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Slave Select Negation Delay Register"
            },
            "SPND": {
              "offset": "0x0E",
              "size": 8,
              "description": "SPI Next-Access Delay Register"
            },
            "SPCR2": {
              "offset": "0x0F",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "SPCMD%s": {
              "offset": "0x10",
              "size": 16,
              "description": "SPI Command Register %s"
            },
            "SPDCR2": {
              "offset": "0x20",
              "size": 8,
              "description": "SPI Data Control Register 2"
            }
          },
          "bits": {
            "SPCR": {
              "SPRIE": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI Function Enable"
              },
              "SPTIE": {
                "bit": 5,
                "description": "Transmit Buffer Empty Interrupt Enable"
              },
              "SPEIE": {
                "bit": 4,
                "description": "SPI Error Interrupt Enable"
              },
              "MSTR": {
                "bit": 3,
                "description": "SPI Master/Slave Mode Select"
              },
              "MODFEN": {
                "bit": 2,
                "description": "Mode Fault Error Detection Enable"
              },
              "TXMD": {
                "bit": 1,
                "description": "Communications Operating Mode Select"
              },
              "SPMS": {
                "bit": 0,
                "description": "SPI Mode Select"
              }
            },
            "SSLP": {
              "SSL3P": {
                "bit": 3,
                "description": "SSL3 Signal Polarity Setting"
              },
              "SSL2P": {
                "bit": 2,
                "description": "SSL2 Signal Polarity Setting"
              },
              "SSL1P": {
                "bit": 1,
                "description": "SSL1 Signal Polarity Setting"
              },
              "SSL0P": {
                "bit": 0,
                "description": "SSL0 Signal Polarity Setting"
              }
            },
            "SPPCR": {
              "MOIFE": {
                "bit": 5,
                "description": "MOSI Idle Value Fixing Enable"
              },
              "MOIFV": {
                "bit": 4,
                "description": "MOSI Idle Fixed Value"
              },
              "SPLP2": {
                "bit": 1,
                "description": "RSPI Loopback 2"
              },
              "SPLP": {
                "bit": 0,
                "description": "RSPI Loopback"
              }
            },
            "SPSR": {
              "SPRF": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Error Flag(When MODF is 0,  This bit is invalid.)"
              },
              "PERF": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Flag"
              },
              "IDLNF": {
                "bit": 1,
                "description": "SPI Idle Flag"
              },
              "OVRF": {
                "bit": 0,
                "description": "Overrun Error Flag"
              }
            },
            "SPDR": {
              "SPDR": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in word (SPDCR.SPLW=1), access SPDR.",
                "width": 32
              }
            },
            "SPDR_HA": {
              "SPDR_HA": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in halfword (SPDCR.SPLW=0), access SPDR_HA.",
                "width": 16
              }
            },
            "SPSCR": {
              "SPSLN": {
                "bit": 0,
                "description": "RSPI Sequence Length SpecificationThe order in which the SPCMD0 to SPCMD07 registers are to be referenced is changed in accordance with the sequence length that is set in these bits. The relationship among the setting of these bits, sequence length, and SPCMD0 to SPCMD7 registers referenced by the RSPI is shown above. However, the RSPI in slave mode always references SPCMD0.",
                "width": 3
              }
            },
            "SPSSR": {
              "SPECM": {
                "bit": 4,
                "description": "RSPI Error Command",
                "width": 3
              },
              "SPCP": {
                "bit": 0,
                "description": "RSPI Command Pointer",
                "width": 3
              }
            },
            "SPBR": {
              "SPR": {
                "bit": 0,
                "description": "SPBR sets the bit rate in master mode.",
                "width": 8
              }
            },
            "SPDCR": {
              "SPBYT": {
                "bit": 6,
                "description": "SPI Byte Access Specification"
              },
              "SPLW": {
                "bit": 5,
                "description": "SPI Word Access/Halfword Access Specification"
              },
              "SPRDTD": {
                "bit": 4,
                "description": "RSPI Receive/Transmit Data Selection"
              },
              "SPFC": {
                "bit": 0,
                "description": "Number of Frames Specification",
                "width": 2
              }
            },
            "SPCKD": {
              "SCKDL": {
                "bit": 0,
                "description": "RSPCK Delay Setting",
                "width": 3
              }
            },
            "SSLND": {
              "SLNDL": {
                "bit": 0,
                "description": "SSL Negation Delay Setting",
                "width": 3
              }
            },
            "SPND": {
              "SPNDL": {
                "bit": 0,
                "description": "SPI Next-Access Delay Setting",
                "width": 3
              }
            },
            "SPCR2": {
              "SCKASE": {
                "bit": 4,
                "description": "RSPCK Auto-Stop Function Enable"
              },
              "PTE": {
                "bit": 3,
                "description": "Parity Self-Testing"
              },
              "SPIIE": {
                "bit": 2,
                "description": "SPI Idle Interrupt Enable"
              },
              "SPOE": {
                "bit": 1,
                "description": "Parity Mode"
              },
              "SPPE": {
                "bit": 0,
                "description": "Parity Enable"
              }
            },
            "SPCMD%s": {
              "SCKDEN": {
                "bit": 15,
                "description": "RSPCK Delay Setting Enable"
              },
              "SLNDEN": {
                "bit": 14,
                "description": "SSL Negation Delay Setting Enable"
              },
              "SPNDEN": {
                "bit": 13,
                "description": "RSPI Next-Access Delay Enable"
              },
              "LSBF": {
                "bit": 12,
                "description": "RSPI LSB First"
              },
              "SPB": {
                "bit": 8,
                "description": "RSPI Data Length Setting",
                "width": 4
              },
              "SSLKP": {
                "bit": 7,
                "description": "SSL Signal Level Keeping"
              },
              "SSLA": {
                "bit": 4,
                "description": "SSL Signal Assertion Setting",
                "width": 3
              },
              "BRDV": {
                "bit": 2,
                "description": "Bit Rate Division Setting",
                "width": 2
              },
              "CPOL": {
                "bit": 1,
                "description": "RSPCK Polarity Setting"
              },
              "CPHA": {
                "bit": 0,
                "description": "RSPCK Phase Setting"
              }
            },
            "SPDCR2": {
              "BYSW": {
                "bit": 0,
                "description": "Byte Swap Operating Mode  Select"
              }
            }
          }
        },
        "SRCRAM": {
          "instances": [
            {
              "name": "SRCRAM",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "SRCFCTR[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Filter Coefficient Table [%s]"
            }
          },
          "bits": {
            "SRCFCTR[%s]": {
              "SRCFCOE": {
                "bit": 0,
                "description": "Stores a filter coefficient value.",
                "width": 22
              }
            }
          }
        },
        "SRC": {
          "instances": [
            {
              "name": "SRC",
              "base": "0x4004DFF0"
            }
          ],
          "registers": {
            "SRCID": {
              "offset": "0x00",
              "size": 32,
              "description": "Input Data Register"
            },
            "SRCOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Output Data Register"
            },
            "SRCIDCTRL": {
              "offset": "0x08",
              "size": 16,
              "description": "Input Data Control Register"
            },
            "SRCODCTRL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Output Data Control Register"
            },
            "SRCCTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Control Register"
            },
            "SRCSTAT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Status Register"
            }
          },
          "bits": {
            "SRCID": {
              "SRCID": {
                "bit": 0,
                "description": "SRCID is a 32-bit writ-only register that is used to input the data before sampling rate conversion. All the bits are read as 0.",
                "width": 32
              }
            },
            "SRCOD": {
              "SRCOD": {
                "bit": 0,
                "description": "SRCOD is a 32-bit read-only register used to output the data after sampling rate conversion. The data in the 16-stage output data FIFO is read through SRCOD. When the number of data in the output data FIFO is zero after the start of conversion, the value previously read is read again.",
                "width": 32
              }
            },
            "SRCIDCTRL": {
              "IED": {
                "bit": 9,
                "description": "Input Data Endian"
              },
              "IEN": {
                "bit": 8,
                "description": "Input FIFO Empty Interrupt Enable"
              },
              "IFTRG": {
                "bit": 0,
                "description": "Input FIFO Data Triggering Number",
                "width": 2
              }
            },
            "SRCODCTRL": {
              "OCH": {
                "bit": 10,
                "description": "Output Data Channel Exchange"
              },
              "OED": {
                "bit": 9,
                "description": "Output Data Endian"
              },
              "OEN": {
                "bit": 8,
                "description": "Output Data FIFO Full Interrupt Enable"
              },
              "OFTRG": {
                "bit": 0,
                "description": "Output FIFO Data Trigger Number",
                "width": 2
              }
            },
            "SRCCTRL": {
              "FICRAE": {
                "bit": 15,
                "description": "Filter Coefficient Table Access Enable"
              },
              "CEEN": {
                "bit": 13,
                "description": "Conversion End Interrupt Enable"
              },
              "SRCEN": {
                "bit": 12,
                "description": "Module Enable"
              },
              "UDEN": {
                "bit": 11,
                "description": "Output Data FIFO Underflow Interrupt Enable"
              },
              "OVEN": {
                "bit": 10,
                "description": "Output Data FIFO Overwrite Interrupt Enable"
              },
              "FL": {
                "bit": 9,
                "description": "Internal Work Memory Flush"
              },
              "CL": {
                "bit": 8,
                "description": "Internal Work Memory Clear"
              },
              "IFS": {
                "bit": 4,
                "description": "Input Sampling Rate",
                "width": 4
              },
              "OFS": {
                "bit": 0,
                "description": "Output Sampling Rate",
                "width": 3
              }
            },
            "SRCSTAT": {
              "OFDN": {
                "bit": 11,
                "description": "Output FIFO Data Count",
                "width": 5
              },
              "IFDN": {
                "bit": 7,
                "description": "Input FIFO Data Count",
                "width": 4
              },
              "CEF": {
                "bit": 5,
                "description": "Conversion End Flag"
              },
              "FLF": {
                "bit": 4,
                "description": "Flush Processing Status Flag"
              },
              "UDF": {
                "bit": 3,
                "description": "Output FIFO Underflow Interrupt Request Flag"
              },
              "OVF": {
                "bit": 2,
                "description": "Output Data FIFO Overwrite Interrupt Request Flag"
              },
              "IINT": {
                "bit": 1,
                "description": "Input Data FIFO Empty Interrupt Request Flag"
              },
              "OINT": {
                "bit": 0,
                "description": "Output Data FIFO Full Interrupt Request Flag"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            },
            "TRACECTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Trace Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              },
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              }
            },
            "DBGSTOPCR": {
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for RAM ECC error reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for RAM parity error reset/interrupt"
              },
              "DBGSTOP_LVD": {
                "bit": 16,
                "description": "b18:  Mask bit for LVD2 reset/interrupt (0:enable / 1:Mask)b17:  Mask bit for LVD1 reset/interrupt (0:enable / 1:Mask)b16:  Mask bit for LVD0 reset             (0:enable / 1:Mask)",
                "width": 3
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt"
              },
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt"
              }
            },
            "TRACECTR": {
              "ENETBFULL": {
                "bit": 31,
                "description": "Enable bit for halt request by ETB full"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC0",
              "base": "0x40005000"
            },
            {
              "name": "DMAC1",
              "base": "0x40005040"
            },
            {
              "name": "DMAC2",
              "base": "0x40005080"
            },
            {
              "name": "DMAC3",
              "base": "0x400050C0"
            },
            {
              "name": "DMAC4",
              "base": "0x40005100"
            },
            {
              "name": "DMAC5",
              "base": "0x40005140"
            },
            {
              "name": "DMAC6",
              "base": "0x40005180"
            },
            {
              "name": "DMAC7",
              "base": "0x400051C0"
            },
            {
              "name": "DMA",
              "base": "0x40005200"
            }
          ],
          "registers": {
            "DMSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Source Address Register"
            },
            "DMDAR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Destination Address Register"
            },
            "DMCRA": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Transfer Count Register"
            },
            "DMCRB": {
              "offset": "0x0C",
              "size": 16,
              "description": "DMA Block Transfer Count Register"
            },
            "DMTMD": {
              "offset": "0x10",
              "size": 16,
              "description": "DMA Transfer Mode Register"
            },
            "DMINT": {
              "offset": "0x13",
              "size": 8,
              "description": "DMA Interrupt Setting Register"
            },
            "DMAMD": {
              "offset": "0x14",
              "size": 16,
              "description": "DMA Address Mode Register"
            },
            "DMOFR": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Offset Register"
            },
            "DMCNT": {
              "offset": "0x1C",
              "size": 8,
              "description": "DMA Transfer Enable Register"
            },
            "DMREQ": {
              "offset": "0x1D",
              "size": 8,
              "description": "DMA Software Start Register"
            },
            "DMSTS": {
              "offset": "0x1E",
              "size": 8,
              "description": "DMAC Module Activation Register"
            }
          },
          "bits": {
            "DMSAR": {
              "DMSAR": {
                "bit": 0,
                "description": "Specifies the transfer source start address.",
                "width": 32
              }
            },
            "DMDAR": {
              "DMDAR": {
                "bit": 0,
                "description": "Specifies the transfer destination start address.",
                "width": 32
              }
            },
            "DMCRA": {
              "DMCRAH": {
                "bit": 16,
                "description": "Upper bits of transfer count",
                "width": 10
              },
              "DMCRAL": {
                "bit": 0,
                "description": "Lower bits of transfer count",
                "width": 16
              }
            },
            "DMCRB": {
              "DMCRB": {
                "bit": 0,
                "description": "Specifies the number of block transfer operations or repeat transfer operations.",
                "width": 16
              }
            },
            "DMTMD": {
              "MD": {
                "bit": 14,
                "description": "Transfer Mode Select",
                "width": 2
              },
              "DTS": {
                "bit": 12,
                "description": "Repeat Area Select",
                "width": 2
              },
              "SZ": {
                "bit": 8,
                "description": "Transfer Data Size Select",
                "width": 2
              },
              "DCTG": {
                "bit": 0,
                "description": "Transfer Request Source Select",
                "width": 2
              }
            },
            "DMINT": {
              "DTIE": {
                "bit": 4,
                "description": "Transfer End Interrupt Enable"
              },
              "ESIE": {
                "bit": 3,
                "description": "Transfer Escape End Interrupt Enable"
              },
              "RPTIE": {
                "bit": 2,
                "description": "Repeat Size End Interrupt Enable"
              },
              "SARIE": {
                "bit": 1,
                "description": "Source Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "DARIE": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Overflow Interrupt Enable"
              }
            },
            "DMAMD": {
              "SM": {
                "bit": 14,
                "description": "Source Address Update Mode",
                "width": 2
              },
              "SARA": {
                "bit": 8,
                "description": "Source Address Extended Repeat Area Specifies the extended repeat area on the source address. For details on the settings.",
                "width": 5
              },
              "DM": {
                "bit": 6,
                "description": "Destination Address Update Mode",
                "width": 2
              },
              "DARA": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Specifies the extended repeat area on the destination address. For details on the settings.",
                "width": 5
              }
            },
            "DMOFR": {
              "DMOFR": {
                "bit": 0,
                "description": "Specifies the offset when offset addition is selected as the address update mode for transfer source or destination.",
                "width": 32
              }
            },
            "DMCNT": {
              "DTE": {
                "bit": 0,
                "description": "DMA Transfer Enable"
              }
            },
            "DMREQ": {
              "CLRS": {
                "bit": 4,
                "description": "DMA Software Start Bit Auto Clear Select"
              },
              "SWREQ": {
                "bit": 0,
                "description": "DMA Software Start"
              }
            },
            "DMSTS": {
              "ACT": {
                "bit": 7,
                "description": "DMA Active Flag"
              },
              "DTIF": {
                "bit": 4,
                "description": "Transfer End Interrupt Flag"
              },
              "ESIF": {
                "bit": 0,
                "description": "Transfer Escape End Interrupt Flag"
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            }
          },
          "bits": {
            "DTCCR": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable."
              }
            },
            "DTCVBR": {
              "DTCVBR": {
                "bit": 0,
                "description": "DTC Vector Base Address.Note: A value cannot be set in the lower-order 10 bits. These bits are fixed to 0.",
                "width": 32
              }
            },
            "DTCST": {
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              },
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number MonitoringThese bits indicate the vector number for the activating source when DTC transfer is in progress.The value is only valid if DTC transfer is in progress (the value of the ACT flag is 1)",
                "width": 8
              }
            }
          }
        },
        "MMF": {
          "instances": [
            {
              "name": "MMF",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "MMSFR": {
              "offset": "0x00",
              "size": 32,
              "description": "MemMirror Special Function Register"
            },
            "MMEN": {
              "offset": "0x04",
              "size": 32,
              "description": "MemMirror Enable Register"
            }
          },
          "bits": {
            "MMSFR": {
              "KEY": {
                "bit": 24,
                "description": "MMSFR Key Code",
                "width": 8
              },
              "MEMMIRADDR": {
                "bit": 7,
                "description": "Specifies the memory mirror address.NOTE: A value cannot be set in the low-order 7 bits. These bits are fixed to 0.",
                "width": 16
              }
            },
            "MMEN": {
              "KEY": {
                "bit": 24,
                "description": "MMEN Key Code",
                "width": 8
              },
              "EN": {
                "bit": 0,
                "description": "Memory Mirror Function Enable"
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "SRAMWTSC": {
              "offset": "0x08",
              "size": 8,
              "description": "RAM Wait State Control Register"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECCRAM Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECCRAM 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECCRAM 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECCRAM 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECCRAM Protection Register"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "RAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            },
            "SRAMPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              }
            },
            "SRAMWTSC": {
              "SRAM1WTEN": {
                "bit": 3,
                "description": "SRAM1 Wait Enable"
              },
              "SRAM0WTEN": {
                "bit": 2,
                "description": "SRAM0 Wait Enable"
              },
              "ECCRAMRDWTEN": {
                "bit": 1,
                "description": "ECCRAM Read wait enable"
              }
            },
            "ECCMODE": {
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "ECCPRCR": {
                "bit": 0,
                "description": "ECCRAMETST Register Write Control"
              }
            },
            "ECCETST": {
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            }
          }
        },
        "FCACHE": {
          "instances": [
            {
              "name": "FCACHE",
              "base": "0x4001C000"
            }
          ],
          "registers": {
            "FCACHEE": {
              "offset": "0x100",
              "size": 16,
              "description": "Flash Cache Enable Register"
            },
            "FCACHEIV": {
              "offset": "0x104",
              "size": 16,
              "description": "Flash Cache Invalidate Register"
            },
            "FLWT": {
              "offset": "0x11C",
              "size": 8,
              "description": "Flash Wait Cycle Register"
            }
          },
          "bits": {
            "FCACHEE": {
              "FCACHEEN": {
                "bit": 0,
                "description": "FCACHE Enable"
              }
            },
            "FCACHEIV": {
              "FCACHEIV": {
                "bit": 0,
                "description": "FCACHE Invalidation"
              }
            },
            "FLWT": {
              "FLWT": {
                "bit": 0,
                "description": "Flash Wait Cycle",
                "width": 3
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "FWEPROR": {
              "offset": "0x416",
              "size": 8,
              "description": "Flash P/E Protect Register"
            },
            "VBTICTLR": {
              "offset": "0x4BB",
              "size": 8,
              "description": "VBATT Input Control Register"
            },
            "VBTBKR[%s]": {
              "offset": "0x500",
              "size": 8,
              "description": "VBATT Backup Register [%s]"
            },
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKDIVCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "System Clock Division Control Register 2"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "PLLCCR": {
              "offset": "0x28",
              "size": 16,
              "description": "PLL Clock Control Register"
            },
            "PLLCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "PLL Control Register"
            },
            "BCKCR": {
              "offset": "0x30",
              "size": 8,
              "description": "External Bus Clock Control Register"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "FLLCR1": {
              "offset": "0x39",
              "size": 8,
              "description": "FLL Control Register 1"
            },
            "FLLCR2": {
              "offset": "0x3A",
              "size": 16,
              "description": "FLL Control Register 2"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "TRCKCR": {
              "offset": "0x3F",
              "size": 8,
              "description": "Trace Clock Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "EBCKOCR": {
              "offset": "0x52",
              "size": 8,
              "description": "External Bus Clock Output Control Register"
            },
            "SDCKOCR": {
              "offset": "0x53",
              "size": 8,
              "description": "SDRAM Clock Output Control Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-clock oscillator control register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub Clock Oscillator Mode Control Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "HOCOWTCR": {
              "offset": "0xA5",
              "size": 8,
              "description": "High-speed on-chip oscillator wait control register"
            },
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "MSTPCRA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register"
            },
            "SNZREQCR": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "DPSBYCR": {
              "offset": "0x400",
              "size": 8,
              "description": "Deep Standby Control Register"
            },
            "DPSIER0": {
              "offset": "0x402",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 0"
            },
            "DPSIER1": {
              "offset": "0x403",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 1"
            },
            "DPSIER2": {
              "offset": "0x404",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 2"
            },
            "DPSIER3": {
              "offset": "0x405",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 3"
            },
            "DPSIFR0": {
              "offset": "0x406",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 0"
            },
            "DPSIFR1": {
              "offset": "0x407",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 1"
            },
            "DPSIFR2": {
              "offset": "0x408",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 2"
            },
            "DPSIFR3": {
              "offset": "0x409",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 3"
            },
            "DPSIEGR0": {
              "offset": "0x40A",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 0"
            },
            "DPSIEGR1": {
              "offset": "0x40B",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 1"
            },
            "DPSIEGR2": {
              "offset": "0x40C",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 2"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "STCONR": {
              "offset": "0x40F",
              "size": 8,
              "description": "Standby Condition Register"
            },
            "LVD%sCR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 1"
            },
            "LVD%sSR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Status Register"
            },
            "LVCMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitor Circuit Control Register"
            },
            "LVDLVLR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Detection Level Select Register"
            },
            "LVD%sCR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 0"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            }
          },
          "bits": {
            "FWEPROR": {
              "FLWE": {
                "bit": 0,
                "description": "Flash Programming and Erasure",
                "width": 2
              }
            },
            "VBTICTLR": {
              "VCH2INEN": {
                "bit": 2,
                "description": "RTCIC2 Input Enable"
              },
              "VCH1INEN": {
                "bit": 1,
                "description": "RTCIC1 Input Enable"
              },
              "VCH0INEN": {
                "bit": 0,
                "description": "RTCIC0 Input Enable"
              }
            },
            "VBTBKR[%s]": {
              "VBTBKR": {
                "bit": 0,
                "description": "VBTBKR is a 512-byte readable/writable register to store data powered by VBATT.The value of this register is retained even when VCC is not powered but VBATT is powered.VBTBKR is initialized by VBATT selected voltage power-on-reset.",
                "width": 8
              }
            },
            "SCKDIVCR": {
              "FCK": {
                "bit": 28,
                "description": "Flash IF Clock (FCLK) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              },
              "BCK": {
                "bit": 16,
                "description": "External Bus Clock (BCLK) Select",
                "width": 3
              },
              "PCKA": {
                "bit": 12,
                "description": "Peripheral Module Clock A (PCLKA) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "PCKC": {
                "bit": 4,
                "description": "Peripheral Module Clock C (PCLKC) Select",
                "width": 3
              },
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              }
            },
            "SCKDIVCR2": {
              "UCK": {
                "bit": 4,
                "description": "USB Clock (UCLK) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 3
              }
            },
            "PLLCCR": {
              "PLLMUL": {
                "bit": 8,
                "description": "PLL Frequency Multiplication Factor Select   [PLL Frequency Multiplication Factor] = (PLLUMUL+1) / 2   Range: 0x23 - 0x3B   for example       010011: x10.0       010100: x10.5       010101: x11.0          :       011100: x14.5       011101: x15.0       011110: x15.5          :       111010: x29.5       111011: x30.0",
                "width": 6
              },
              "PLSRCSEL": {
                "bit": 4,
                "description": "PLL Clock Source Select"
              },
              "PLIDIV": {
                "bit": 0,
                "description": "PLL Input Frequency Division Ratio Select",
                "width": 2
              }
            },
            "PLLCR": {
              "PLLSTP": {
                "bit": 0,
                "description": "PLL Stop Control"
              }
            },
            "BCKCR": {
              "BCLKDIV": {
                "bit": 0,
                "description": "BCLK Pin Output Select"
              }
            },
            "MOSCCR": {
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator Stop"
              }
            },
            "HOCOCR": {
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "FLLCR1": {
              "FLLEN": {
                "bit": 0,
                "description": "FLL Enable"
              }
            },
            "FLLCR2": {
              "FLLCNTL": {
                "bit": 0,
                "description": "FLL Multiplication ControlMultiplication ratio  of the FLL reference clock select",
                "width": 11
              }
            },
            "OSCSF": {
              "PLLSF": {
                "bit": 5,
                "description": "PLL Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              },
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization FlagNOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1."
              }
            },
            "CKOCR": {
              "CKOEN": {
                "bit": 7,
                "description": "Clock out enable"
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock out input frequency Division Select",
                "width": 3
              },
              "CKOSEL": {
                "bit": 0,
                "description": "Clock out source select",
                "width": 3
              }
            },
            "TRCKCR": {
              "TRCKEN": {
                "bit": 7,
                "description": "Trace Clock operating Enable"
              },
              "TRCK": {
                "bit": 0,
                "description": "Trace Clock operating frequency select",
                "width": 4
              }
            },
            "OSTDCR": {
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              },
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              }
            },
            "OSTDSR": {
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "EBCKOCR": {
              "EBCKOEN": {
                "bit": 0,
                "description": "BCLK Pin Output Control"
              }
            },
            "SDCKOCR": {
              "SDCKOEN": {
                "bit": 0,
                "description": "SDCLK Pin Output Control"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original MOCO trimming bits",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original HOCO trimming bits",
                "width": 8
              }
            },
            "MOMCR": {
              "AUTODRVEN": {
                "bit": 7,
                "description": "Main Clock Oscillator Drive Capability Auto Switching Enable"
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              },
              "MODRV0": {
                "bit": 4,
                "description": "Main Clock Oscillator Drive Capability 0 Switching",
                "width": 2
              }
            },
            "SOSCCR": {
              "SOSTP": {
                "bit": 0,
                "description": "Sub-Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "SODRV1": {
                "bit": 1,
                "description": "Sub Clock Oscillator Drive Capability Switching"
              }
            },
            "LOCOCR": {
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original LOCO trimming bits",
                "width": 8
              }
            },
            "MOSCWTCR": {
              "MSTS": {
                "bit": 0,
                "description": "Main clock oscillator wait time setting",
                "width": 4
              }
            },
            "HOCOWTCR": {
              "HSTS": {
                "bit": 0,
                "description": "HOCO wait time settingWaiting time (sec) = setting of the HSTS[2:0] bits/fLOCO(Trimmed) + 3/fLOC(Untrimmed)",
                "width": 3
              }
            },
            "SBYCR": {
              "SSBY": {
                "bit": 15,
                "description": "Software Standby"
              },
              "OPE": {
                "bit": 14,
                "description": "Output Port Enable"
              }
            },
            "MSTPCRA": {
              "MSTPA22": {
                "bit": 22,
                "description": "DMA Controller/Data Transfer Controller Module Stop"
              },
              "MSTPA7": {
                "bit": 7,
                "description": "Standny RAM Module Stop"
              },
              "MSTPA6": {
                "bit": 6,
                "description": "ECCRAM Module Stop"
              },
              "MSTPA5": {
                "bit": 5,
                "description": "High-Speed RAM Module Stop"
              },
              "MSTPA1": {
                "bit": 1,
                "description": "RAM1 Module Stop"
              },
              "MSTPA0": {
                "bit": 0,
                "description": "RAM0 Module Stop"
              }
            },
            "SNZCR": {
              "SNZE": {
                "bit": 7,
                "description": "Snooze Mode Enable"
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze Mode"
              },
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode."
              }
            },
            "SNZEDCR": {
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 address unmatch Snooze End EnableNote: Do not set to 1 other than in asynchronous mode."
              },
              "AD1UMTED": {
                "bit": 6,
                "description": "AD compare mismatch 1 Snooze End Enable"
              },
              "AD1MATED": {
                "bit": 5,
                "description": "AD compare match 1 Snooze End Enable"
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "AD compare mismatch 0 Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "AD compare match 0 Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC transmission completion Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC transmission completion Snooze End Enable"
              },
              "AGT1UNFED": {
                "bit": 0,
                "description": "AGT1 underflow Snooze End Enable"
              }
            },
            "SNZREQCR": {
              "SNZREQEN30": {
                "bit": 30,
                "description": "Enable AGT1 compare match B snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Enable AGT1 underflow snooze request"
              },
              "SNZREQEN25": {
                "bit": 25,
                "description": "Enable RTC period snooze request"
              },
              "SNZREQEN24": {
                "bit": 24,
                "description": "Enable RTC alarm snooze request"
              },
              "SNZREQEN22": {
                "bit": 22,
                "description": "Enable ACMPHS0 snooze request"
              },
              "SNZREQEN17": {
                "bit": 17,
                "description": "Enable KR snooze request"
              },
              "SNZREQEN13": {
                "bit": 13,
                "description": "Enable IRQ13 pin snooze request"
              },
              "SNZREQEN12": {
                "bit": 12,
                "description": "Enable IRQ12 pin snooze request"
              },
              "SNZREQEN11": {
                "bit": 11,
                "description": "Enable IRQ11 pin snooze request"
              },
              "SNZREQEN10": {
                "bit": 10,
                "description": "Enable IRQ10 pin snooze request"
              },
              "SNZREQEN9": {
                "bit": 9,
                "description": "Enable IRQ9 pin snooze request"
              },
              "SNZREQEN8": {
                "bit": 8,
                "description": "Enable IRQ8 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Enable IRQ7 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Enable IRQ6 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Enable IRQ5 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Enable IRQ4 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Enable IRQ3 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Enable IRQ2 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Enable IRQ1 pin snooze request"
              },
              "SNZREQEN0": {
                "bit": 0,
                "description": "Enable IRQ0 pin snooze request"
              }
            },
            "OPCCR": {
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              },
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              }
            },
            "SOPCCR": {
              "SOPCMTSF": {
                "bit": 4,
                "description": "Sub Operating Power Control Mode Transition Status Flag"
              },
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              }
            },
            "DPSBYCR": {
              "DPSBY": {
                "bit": 7,
                "description": "Deep Software Standby"
              },
              "IOKEEP": {
                "bit": 6,
                "description": "I/O Port Retention"
              },
              "DEEPCUT": {
                "bit": 0,
                "description": "Power-Supply Control",
                "width": 2
              }
            },
            "DPSIER0": {
              "DIRQ7E": {
                "bit": 7,
                "description": "IRQ7-DS Pin Enable"
              },
              "DIRQ6E": {
                "bit": 6,
                "description": "IRQ6-DS Pin Enable"
              },
              "DIRQ5E": {
                "bit": 5,
                "description": "IRQ5-DS Pin Enable"
              },
              "DIRQ4E": {
                "bit": 4,
                "description": "IRQ4-DS Pin Enable"
              },
              "DIRQ1E": {
                "bit": 1,
                "description": "IRQ1-DS Pin Enable"
              },
              "DIRQ0E": {
                "bit": 0,
                "description": "IRQ0-DS Pin Enable"
              }
            },
            "DPSIER1": {
              "DIRQ12E": {
                "bit": 4,
                "description": "IRQ12-DS Pin Enable"
              },
              "DIRQ11E": {
                "bit": 3,
                "description": "IRQ11-DS Pin Enable"
              },
              "DIRQ10E": {
                "bit": 2,
                "description": "IRQ10-DS Pin Enable"
              },
              "DIRQ9E": {
                "bit": 1,
                "description": "IRQ9-DS Pin Enable"
              },
              "DIRQ8E": {
                "bit": 0,
                "description": "IRQ8-DS Pin Enable"
              }
            },
            "DPSIER2": {
              "DNMIE": {
                "bit": 4,
                "description": "NMI Pin Enable"
              },
              "DRTCAIE": {
                "bit": 3,
                "description": "RTC Alarm interrupt Deep Standby Cancel Signal Enable"
              },
              "DTRTCIIE": {
                "bit": 2,
                "description": "RTC Interval interrupt Deep Standby Cancel Signal Enable"
              },
              "DLVD2IE": {
                "bit": 1,
                "description": "LVD2 Deep Standby Cancel Signal Enable"
              },
              "DLVD1IE": {
                "bit": 0,
                "description": "LVD1 Deep Standby Cancel Signal Enable"
              }
            },
            "DPSIER3": {
              "DAGT1IE": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Signal Enable"
              },
              "DUSBFSIE": {
                "bit": 0,
                "description": "USBFS Suspend/Resume Deep Standby Cancel Signal Enable"
              }
            },
            "DPSIFR0": {
              "DIRQ7F": {
                "bit": 7,
                "description": "IRQ7-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ6F": {
                "bit": 6,
                "description": "IRQ6-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ5F": {
                "bit": 5,
                "description": "IRQ5-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ4F": {
                "bit": 4,
                "description": "IRQ4-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ1F": {
                "bit": 1,
                "description": "IRQ1-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ0F": {
                "bit": 0,
                "description": "IRQ0-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR1": {
              "DIRQ12F": {
                "bit": 4,
                "description": "IRQ12-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ11F": {
                "bit": 3,
                "description": "IRQ11-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ10F": {
                "bit": 2,
                "description": "IRQ10-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ9F": {
                "bit": 1,
                "description": "IRQ9-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ8F": {
                "bit": 0,
                "description": "IRQ8-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR2": {
              "DNMIF": {
                "bit": 4,
                "description": "NMI Pin Deep Standby Cancel Flag"
              },
              "DRTCAIF": {
                "bit": 3,
                "description": "RTC Alarm interrupt Deep Standby Cancel Flag"
              },
              "DTRTCIIF": {
                "bit": 2,
                "description": "RTC Interval interrupt Deep Standby Cancel Flag"
              },
              "DLVD2IF": {
                "bit": 1,
                "description": "LVD2 Deep Standby Cancel Flag"
              },
              "DLVD1IF": {
                "bit": 0,
                "description": "LVD1 Deep Standby Cancel Flag"
              }
            },
            "DPSIFR3": {
              "DAGT1IF": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Flag"
              },
              "DUSBFSIF": {
                "bit": 0,
                "description": "USBFS Suspend/Resume Deep Standby Cancel Flag"
              }
            },
            "DPSIEGR0": {
              "DIRQ7EG": {
                "bit": 7,
                "description": "IRQ7-DS Pin Edge Select"
              },
              "DIRQ6EG": {
                "bit": 6,
                "description": "IRQ6-DS Pin Edge Select"
              },
              "DIRQ5EG": {
                "bit": 5,
                "description": "IRQ5-DS Pin Edge Select"
              },
              "DIRQ4EG": {
                "bit": 4,
                "description": "IRQ4-DS Pin Edge Select"
              },
              "DIRQ1EG": {
                "bit": 1,
                "description": "IRQ1-DS Pin Edge Select"
              },
              "DIRQ0EG": {
                "bit": 0,
                "description": "IRQ0-DS Pin Edge Select"
              }
            },
            "DPSIEGR1": {
              "DIRQ12EG": {
                "bit": 4,
                "description": "IRQ12-DS Pin Edge Select"
              },
              "DIRQ11EG": {
                "bit": 3,
                "description": "IRQ11-DS Pin Edge Select"
              },
              "DIRQ10EG": {
                "bit": 2,
                "description": "IRQ10-DS Pin Edge Select"
              },
              "DIRQ9EG": {
                "bit": 1,
                "description": "IRQ9-DS Pin Edge Select"
              },
              "DIRQ8EG": {
                "bit": 0,
                "description": "IRQ8-DS Pin Edge Select"
              }
            },
            "DPSIEGR2": {
              "DNMIEG": {
                "bit": 4,
                "description": "NMI Pin Edge Select"
              },
              "DLVD2IEG": {
                "bit": 1,
                "description": "LVD2 Edge Select"
              },
              "DLVD1IEG": {
                "bit": 0,
                "description": "LVD1 Edge Select"
              }
            },
            "SYOCDCR": {
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              },
              "DOCDF": {
                "bit": 0,
                "description": "Deep Standby OCD flag"
              }
            },
            "STCONR": {
              "STCON": {
                "bit": 0,
                "description": "SSTBY condition bit",
                "width": 2
              }
            },
            "LVD%sCR1": {
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor Interrupt Type Select"
              },
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt Generation Condition Select",
                "width": 2
              }
            },
            "LVD%sSR": {
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor Signal Monitor Flag"
              },
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0."
              }
            },
            "LVCMPCR": {
              "LVD2E": {
                "bit": 6,
                "description": "Voltage Detection 2 Enable"
              },
              "LVD1E": {
                "bit": 5,
                "description": "Voltage Detection 1 Enable"
              }
            },
            "LVDLVLR": {
              "LVD2LVL": {
                "bit": 5,
                "description": "Voltage Detection 2 Level Select (Standard voltage during fall in voltage)",
                "width": 3
              },
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during fall in voltage)",
                "width": 5
              }
            },
            "LVD%sCR0": {
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor Reset Negate Select"
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor Circuit Mode Select"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor Circuit Comparison Result Output Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage Monitor Digital Filter Disable Mode Select"
              },
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt/Reset Enable"
              }
            },
            "PRCR": {
              "PRKEY": {
                "bit": 8,
                "description": "PRKEY Key Code",
                "width": 8
              },
              "PRC3": {
                "bit": 3,
                "description": "Enables writing to the registers related to the LVD."
              },
              "PRC1": {
                "bit": 1,
                "description": "Enables writing to the registers related to the operating modes,  the low power consumption modes and the battery backup function."
              },
              "PRC0": {
                "bit": 0,
                "description": "Enables writing to the registers related to the clock generation circuit."
              }
            },
            "RSTSR0": {
              "DPSRSTF": {
                "bit": 7,
                "description": "Deep Software Standby Reset FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              }
            },
            "RSTSR2": {
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination Flag"
              }
            },
            "RSTSR1": {
              "SPERF": {
                "bit": 12,
                "description": "SP Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "BUSSRF": {
                "bit": 10,
                "description": "Bus Slave MPU Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "REERF": {
                "bit": 9,
                "description": "RAM ECC Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "RPERF": {
                "bit": 8,
                "description": "RAM Parity Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "MSTPCRB": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register D"
            }
          },
          "bits": {
            "MSTPCRB": {
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              },
              "MSTPB30": {
                "bit": 30,
                "description": "Serial Communication Interface 1 Module Stop"
              },
              "MSTPB29": {
                "bit": 29,
                "description": "Serial Communication Interface 2 Module Stop"
              },
              "MSTPB28": {
                "bit": 28,
                "description": "Serial Communication Interface 3 Module Stop"
              },
              "MSTPB27": {
                "bit": 27,
                "description": "Serial Communication Interface 4 Module Stop"
              },
              "MSTPB23": {
                "bit": 23,
                "description": "Serial Communication Interface 8 Module Stop"
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface Module Stop"
              },
              "MSTPB11": {
                "bit": 11,
                "description": "Universal Serial Bus 2.0 FS Interface Module Stop"
              },
              "MSTPB9": {
                "bit": 9,
                "description": "I2C Bus Interface 0 Module Stop"
              },
              "MSTPB8": {
                "bit": 8,
                "description": "I2C Bus Interface 1 Module Stop"
              },
              "MSTPB6": {
                "bit": 6,
                "description": "Queued Serial Peripheral Interface Module Stop"
              },
              "MSTPB5": {
                "bit": 5,
                "description": "IrDA Module Stop"
              },
              "MSTPB2": {
                "bit": 2,
                "description": "Controller Area Network 0 Module Stop"
              },
              "MSTPB1": {
                "bit": 1,
                "description": "Controller Area Network 1 Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC31": {
                "bit": 31,
                "description": "SCE7 Module Stop"
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC12": {
                "bit": 12,
                "description": "Secure Digital Host IF/MultiMediaCard 0 Module Stop"
              },
              "MSTPC11": {
                "bit": 11,
                "description": "Secure Digital Host IF/MultiMediaCard 1 Module Stop"
              },
              "MSTPC9": {
                "bit": 9,
                "description": "Sampling Rate Converter Module Stop"
              },
              "MSTPC8": {
                "bit": 8,
                "description": "Serial Sound Interface Enhanced (channel 0) Module Stop"
              },
              "MSTPC3": {
                "bit": 3,
                "description": "Capacitive Touch Sensing Unit Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "Cyclic Redundancy Check Calculator Module Stop"
              },
              "MSTPC0": {
                "bit": 0,
                "description": "Clock Frequency Accuracy Measurement Circuit Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD28": {
                "bit": 28,
                "description": "High-Speed Analog Comparator 0 Module Stop"
              },
              "MSTPD27": {
                "bit": 27,
                "description": "High-Speed Analog Comparator 1 Module Stop"
              },
              "MSTPD26": {
                "bit": 26,
                "description": "High-Speed Analog Comparator 2 Module Stop"
              },
              "MSTPD25": {
                "bit": 25,
                "description": "High-Speed Analog Comparator 3 Module Stop"
              },
              "MSTPD24": {
                "bit": 24,
                "description": "High-Speed Analog Comparator 4 Module Stop"
              },
              "MSTPD23": {
                "bit": 23,
                "description": "High-Speed Analog Comparator 5 Module Stop"
              },
              "MSTPD22": {
                "bit": 22,
                "description": "Temperature Sensor Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "12-Bit D/A Converter Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "12-Bit A/D Converter 0 Module Stop"
              },
              "MSTPD15": {
                "bit": 15,
                "description": "12-Bit A/D Converter 1 Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "Port Output Enable for GPT Module Stop"
              },
              "MSTPD6": {
                "bit": 6,
                "description": "General PWM Timer 32_8 to 32_12 Module Stop"
              },
              "MSTPD5": {
                "bit": 5,
                "description": "General PWM Timer 32EH0 to 32EH3 and 32E4 to 32E7 and PWM Delay Generation Circuit Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "AGT0 Module Stop  \n Note: AGT0 is in the module stop state when the count source is either of PCLKB, PCLKB/2 or PCLKB/8. In case the count source is sub-clock or LOCO, this bit should be set to 1 except when accessing the registers of AGT0."
              },
              "MSTPD2": {
                "bit": 2,
                "description": "AGT1 Module Stop\n Note: AGT1 is in the module stop state when the count source is either of PCLKB, PCLKB/2 or PCLKB/8. In case the count source is sub-clock or LOCO, this bit should be set to 1 except when accessing the registers of AGT1."
              }
            }
          }
        },
        "AGT0": {
          "instances": [
            {
              "name": "AGT0",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 16,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x02",
              "size": 16,
              "description": "AGT Compare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x04",
              "size": 16,
              "description": "AGT Compare Match B Register"
            },
            "AGTCR": {
              "offset": "0x08",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x0F",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGT": {
              "AGT": {
                "bit": 0,
                "description": "16bit counter and reload registerNOTE : When 1 is written to the TSTOP bit in the AGTCRn register, the 16-bit counter is forcibly stopped and set to FFFFH.",
                "width": 16
              }
            },
            "AGTCMA": {
              "AGTCMA": {
                "bit": 0,
                "description": "AGT Compare Match A RegisterNOTE : When 1 is written to the TSTOP bit in the AGTCRn register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCMB": {
              "AGTCMB": {
                "bit": 0,
                "description": "AGT Compare Match B RegisterNOTE : When 1 is written to the TSTOP bit in the AGTCR register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCR": {
              "TCMBF": {
                "bit": 7,
                "description": "AGT compare match B flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "AGT compare match A flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "AGT underflow flag"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active edge judgement flag"
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT count forced stop"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT count status flag"
              },
              "TSTART": {
                "bit": 0,
                "description": "AGT count start"
              }
            },
            "AGTMR1": {
              "TCK": {
                "bit": 4,
                "description": "AGT count source select",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "AGTIO edge polarity select"
              },
              "TMOD": {
                "bit": 0,
                "description": "AGT operating mode select",
                "width": 3
              }
            },
            "AGTMR2": {
              "LPM": {
                "bit": 7,
                "description": "AGT Low Power Mode"
              },
              "CKS": {
                "bit": 0,
                "description": "fsub/LOCO count source clock frequency division ratio select",
                "width": 3
              }
            },
            "AGTIOC": {
              "TIOGT": {
                "bit": 6,
                "description": "AGTIO count control",
                "width": 2
              },
              "TIPF": {
                "bit": 4,
                "description": "AGTIO input filter select",
                "width": 2
              },
              "TOE": {
                "bit": 2,
                "description": "AGTO output enable"
              },
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O polarity switchFunction varies depending on the operating mode."
              }
            },
            "AGTISR": {
              "EEPS": {
                "bit": 2,
                "description": "AGTEE  polarty selection"
              }
            },
            "AGTCMSR": {
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOB polarity select"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOB output enable"
              },
              "TCMEB": {
                "bit": 4,
                "description": "Compare match B register enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOA polarity select"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOA output enable"
              },
              "TCMEA": {
                "bit": 0,
                "description": "Compare match A register enable"
              }
            },
            "AGTIOSEL": {
              "TIES": {
                "bit": 4,
                "description": "AGTIO input enable"
              },
              "SEL": {
                "bit": 0,
                "description": "AGTIO pin select",
                "width": 2
              }
            }
          }
        },
        "AGT1": {
          "instances": [
            {
              "name": "AGT1",
              "base": "0x40084100"
            }
          ],
          "registers": {}
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40078FF0"
            },
            {
              "name": "GPT_ODC",
              "base": "0x4007B000"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock selectionNoise filter sampling clock setting of the external input.",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "GODF": {
                "bit": 26,
                "description": "Group output disable function"
              },
              "GRP": {
                "bit": 24,
                "description": "Output disabled source selection",
                "width": 2
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input phase alignment"
              },
              "INV": {
                "bit": 19,
                "description": "Invert-Phase Output Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal EnableThis bit selects the input phase from the software settings and external input."
              },
              "EN": {
                "bit": 8,
                "description": "Enable-Phase Output Control"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "WF": {
                "bit": 2,
                "description": "Input Phase Soft Setting UFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "VF": {
                "bit": 1,
                "description": "Input Phase Soft Setting VFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "UF": {
                "bit": 0,
                "description": "Input Phase Soft Setting WFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              }
            }
          }
        },
        "GPT32EH0": {
          "instances": [
            {
              "name": "GPT32EH0",
              "base": "0x40078000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTITC": {
              "offset": "0x44",
              "size": 32,
              "description": "General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTPDBR": {
              "offset": "0x6C",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Double-Buffer Register"
            },
            "GTADTRA": {
              "offset": "0x70",
              "size": 32,
              "description": "A/D Converter Start Request Timing Register A"
            },
            "GTADTRB": {
              "offset": "0x7C",
              "size": 32,
              "description": "A/D Converter Start Request Timing Register B"
            },
            "GTADTBRA": {
              "offset": "0x74",
              "size": 32,
              "description": "A/D Converter Start Request Timing Buffer Register A"
            },
            "GTADTBRB": {
              "offset": "0x80",
              "size": 32,
              "description": "A/D Converter Start Request Timing Buffer Register B"
            },
            "GTADTDBRA": {
              "offset": "0x78",
              "size": 32,
              "description": "A/D Converter Start Request Timing Double-Buffer Register A"
            },
            "GTADTDBRB": {
              "offset": "0x84",
              "size": 32,
              "description": "A/D Converter Start Request Timing Double-Buffer Register B"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            },
            "GTDVD": {
              "offset": "0x90",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register D"
            },
            "GTDBU": {
              "offset": "0x94",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register U"
            },
            "GTDBD": {
              "offset": "0x98",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register D"
            },
            "GTSOS": {
              "offset": "0x9C",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Status Register"
            },
            "GTSOTR": {
              "offset": "0xA0",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Temporary Release Register"
            }
          },
          "bits": {
            "GTWP": {
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "CSTRT12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "CSTOP12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "CCLR12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Clear"
              },
              "CCLR11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Clear"
              },
              "CCLR10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Clear"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPDTE": {
                "bit": 28,
                "description": "Dead Time Error Output Disable Request Enable"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "ADTRBDEN": {
                "bit": 19,
                "description": "GTADTRB Compare Match (Down-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRBUEN": {
                "bit": 18,
                "description": "GTADTRB Compare Match (Up-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRADEN": {
                "bit": 17,
                "description": "GTADTRA Compare Match (Down-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRAUEN": {
                "bit": 16,
                "description": "GTADTRA Compare Match (Up-Counting) A/D Converter Start Request Interrupt Enable"
              }
            },
            "GTST": {
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "DTEF": {
                "bit": 28,
                "description": "Dead Time Error Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ITCNT": {
                "bit": 8,
                "description": "GTCIV/GTCIU Interrupt Skipping Count Counter(Counter for counting the number of times a timer interrupt has been skipped.)",
                "width": 3
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "ADTDB": {
                "bit": 30,
                "description": "GTADTRB Double Buffer Operation"
              },
              "ADTTB": {
                "bit": 28,
                "description": "GTADTRB Buffer Transfer Timing Select in the Triangle wavesNOTE: In the Saw waves, values other than 0 0: Transfer at an underflow (in down-counting) or overflow (in up-counting) is performed.",
                "width": 2
              },
              "ADTDA": {
                "bit": 26,
                "description": "GTADTRA Double Buffer Operation"
              },
              "ADTTA": {
                "bit": 24,
                "description": "GTADTRA Buffer Transfer Timing Select  in the Triangle wavesNOTE: In the Saw waves, values other than 0 0: Transfer at an underflow (in down-counting) or overflow (in up-counting) is performed.",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer OperationThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD": {
                "bit": 0,
                "description": "BD[3]: GTDV Buffer Operation DisableBD[2]: GTADTR Buffer Operation DisableBD[1]: GTPR Buffer Operation DisableBD[0]: GTCCR Buffer Operation Disable",
                "width": 4
              }
            },
            "GTITC": {
              "ADTBL": {
                "bit": 14,
                "description": "GTADTRB A/D Converter Start Request Link"
              },
              "ADTAL": {
                "bit": 12,
                "description": "GTADTRA A/D Converter Start Request Link"
              },
              "IVTT": {
                "bit": 8,
                "description": "GPT_OVF/GPT_UDF Interrupt Skipping Count Select",
                "width": 3
              },
              "IVTC": {
                "bit": 6,
                "description": "GPT_OVF/GPT_UDF Interrupt Skipping Function Select",
                "width": 2
              },
              "ITLF": {
                "bit": 5,
                "description": "GTCCRF Compare Match Interrupt Link"
              },
              "ITLE": {
                "bit": 4,
                "description": "GTCCRE Compare Match Interrupt Link"
              },
              "ITLD": {
                "bit": 3,
                "description": "GTCCRD Compare Match Interrupt Link"
              },
              "ITLC": {
                "bit": 2,
                "description": "GTCCRC Compare Match Interrupt Link"
              },
              "ITLB": {
                "bit": 1,
                "description": "GTCCRB Compare Match/Input Capture Interrupt Link"
              },
              "ITLA": {
                "bit": 0,
                "description": "GTCCRA Compare Match/Input Capture Interrupt Link"
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTPDBR": {
              "GTPDBR": {
                "bit": 0,
                "description": "Cycle Setting Double-Buffer Register",
                "width": 32
              }
            },
            "GTADTRA": {
              "GTADTRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Register A",
                "width": 32
              }
            },
            "GTADTRB": {
              "GTADTRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Register B",
                "width": 32
              }
            },
            "GTADTBRA": {
              "GTADTBRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Buffer Register A",
                "width": 32
              }
            },
            "GTADTBRB": {
              "GTADTBRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Buffer Register B",
                "width": 32
              }
            },
            "GTADTDBRA": {
              "GTADTDBRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Double-Buffer Register A",
                "width": 32
              }
            },
            "GTADTDBRB": {
              "GTADTDBRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Double-Buffer Register B",
                "width": 32
              }
            },
            "GTDTCR": {
              "TDFER": {
                "bit": 8,
                "description": "GTDVD Setting"
              },
              "TDBDE": {
                "bit": 5,
                "description": "GTDVD Buffer Operation Enable"
              },
              "TDBUE": {
                "bit": 4,
                "description": "GTDVU Buffer Operation Enable"
              },
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            },
            "GTDVD": {
              "GTDVD": {
                "bit": 0,
                "description": "Dead Time Value Register D",
                "width": 32
              }
            },
            "GTDBU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Buffer Register U",
                "width": 32
              }
            },
            "GTDBD": {
              "GTDBD": {
                "bit": 0,
                "description": "Dead Time Buffer Register D",
                "width": 32
              }
            },
            "GTSOS": {
              "SOS": {
                "bit": 0,
                "description": "Output Protection Function Status",
                "width": 2
              }
            },
            "GTSOTR": {
              "SOTR": {
                "bit": 0,
                "description": "Output Protection Function Temporary Release"
              }
            }
          }
        },
        "GPT32EH1": {
          "instances": [
            {
              "name": "GPT32EH1",
              "base": "0x40078100"
            }
          ],
          "registers": {}
        },
        "GPT32EH2": {
          "instances": [
            {
              "name": "GPT32EH2",
              "base": "0x40078200"
            }
          ],
          "registers": {}
        },
        "GPT32EH3": {
          "instances": [
            {
              "name": "GPT32EH3",
              "base": "0x40078300"
            }
          ],
          "registers": {}
        },
        "GPT32E4": {
          "instances": [
            {
              "name": "GPT32E4",
              "base": "0x40078400"
            }
          ],
          "registers": {}
        },
        "GPT32E5": {
          "instances": [
            {
              "name": "GPT32E5",
              "base": "0x40078500"
            }
          ],
          "registers": {}
        },
        "GPT32E6": {
          "instances": [
            {
              "name": "GPT32E6",
              "base": "0x40078600"
            }
          ],
          "registers": {}
        },
        "GPT32E7": {
          "instances": [
            {
              "name": "GPT32E7",
              "base": "0x40078700"
            }
          ],
          "registers": {}
        },
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x40042000"
            }
          ],
          "registers": {
            "POEGG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group %s Setting Register"
            }
          },
          "bits": {
            "POEGG%s": {
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRG Input Reverse"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRG Input Status Flag"
              },
              "CDRE5": {
                "bit": 13,
                "description": "Comparator Disable Request Enable 5Note: Can be modified only once after a reset."
              },
              "CDRE4": {
                "bit": 12,
                "description": "Comparator Disable Request Enable 4Note: Can be modified only once after a reset."
              },
              "CDRE3": {
                "bit": 11,
                "description": "Comparator Disable Request Enable 3Note: Can be modified only once after a reset."
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator Disable Request Enable 2Note: Can be modified only once after a reset."
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator Disable Request Enable 1Note: Can be modified only once after a reset."
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator Disable Request Enable 0Note: Can be modified only once after a reset."
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection EnableNote: Can be modified only once after a reset."
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable RequestNote: Can be modified only once after a reset."
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection EnableNote: Can be modified only once after a reset."
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Real Time Overcurrent Detection Flag"
              },
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "CS0CR": {
              "offset": "0x802",
              "size": 16,
              "description": "CS0 Control Register"
            },
            "CS1CR": {
              "offset": "0x812",
              "size": 16,
              "description": "CS1 Control Register"
            },
            "CS%sCR": {
              "offset": "0x842",
              "size": 16,
              "description": "CS%s Control Register"
            },
            "CS%sREC": {
              "offset": "0x84A",
              "size": 16,
              "description": "CS%s Recovery Cycle Register"
            },
            "CSRECEN": {
              "offset": "0x880",
              "size": 16,
              "description": "CS Recovery Cycle Insertion Enable Register"
            },
            "CS%sMOD": {
              "offset": "0x42",
              "size": 16,
              "description": "CS%s Mode Register"
            },
            "CS%sWCR1": {
              "offset": "0x44",
              "size": 32,
              "description": "CS%s Wait Control Register 1"
            },
            "CS%sWCR2": {
              "offset": "0x48",
              "size": 32,
              "description": "CS%s Wait Control Register 2"
            },
            "BUS%sERRADD": {
              "offset": "0x1800",
              "size": 32,
              "description": "Bus Error Address Register %s"
            },
            "BUS%sERRSTAT": {
              "offset": "0x1804",
              "size": 8,
              "description": "Bus Error Status Register %s"
            },
            "BUSMCNT%s": {
              "offset": "0x1000",
              "size": 16,
              "description": "Master Bus Control Register %s"
            },
            "BUSMCNTSYS": {
              "offset": "0x1008",
              "size": 16,
              "description": "Master Bus Control Register SYS"
            },
            "BUSMCNTDMA": {
              "offset": "0x100C",
              "size": 16,
              "description": "Master Bus Control Register DMA"
            },
            "BUSSCNT%s": {
              "offset": "0x1130",
              "size": 16,
              "description": "Slave Bus Control Register %s"
            },
            "BUSSCNTMBIU": {
              "offset": "0x1108",
              "size": 16,
              "description": "Slave Bus Control Register MBIU"
            },
            "BUSSCNTP6B": {
              "offset": "0x1128",
              "size": 16,
              "description": "Slave Bus Control Register P6B"
            }
          },
          "bits": {
            "CS0CR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS1CR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS%sCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS%sREC": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "WRCV": {
                "bit": 8,
                "description": "Write Recovery",
                "width": 4
              },
              "RRCV": {
                "bit": 0,
                "description": "Read Recovery",
                "width": 4
              }
            },
            "CSRECEN": {
              "RCVENM7": {
                "bit": 15,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 7"
              },
              "RCVENM6": {
                "bit": 14,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVENM5": {
                "bit": 13,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVENM4": {
                "bit": 12,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVENM3": {
                "bit": 11,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVENM2": {
                "bit": 10,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVENM1": {
                "bit": 9,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVENM0": {
                "bit": 8,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 0"
              },
              "RCVEN7": {
                "bit": 7,
                "description": "Separate Bus Recovery Cycle Insertion Enable 7"
              },
              "RCVEN6": {
                "bit": 6,
                "description": "Separate Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVEN5": {
                "bit": 5,
                "description": "Separate Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVEN4": {
                "bit": 4,
                "description": "Separate Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVEN3": {
                "bit": 3,
                "description": "Separate Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVEN2": {
                "bit": 2,
                "description": "Separate Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVEN1": {
                "bit": 1,
                "description": "Separate Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVEN0": {
                "bit": 0,
                "description": "Separate Bus Recovery Cycle Insertion Enable 0"
              }
            },
            "CS%sMOD": {
              "PRMOD": {
                "bit": 15,
                "description": "Page Read Access Mode Select"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "PWENB": {
                "bit": 9,
                "description": "Page Write Access Enable"
              },
              "PRENB": {
                "bit": 8,
                "description": "Page Read Access Enable"
              },
              "EWENB": {
                "bit": 3,
                "description": "External Wait Enable"
              },
              "WRMOD": {
                "bit": 0,
                "description": "Write Access Mode Select"
              }
            },
            "CS%sWCR1": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "CSRWAIT": {
                "bit": 24,
                "description": "Normal Read Cycle Wait Select",
                "width": 5
              },
              "CSWWAIT": {
                "bit": 16,
                "description": "Normal Write Cycle Wait Select",
                "width": 5
              },
              "CSPRWAIT": {
                "bit": 8,
                "description": "Page Read Cycle Wait Select\nNOTE: The CSPRWAIT value is valid only when the PRENB bit in CSnMOD is set to 1.",
                "width": 3
              },
              "CSPWWAIT": {
                "bit": 0,
                "description": "Page Write Cycle Wait Select\nNOTE: The CSPWWAIT value is valid only when the PWENB bit in CSnMOD is set to 1.",
                "width": 3
              }
            },
            "CS%sWCR2": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CSON": {
                "bit": 28,
                "description": "CS Assert Wait Select",
                "width": 3
              },
              "WDON": {
                "bit": 24,
                "description": "Write Data Output Wait Select",
                "width": 3
              },
              "WRON": {
                "bit": 20,
                "description": "WR Assert Wait Select",
                "width": 3
              },
              "RDON": {
                "bit": 16,
                "description": "RD Assert Wait Select",
                "width": 3
              },
              "AWAIT": {
                "bit": 12,
                "description": "Address Cycle Wait Select",
                "width": 2
              },
              "WDOFF": {
                "bit": 8,
                "description": "Write Data Output Extension Cycle Select",
                "width": 3
              },
              "CSWOFF": {
                "bit": 4,
                "description": "Write-Access CS Extension Cycle Select",
                "width": 3
              },
              "CSROFF": {
                "bit": 0,
                "description": "Read-Access CS Extension Cycle Select",
                "width": 3
              }
            },
            "BUS%sERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error Address\nWhen a bus error occurs, It stores an error address.",
                "width": 32
              }
            },
            "BUS%sERRSTAT": {
              "ERRSTAT": {
                "bit": 7,
                "description": "Bus Error Status\nWhen bus error assert, error flag occurs."
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000.",
                "width": 6
              },
              "ACCSTAT": {
                "bit": 0,
                "description": "Error access status\nThe status at the time of the error"
              }
            },
            "BUSMCNT%s": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              }
            },
            "BUSMCNTSYS": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              }
            },
            "BUSMCNTDMA": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              }
            },
            "BUSSCNT%s": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "EWRES": {
                "bit": 8,
                "description": "Early Write Response\nWhether the next write request is accepted or not until a response for the write transaction comes back."
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration Method\nSpecify the priority between groups",
                "width": 2
              }
            },
            "BUSSCNTMBIU": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "EWRES": {
                "bit": 8,
                "description": "Early Write Response\nWhether the next write request is accepted or not until a response for the write transaction comes back."
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration Method\nSpecify the priority between groups",
                "width": 2
              }
            },
            "BUSSCNTP6B": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "EWRES": {
                "bit": 8,
                "description": "Early Write Response\nWhether the next write request is accepted or not until a response for the write transaction comes back."
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration Method\nSpecify the priority between groups",
                "width": 2
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "INT Event Link Setting Register %s"
            },
            "DELSR%s": {
              "offset": "0x280",
              "size": 32,
              "description": "DMAC Event Link Setting Register %s"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "SYS Event Link Setting Register"
            },
            "WUPEN": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up interrupt enable register"
            }
          },
          "bits": {
            "IRQCR%s": {
              "FLTEN": {
                "bit": 7,
                "description": "IRQ Digital Filter Enable"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQ Digital Filter Sampling Clock",
                "width": 2
              },
              "IRQMD": {
                "bit": 0,
                "description": "IRQ Detection Sense Select",
                "width": 2
              }
            },
            "NMISR": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0."
              },
              "SPEST": {
                "bit": 12,
                "description": "MPU Stack Error Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Status Flag"
              },
              "BUSSST": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Status Flag"
              },
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Status Flag"
              }
            },
            "NMIER": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SPEEN": {
                "bit": 12,
                "description": "MPU Stack Error Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Enable"
              },
              "BUSSEN": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              }
            },
            "NMICLR": {
              "Reserved": {
                "bit": 4,
                "description": "The write value should be 0."
              },
              "SPECLR": {
                "bit": 12,
                "description": "SPEST Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "BUSMST Clear"
              },
              "BUSSCLR": {
                "bit": 10,
                "description": "BUSSST Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "RECCST Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "RPEST Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMIST Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "OSTST Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "LVD2ST Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "LVD1ST Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDTST Clear"
              },
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDTST Clear"
              }
            },
            "NMICR": {
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock",
                "width": 2
              },
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              }
            },
            "IELSR%s": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "DTCE": {
                "bit": 24,
                "description": "DTC Activation Enable"
              },
              "IR": {
                "bit": 16,
                "description": "Interrupt Status Flag"
              },
              "IELS": {
                "bit": 0,
                "description": "Event selection to NVIC",
                "width": 9
              }
            },
            "DELSR%s": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "IR": {
                "bit": 16,
                "description": "Interrupt Status Flag for DMAC"
              },
              "DELS": {
                "bit": 0,
                "description": "DMAC Event Link Select",
                "width": 9
              }
            },
            "SELSR0": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "SELS": {
                "bit": 0,
                "description": "SYS Event Link Select",
                "width": 9
              }
            },
            "WUPEN": {
              "IIC0WUPEN": {
                "bit": 31,
                "description": "IIC0 address match interrupt S/W standby returns enable bit"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 compare match B interrupt S/W standby returns enable bit"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 compare match A interrupt S/W standby returns enable bit"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 underflow interrupt S/W standby returns enable bit"
              },
              "USBFSWUPEN": {
                "bit": 27,
                "description": "USBFS interrupt S/W standby returns enable bit"
              },
              "USBHSWUPEN": {
                "bit": 26,
                "description": "USBHS interrupt S/W standby returns enable bit"
              },
              "RTCPRDWUPEN": {
                "bit": 25,
                "description": "RCT period interrupt S/W standby returns enable bit"
              },
              "RTCALMWUPEN": {
                "bit": 24,
                "description": "RTC alarm interrupt S/W standby returns enable bit"
              },
              "Reserved": {
                "bit": 14,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ACMPHS0WUPEN": {
                "bit": 22,
                "description": "ACMPHS0 interrupt S/W standby returns enable bit"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 interrupt S/W standby returns enable bit"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 interrupt S/W standby returns enable bit"
              },
              "KEYWUPEN": {
                "bit": 17,
                "description": "Key interrupt S/W standby returns enable bit"
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN13": {
                "bit": 13,
                "description": "IRQ13 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN12": {
                "bit": 12,
                "description": "IRQ12 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN11": {
                "bit": 11,
                "description": "IRQ11 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN10": {
                "bit": 10,
                "description": "IRQ10 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN9": {
                "bit": 9,
                "description": "IRQ9 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN8": {
                "bit": 8,
                "description": "IRQ8 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN7": {
                "bit": 7,
                "description": "IRQ7 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN6": {
                "bit": 6,
                "description": "IRQ6 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN5": {
                "bit": 5,
                "description": "IRQ5 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN4": {
                "bit": 4,
                "description": "IRQ4 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN3": {
                "bit": 3,
                "description": "IRQ3 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN2": {
                "bit": 2,
                "description": "IRQ2 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN1": {
                "bit": 1,
                "description": "IRQ1 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN0": {
                "bit": 0,
                "description": "IRQ0 interrupt S/W standby returns enable bit"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40040000"
            },
            {
              "name": "PORT1",
              "base": "0x40040020"
            },
            {
              "name": "PORT2",
              "base": "0x40040040"
            },
            {
              "name": "PORT3",
              "base": "0x40040060"
            },
            {
              "name": "PORT4",
              "base": "0x40040080"
            },
            {
              "name": "PORT5",
              "base": "0x400400A0"
            },
            {
              "name": "PORT6",
              "base": "0x400400C0"
            },
            {
              "name": "PORT7",
              "base": "0x400400E0"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Output data register"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Data direction register"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Input data register"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Output reset register"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Output set register"
            }
          },
          "bits": {
            "PCNTR1": {
              "PODR": {
                "bit": 16,
                "description": "Pmn Output Data",
                "width": 16
              },
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PODR": {
              "PODR": {
                "bit": 0,
                "description": "Pmn Output Data",
                "width": 16
              }
            },
            "PDR": {
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PCNTR2": {
              "EIDR": {
                "bit": 16,
                "description": "Pmn Event Input Data",
                "width": 16
              },
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PIDR": {
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PCNTR3": {
              "PORR": {
                "bit": 16,
                "description": "Pmn Output Reset",
                "width": 16
              },
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            },
            "PORR": {
              "PORR": {
                "bit": 0,
                "description": "Pmn Output Reset",
                "width": 16
              }
            },
            "POSR": {
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "P000PFS": {
              "offset": "0x00",
              "size": 32,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_HA": {
              "offset": "0x02",
              "size": 16,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_BY": {
              "offset": "0x03",
              "size": 8,
              "description": "P000 Pin Function Control Register"
            },
            "P00%sPFS": {
              "offset": "0x04",
              "size": 32,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x06",
              "size": 16,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x07",
              "size": 8,
              "description": "P00%s Pin Function Control Register"
            },
            "P008PFS": {
              "offset": "0x20",
              "size": 32,
              "description": "P008 Pin Function Control Register"
            },
            "P008PFS_HA": {
              "offset": "0x22",
              "size": 16,
              "description": "P008 Pin Function Control Register"
            },
            "P008PFS_BY": {
              "offset": "0x23",
              "size": 8,
              "description": "P008 Pin Function Control Register"
            },
            "P0%sPFS": {
              "offset": "0x38",
              "size": 32,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x3A",
              "size": 16,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x3B",
              "size": 8,
              "description": "P0%s Pin Function Control Register"
            },
            "P100PFS": {
              "offset": "0x40",
              "size": 32,
              "description": "P100 Pin Function Control Register"
            },
            "P100PFS_HA": {
              "offset": "0x42",
              "size": 16,
              "description": "P100 Pin Function Control Register"
            },
            "P100PFS_BY": {
              "offset": "0x43",
              "size": 8,
              "description": "P100 Pin Function Control Register"
            },
            "P10%sPFS": {
              "offset": "0x44",
              "size": 32,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x46",
              "size": 16,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x47",
              "size": 8,
              "description": "P10%s Pin Function Control Register"
            },
            "P108PFS": {
              "offset": "0x60",
              "size": 32,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_HA": {
              "offset": "0x62",
              "size": 16,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_BY": {
              "offset": "0x63",
              "size": 8,
              "description": "P108 Pin Function Control Register"
            },
            "P109PFS": {
              "offset": "0x64",
              "size": 32,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_HA": {
              "offset": "0x66",
              "size": 16,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_BY": {
              "offset": "0x67",
              "size": 8,
              "description": "P109 Pin Function Control Register"
            },
            "P110PFS": {
              "offset": "0x68",
              "size": 32,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "P110 Pin Function Control Register"
            },
            "P1%sPFS": {
              "offset": "0x6C",
              "size": 32,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6E",
              "size": 16,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6F",
              "size": 8,
              "description": "P1%s Pin Function Control Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "P200 Pin Function Control Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "P201 Pin Function Control Register"
            },
            "P20%sPFS": {
              "offset": "0x94",
              "size": 32,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x96",
              "size": 16,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x97",
              "size": 8,
              "description": "P20%s Pin Function Control Register"
            },
            "P2%sPFS": {
              "offset": "0xA8",
              "size": 32,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xAA",
              "size": 16,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xAB",
              "size": 8,
              "description": "P2%s Pin Function Control Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "P300 Pin Function Control Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "P30%s Pin Function Control Register"
            },
            "P40%sPFS": {
              "offset": "0x100",
              "size": 32,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x102",
              "size": 16,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x103",
              "size": 8,
              "description": "P40%s Pin Function Control Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "P4%s Pin Function Control Register"
            },
            "P50%sPFS": {
              "offset": "0x140",
              "size": 32,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "P50%s Pin Function Control Register"
            },
            "P508PFS": {
              "offset": "0x160",
              "size": 32,
              "description": "P508 Pin Function Control Register"
            },
            "P508PFS_HA": {
              "offset": "0x162",
              "size": 16,
              "description": "P508 Pin Function Control Register"
            },
            "P508PFS_BY": {
              "offset": "0x163",
              "size": 8,
              "description": "P508 Pin Function Control Register"
            },
            "P60%sPFS": {
              "offset": "0x1A0",
              "size": 32,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_HA": {
              "offset": "0x1A2",
              "size": 16,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_BY": {
              "offset": "0x1A3",
              "size": 8,
              "description": "P60%s Pin Function Control Register"
            },
            "P610PFS": {
              "offset": "0x1A8",
              "size": 32,
              "description": "P610 Pin Function Control Register"
            },
            "P610PFS_HA": {
              "offset": "0x1AA",
              "size": 16,
              "description": "P610 Pin Function Control Register"
            },
            "P610PFS_BY": {
              "offset": "0x1AB",
              "size": 8,
              "description": "P610 Pin Function Control Register"
            },
            "P708PFS": {
              "offset": "0x1E0",
              "size": 32,
              "description": "P708 Pin Function Control Register"
            },
            "P708PFS_HA": {
              "offset": "0x1E2",
              "size": 16,
              "description": "P708 Pin Function Control Register"
            },
            "P708PFS_BY": {
              "offset": "0x1E3",
              "size": 8,
              "description": "P708 Pin Function Control Register"
            }
          },
          "bits": {
            "P000PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select\nThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select\nThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select\nThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select\nThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select\nThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            }
          }
        },
        "PMISC": {
          "instances": [
            {
              "name": "PMISC",
              "base": "0x40040D00"
            }
          ],
          "registers": {
            "PWPR": {
              "offset": "0x03",
              "size": 8,
              "description": "Write-Protect Register"
            }
          },
          "bits": {
            "PWPR": {
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              },
              "PFSWE": {
                "bit": 6,
                "description": "PFS Register Write Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              }
            }
          }
        },
        "IIC0": {
          "instances": [
            {
              "name": "IIC0",
              "base": "0x40053000"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            },
            "ICWUR": {
              "offset": "0x16",
              "size": 8,
              "description": "I2C Bus Wake Up Unit Register"
            },
            "ICWUR2": {
              "offset": "0x17",
              "size": 8,
              "description": "I2C Bus Wake Up Unit Register 2"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal Reset\nNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode,\n the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance Request\nNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).\nNote: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance Request\nNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance Request\nSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect\n(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Selection"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Selection"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAIT\nNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "FMPE": {
                "bit": 7,
                "description": "Fast-mode Plus Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.\n7-Bit Address = SVA[7:1] \n10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period\n(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period\n(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            },
            "ICWUR": {
              "WUE": {
                "bit": 7,
                "description": "Wake Up function Enable"
              },
              "WUIE": {
                "bit": 6,
                "description": "Wake Up Interrupt Request Enable"
              },
              "WUF": {
                "bit": 5,
                "description": "Wake-Up Event Occurrence Flag"
              },
              "WUACK": {
                "bit": 4,
                "description": "Asynchronous/Synchronous Operation State Flag"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "WUAFA": {
                "bit": 0,
                "description": "Wake-Up Analog Filter Additional Selection"
              }
            },
            "ICWUR2": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000.",
                "width": 5
              },
              "WUSYF": {
                "bit": 2,
                "description": "Wake-Up function synchronous operation status flag"
              },
              "WUASYF": {
                "bit": 1,
                "description": "Wake-Up function asynchronous operation status flag"
              },
              "WUSEN": {
                "bit": 0,
                "description": "Wake-Up function synchronous enable"
              }
            }
          }
        },
        "IIC1": {
          "instances": [
            {
              "name": "IIC1",
              "base": "0x40053100"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal Reset\nNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode,\n the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance Request\nNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).\nNote: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance Request\nNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance Request\nSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect\n(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Selection"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Selection"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAIT\nNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "FMPE": {
                "bit": 7,
                "description": "Fast-mode Plus Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.\n7-Bit Address = SVA[7:1] \n10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period\n(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period\n(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40070000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial mode register (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF =1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit 9-bit Data Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register HL"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register H"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register L"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive 9-bit Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register HL"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register H"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register L"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            }
          },
          "bits": {
            "SMR": {
              "CM": {
                "bit": 7,
                "description": "Communications Mode"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length\n(Valid only in asynchronous mode)"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable\n(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode \n(Valid only when the PE bit is 1)"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length\n(Valid only in asynchronous mode)"
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode\n(Valid only in asynchronous mode)"
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "SMR_SMCI": {
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable\n(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode \n(Valid only when the PE bit is 1)"
              },
              "BCP": {
                "bit": 2,
                "description": "Stop Bit Length\n(Valid only in asynchronous mode)",
                "width": 2
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR is an 8-bit register that adjusts the bit rate.",
                "width": 8
              }
            },
            "SCR": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable\n(Valid in asynchronous mode when SMR.MP = 1)"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "SCR_SMCI": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable\nSet this bit to 0 in smart card interface mode."
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable\nSet this bit to 0 in smart card interface mode."
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "TDR is an 8-bit register that stores transmit data.",
                "width": 8
              }
            },
            "SSR": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit. Value of the multi-processor bit in the reception frame"
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer. Sets the multi-processor bit for adding to the transmission frame"
              }
            },
            "SSR_FIFO": {
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO data empty flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready flag\n(Valid only in asynchronous mode(including multi-processor) and FIFO selected)"
              }
            },
            "SSR_SMCI": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "This bit should be 0 in smart card interface mode."
              },
              "MPBT": {
                "bit": 0,
                "description": "This bit should be 0 in smart card interface mode."
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "RDR is an 8-bit register that stores receive data.",
                "width": 8
              }
            },
            "SCMR": {
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2\nSelects the number of base clock cycles in combination with the SMR.BCP[1:0] bits"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1\n(Only valid in asynchronous mode)"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction\nNOTE: The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.\nSet this bit to 1 if operation is to be in simple I2C mode."
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert\nSet this bit to 0 if operation is to be in simple I2C mode."
              },
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              }
            },
            "SEMR": {
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select\n(Valid only in asynchronous mode)"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select\n(Only valid the CKE[1] bit in SCR is 0 in asynchronous mode)."
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable\n(The NFEN bit should be 0 without simple I2C mode and asynchronous mode.)\nIn asynchronous mode, for RXDn input only. \nIn simple I2C mode, for RXDn/TxDn input."
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select\n(Valid only in asynchronous mode)"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select1\n(Valid only in asynchronous mode and SCR.CKE[1]=0)"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Modulation Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              }
            },
            "SNFR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICDL": {
                "bit": 3,
                "description": "SSDA Delay Output Select\nCycles below are of the clock signal from the on-chip baud rate generator.",
                "width": 5
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "IICM": {
                "bit": 0,
                "description": "Simple I2C Mode Select"
              }
            },
            "SIMR2": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICINTM": {
                "bit": 0,
                "description": "I2C Interrupt Mode Select"
              }
            },
            "SIMR3": {
              "IICSCLS": {
                "bit": 6,
                "description": "SCL Output Select",
                "width": 2
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDA Output Select",
                "width": 2
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag\n(When 0 is written to IICSTIF, it is cleared to 0.)"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              }
            },
            "SISR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0."
              },
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "MSS": {
                "bit": 2,
                "description": "Master or slave mode selection"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "SSE": {
                "bit": 0,
                "description": "SSn# Pin Function Enable"
              }
            },
            "TDRHL": {
              "TDRHL": {
                "bit": 0,
                "description": "TDRHL is a 16-bit register that stores transmit data.",
                "width": 16
              }
            },
            "FTDRHL": {
              "Reserved": {
                "bit": 10,
                "description": "The write value should be 111111.",
                "width": 6
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-processor transfer bit flag\n(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data\n (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FTDRH": {
              "Reserved": {
                "bit": 2,
                "description": "The write value should be 111111.",
                "width": 6
              },
              "MPBT": {
                "bit": 1,
                "description": "Multi-processor transfer bit flag\n(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDATH": {
                "bit": 0,
                "description": "Serial transmit data (b8)\n (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FTDRL": {
              "TDATL": {
                "bit": 0,
                "description": "Serial transmit data(b7-b0)\n (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 8
              }
            },
            "RDRHL": {
              "RDRHL": {
                "bit": 0,
                "description": "RDRHL is an 16-bit register that stores receive data.",
                "width": 16
              }
            },
            "FRDRHL": {
              "Reserved": {
                "bit": 15,
                "description": "This bit is read as 0."
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO data full flag\n(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun error flag\n(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 12,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive data ready flag\n(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-processor bit flag\n(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) \nIt can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FRDRH": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0."
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag\n(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun error flag\n(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 4,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive data ready flag\n(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-processor bit flag\n(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) \nIt can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDATH": {
                "bit": 0,
                "description": "Serial receive data(b8)\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FRDRL": {
              "RDATL": {
                "bit": 0,
                "description": "Serial receive data\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)\nNOTE: When reading both of FRDRH register and FRDRL register, please read by an order of the FRDRH register and the FRDRL register.",
                "width": 8
              }
            },
            "MDDR": {
              "MDDR": {
                "bit": 0,
                "description": "MDDR corrects the bit rate adjusted by the BRR register.",
                "width": 8
              }
            },
            "DCCR": {
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable\n(Valid only in asynchronous mode(including multi-processor)"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID frame select Bit\n(Valid only in asynchronous mode(including multi-processor)"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              }
            },
            "FCR": {
              "RSTRG": {
                "bit": 12,
                "description": "RTS# Output Active Trigger Number Select\n(Valid only in asynchronous mode(including multi-processor) or \nclock synchronous mode)",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO data trigger number",
                "width": 4
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO data trigger number\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "DRES": {
                "bit": 3,
                "description": "Receive data ready error select bit\n(When detecting a reception data ready, the interrupt request is selected.)"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset\n(Valid only in FCR.FM=1)"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset\n(Valid only in FCR.FM=1)"
              },
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)"
              }
            },
            "FDR": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000.",
                "width": 3
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data Count\nIndicate the quantity of non-transmit data stored in FTDRH and FTDRL\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              },
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data Count\nIndicate the quantity of receive data stored in FRDRH and FRDRL\n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              }
            },
            "LSR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0."
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error Count\nIndicates the quantity of data with a parity error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error Count\nIndicates the quantity of data with a framing error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag \n(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "CDR": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPD": {
                "bit": 0,
                "description": "Compare Match Data\nCompare data pattern for address match wake-up function",
                "width": 9
              }
            },
            "SPTR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial port break I/O bit\n(It's selected whether the value of SPB2DT is output to TxD terminal.)"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial port break data select bit\n(The output level of TxD terminal is selected when SCR.TE = 0.)"
              },
              "RXDMON": {
                "bit": 0,
                "description": "Serial input data monitor bit\n(The state of the RXD terminal is shown.)"
              }
            }
          }
        },
        "SCI1": {
          "instances": [
            {
              "name": "SCI1",
              "base": "0x40070020"
            }
          ],
          "registers": {}
        },
        "SCI2": {
          "instances": [
            {
              "name": "SCI2",
              "base": "0x40070040"
            }
          ],
          "registers": {}
        },
        "SCI3": {
          "instances": [
            {
              "name": "SCI3",
              "base": "0x40070060"
            }
          ],
          "registers": {}
        },
        "SCI4": {
          "instances": [
            {
              "name": "SCI4",
              "base": "0x40070080"
            }
          ],
          "registers": {}
        },
        "SCI8": {
          "instances": [
            {
              "name": "SCI8",
              "base": "0x40070100"
            }
          ],
          "registers": {}
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40070120"
            }
          ],
          "registers": {}
        },
        "GPT328": {
          "instances": [
            {
              "name": "GPT328",
              "base": "0x40078800"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "Reserved": {
                "bit": 13,
                "description": "These bits are read as 0000000000000000000. The write value should be 0000000000000000000.",
                "width": 19
              },
              "CSTRT12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Start\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "Reserved": {
                "bit": 13,
                "description": "These bits are read as 1111111111111111111. The write value should be 1111111111111111111.",
                "width": 19
              },
              "CSTOP12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Stop\nRead data shows each channel's counter status (GTCR.CST bit). \n0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "Reserved": {
                "bit": 13,
                "description": "The write value should be 1111111111111111111.",
                "width": 19
              },
              "CCLR12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Clear"
              },
              "CCLR11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Clear"
              },
              "CCLR10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Clear"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "Reserved": {
                "bit": 24,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00000000000000. The write value should be 00000000000000.",
                "width": 14
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000000000000. The write value should be 000000000000000000000000.",
                "width": 24
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              }
            },
            "GTST": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00000000000000. The write value should be 00000000000000.",
                "width": 14
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation\nThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "BD2": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTDTCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000000000000000000000000000. The write value should be 0000000000000000000000000000000.",
                "width": 31
              },
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            }
          }
        },
        "GPT329": {
          "instances": [
            {
              "name": "GPT329",
              "base": "0x40078900"
            }
          ],
          "registers": {}
        },
        "GPT3210": {
          "instances": [
            {
              "name": "GPT3210",
              "base": "0x40078A00"
            }
          ],
          "registers": {}
        },
        "GPT3211": {
          "instances": [
            {
              "name": "GPT3211",
              "base": "0x40078B00"
            }
          ],
          "registers": {}
        },
        "GPT3212": {
          "instances": [
            {
              "name": "GPT3212",
              "base": "0x40078C00"
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC120",
              "base": "0x4005C000"
            },
            {
              "name": "ADC121",
              "base": "0x4005C200"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Register"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplication Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x40",
              "size": 16,
              "description": "A/D Data Register %s"
            },
            "ADSHCR": {
              "offset": "0x66",
              "size": 16,
              "description": "A/D Sample and Hold Circuit Control Register"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADSHMSR": {
              "offset": "0x7C",
              "size": 8,
              "description": "A/D Sample and Hold Operation Mode Select Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplication Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplication Register B"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR0": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side Level Setting Register"
            },
            "ADCMPDR1": {
              "offset": "0x9E",
              "size": 16,
              "description": "A/D Compare Function Window A Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Selection Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register L"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register T"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register O"
            },
            "ADSSTR0%s": {
              "offset": "0xE5",
              "size": 8,
              "description": "A/D Sampling State Register %s (Corresponding Channel is AN00)"
            },
            "ADPGACR": {
              "offset": "0x1A0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Control Register"
            },
            "ADPGAGS0": {
              "offset": "0x1A2",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Gain Setting Register 0"
            },
            "ADPGADCR0": {
              "offset": "0x1B0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Differential Input Control Register"
            }
          },
          "bits": {
            "ADCSR": {
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt Enable"
              },
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel Select\nThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected.",
                "width": 5
              }
            },
            "ADANSA0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ANSA07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSA00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSA1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ANSA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADADS0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel AN007 Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel AN006 Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel AN005 Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel AN003 Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN002 Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN001 Select"
              },
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN000 Select"
              }
            },
            "ADADS1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel AN020 Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN018 Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN017 Select"
              },
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN016 Select"
              }
            },
            "ADADC": {
              "AVEE": {
                "bit": 7,
                "description": "Average mode enable bit.\nNote: The AVEE bit converts twice, and only when converting it four times, is effective. Please do not set (ADADC.AVEE=1) to conversion (ADADC.ADC 2:0=010b) three times when you select the average mode."
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ADC": {
                "bit": 0,
                "description": "Addition frequency selection bit.\nNOTE: AVEE bit is valid at the only setting of ADC[2:0] bits = 001b or 011b. When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to three times (ADADC.ADC[2:0] = 010b)",
                "width": 3
              }
            },
            "ADCER": {
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "ADPRC": {
                "bit": 1,
                "description": "A/D Conversion Accuracy Specify",
                "width": 2
              }
            },
            "ADSTRGR": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger Select\nSelect the A/D conversion start trigger in single scan mode and continuous mode. In group scan mode, the A/D conversion start trigger for group A is selected.",
                "width": 6
              },
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group B\nSelect the A/D conversion start trigger for group B in group scan mode.",
                "width": 6
              }
            },
            "ADEXICR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "OCSB": {
                "bit": 11,
                "description": "Internal Reference Voltage A/D Conversion Select for Group B"
              },
              "TSSB": {
                "bit": 10,
                "description": "Temperature Sensor Output A/D Conversion Select for Group B"
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D converted Value Addition/Average Mode Select"
              },
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D converted Value Addition/Average Mode Select"
              }
            },
            "ADANSB0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ANSB07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSB00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSB1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ANSB20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSB16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the result of A/D conversion in response to the second trigger in double trigger mode.",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D conversion result of temperature sensor output.",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D result of internal reference voltage.",
                "width": 16
              }
            },
            "ADRD": {
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              },
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 00.",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "A/D-converted value (right-justified)\nNOTE: Unused bits in the AD bit field are fixed \"0\"",
                "width": 12
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "The ADDR register is a 16-bit read-only registers for storing the result of A/D conversion.",
                "width": 16
              }
            },
            "ADSHCR": {
              "Reserved": {
                "bit": 11,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SHANS2": {
                "bit": 10,
                "description": "AN002 sample-and-hold circuit Select"
              },
              "SHANS1": {
                "bit": 9,
                "description": "AN001 sample-and-hold circuit Select"
              },
              "SHANS0": {
                "bit": 8,
                "description": "AN000 sample-and-hold circuit Select"
              },
              "SSTSH": {
                "bit": 0,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting\n  Set the sampling time (4 to 255 states)",
                "width": 8
              }
            },
            "ADDISCR": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "PCHG": {
                "bit": 4,
                "description": "Selection of Precharge or Discharge"
              },
              "ADNDIS": {
                "bit": 0,
                "description": "The charging time",
                "width": 4
              }
            },
            "ADSHMSR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "SHMD": {
                "bit": 0,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Operation Mode Select"
              }
            },
            "ADGSPCR": {
              "GBRP": {
                "bit": 15,
                "description": "Group B Single Scan Continuous Start\n(Enabled only when PGS = 1. Reserved when PGS = 0.)\nNote: When the GBRP bit has been set to 1, single scan is performed continuously for group B regardless of the setting of the GBRSCN bit."
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Group B Restart Setting\n(Enabled only when PGS = 1. Reserved when PGS = 0.)"
              },
              "PGS": {
                "bit": 0,
                "description": "Group A priority control setting bit.\nNote: When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode). If the bits are set to any other values, proper operation is not guaranteed."
              }
            },
            "ADDBLDRA": {
              "ADDBLDRA": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDRB": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADWINMON": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000.",
                "width": 3
              },
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCOMB": {
                "bit": 0,
                "description": "Combination result monitor\nThis bit indicates the combination result.\nThis bit is valid when both window A operation and window B operation are enabled."
              }
            },
            "ADCMPCR": {
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions Setting\nNOTE: These bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1).",
                "width": 2
              }
            },
            "ADCMPANSER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPOCA": {
                "bit": 1,
                "description": "Internal reference voltage Compare selection bit."
              },
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature sensor output Compare selection bit."
              }
            },
            "ADCMPLER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Comparison\nCondition Select"
              },
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPCHA07": {
                "bit": 7,
                "description": "Compare Window A Channel AN007 Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "Compare Window A Channel AN006 Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "Compare Window A Channel AN005 Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "Compare Window A Channel AN003 Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "Compare Window A Channel AN002 Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "Compare Window A Channel AN001 Select"
              },
              "CMPCHA00": {
                "bit": 0,
                "description": "Compare Window A Channel AN000 Select"
              }
            },
            "ADCMPANSR1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPCHA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "CMPCHA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADCMPLR0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPLCHA07": {
                "bit": 7,
                "description": "Comparison condition of AN007"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Comparison condition of AN006"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Comparison condition of AN005"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Comparison condition of AN003"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Comparison condition of AN002"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Comparison condition of AN001"
              },
              "CMPLCHA00": {
                "bit": 0,
                "description": "Comparison condition of AN000"
              }
            },
            "ADCMPLR1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPLCHA20": {
                "bit": 4,
                "description": "Comparison condition of AN020"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Comparison condition of AN018"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Comparison condition of AN017"
              },
              "CMPLCHA16": {
                "bit": 0,
                "description": "Comparison condition of AN016"
              }
            },
            "ADCMPDR0": {
              "ADCMPDR0": {
                "bit": 0,
                "description": "The ADCMPDR0 register sets the reference data when the compare window A function is used. ADCMPDR0 sets the lower-side level of window A.",
                "width": 16
              }
            },
            "ADCMPDR1": {
              "ADCMPDR1": {
                "bit": 0,
                "description": "The ADCMPDR1 register sets the reference data when the compare window A function is used. ADCMPDR1 sets the upper-side level of window A.",
                "width": 16
              }
            },
            "ADCMPSR0": {
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare window A flag of AN007"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare window A flag of AN006"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare window A flag of AN005"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare window A flag of AN003"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare window A flag of AN002"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare window A flag of AN001"
              },
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare window A flag of AN000"
              }
            },
            "ADCMPSR1": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare window A flag of AN020"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare window A flag of AN018"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare window A flag of AN017"
              },
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare window A flag of AN016"
              }
            },
            "ADCMPSER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag \nWhen window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              },
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag \nWhen window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              }
            },
            "ADCMPBNSR": {
              "CMPLB": {
                "bit": 7,
                "description": "Compare window B Compare condition setting bit."
              },
              "Reserved": {
                "bit": 6,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPCHB": {
                "bit": 0,
                "description": "Compare window B channel selection bit.\nThe channel that compares it on the condition of compare window B is selected.",
                "width": 6
              }
            },
            "ADWINLLB": {
              "ADWINLLB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the lower level of the window B.",
                "width": 16
              }
            },
            "ADWINULB": {
              "ADWINULB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the higher level of the window B.",
                "width": 16
              }
            },
            "ADCMPBSR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPSTB": {
                "bit": 0,
                "description": "Compare window B flag.\nIt is a status flag that shows the comparative result of CH (AN000-AN003, AN005-AN007, AN016-AN018, AN020, temperature sensor, and internal reference voltage) made the object of window B relation condition."
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (AN016-AN018 and AN020)",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (temperature sensor output)",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (Internal reference voltage)",
                "width": 8
              }
            },
            "ADSSTR0%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling time setting",
                "width": 8
              }
            },
            "ADPGACR": {
              "Reserved": {
                "bit": 12,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "P002GEN": {
                "bit": 11,
                "description": "PGA P002 gain setting and enable bit"
              },
              "P002ENAMP": {
                "bit": 10,
                "description": "Amplifier enable bit for PGA P002"
              },
              "P002SEL1": {
                "bit": 9,
                "description": "The amplifier passing is enable for PGA P002"
              },
              "P002SEL0": {
                "bit": 8,
                "description": "A through amplifier is enable for PGA P002"
              },
              "P001GEN": {
                "bit": 7,
                "description": "PGA P001 gain setting and enable bit"
              },
              "P001ENAMP": {
                "bit": 6,
                "description": "Amplifier enable bit for PGA P001"
              },
              "P001SEL1": {
                "bit": 5,
                "description": "The amplifier passing is enable for PGA P001"
              },
              "P001SEL0": {
                "bit": 4,
                "description": "A through amplifier is enable for PGA P001"
              },
              "P000GEN": {
                "bit": 3,
                "description": "PGA P000 gain setting and enable bit"
              },
              "P000ENAMP": {
                "bit": 2,
                "description": "Amplifier enable bit for PGA P000"
              },
              "P000SEL1": {
                "bit": 1,
                "description": "The amplifier passing is enable for PGA P000"
              },
              "P000SEL0": {
                "bit": 0,
                "description": "A through amplifier is enable for PGA P000"
              }
            },
            "ADPGAGS0": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "P002GAIN": {
                "bit": 8,
                "description": "PGA P002 gain setting bit.\nThe gain magnification of (ADPGSDCR0.P002GEN=0b) when the shingle end is input and each PGA P002 is set. \nWhen the differential motion is input, (ADPGSDCR0.P002GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P002DG 1:0.",
                "width": 4
              },
              "P001GAIN": {
                "bit": 4,
                "description": "PGA P001 gain setting bit.\nThe gain magnification of (ADPGSDCR0.P001GEN=0b) when the shingle end is input and each PGA P001 is set. \nWhen the differential motion is input, (ADPGSDCR0.P001GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P001DG 1:0.",
                "width": 4
              },
              "P000GAIN": {
                "bit": 0,
                "description": "PGA P000 gain setting bit.\nThe gain magnification of (ADPGSDCR0.P000GEN=0b) when the shingle end is input and each PGA P000 is set. \nWhen the differential motion is input, (ADPGSDCR0.P000GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P000DG 1:0.",
                "width": 4
              }
            },
            "ADPGADCR0": {
              "Reserved": {
                "bit": 2,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "P003DG": {
                "bit": 12,
                "description": "P003 Differential Input Gain Setting\nNOTE: When these bits are used, set {P003DEN, P003GEN} to 11b.",
                "width": 2
              },
              "P002DEN": {
                "bit": 11,
                "description": "P002 Differential Input Enable"
              },
              "P002DG": {
                "bit": 8,
                "description": "P002 Differential Input Gain Setting\nNOTE: When these bits are used, set {P002DEN, P002GEN} to 11b.",
                "width": 2
              },
              "P001DEN": {
                "bit": 7,
                "description": "P001 Differential Input Enable"
              },
              "P001DG": {
                "bit": 4,
                "description": "P001 Differential Input Gain Setting\nNOTE: When these bits are used, set {P001DEN, P001GEN} to 11b.",
                "width": 2
              },
              "P000DEN": {
                "bit": 3,
                "description": "P000 Differential Input Enable"
              },
              "P000DG": {
                "bit": 0,
                "description": "P000 Differential Input Gain Setting\nNOTE: When these bits are used, set {P000DEN, P000GEN} to 11b.",
                "width": 2
              }
            }
          }
        },
        "MMPU": {
          "instances": [
            {
              "name": "MMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUCTLA": {
              "offset": "0x00",
              "size": 16,
              "description": "Bus Master MPU Control Register"
            },
            "MMPUPTA": {
              "offset": "0x102",
              "size": 16,
              "description": "Group A Protection of Register"
            },
            "MMPUACA%s": {
              "offset": "0x200",
              "size": 16,
              "description": "Group A Region %s Access Control Register"
            },
            "MMPUSA%s": {
              "offset": "0x204",
              "size": 32,
              "description": "Group A Region %s Start Address Register"
            },
            "MMPUEA%s": {
              "offset": "0x208",
              "size": 32,
              "description": "Group A Region %s End Address Register"
            }
          },
          "bits": {
            "MMPUCTLA": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword \nThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "OAD": {
                "bit": 1,
                "description": "Operation After Detection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Master Group Enable"
              }
            },
            "MMPUPTA": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword \nThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register\n(MMPUSAn, MMPUEAn, MMPUACAn and MMPUCTLA )"
              }
            },
            "MMPUACA%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000000000000. The write value should be 0000000000000.",
                "width": 13
              },
              "WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              }
            },
            "MMPUSA%s": {
              "MMPUSA": {
                "bit": 0,
                "description": "Region Stat Address : \nAddress where the region starts, for use in region determination.\nNOTE: The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MMPUEA%s": {
              "MMPUEA": {
                "bit": 0,
                "description": "Region End Address : \nAddress where the region end, for use in region determination.\nNOTE: The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            }
          }
        },
        "SMPU": {
          "instances": [
            {
              "name": "SMPU",
              "base": "0x40000C00"
            }
          ],
          "registers": {
            "SMPUCTL": {
              "offset": "0x00",
              "size": 16,
              "description": "Slave MPU Control Register"
            },
            "SMPUMBIU": {
              "offset": "0x10",
              "size": 16,
              "description": "Access Control Register for MBIU"
            },
            "SMPUFBIU": {
              "offset": "0x14",
              "size": 16,
              "description": "Access Control Register for FBIU"
            },
            "SMPUSRAM%s": {
              "offset": "0x18",
              "size": 16,
              "description": "Access Control Register for SRAM%s"
            },
            "SMPUP%sBIU": {
              "offset": "0x20",
              "size": 16,
              "description": "Access Control Register for P%sBIU"
            },
            "SMPUEXBIU": {
              "offset": "0x30",
              "size": 16,
              "description": "Access Control Register for EXBIU"
            },
            "SMPUEXBIU2": {
              "offset": "0x34",
              "size": 16,
              "description": "Access Control Register for EXBIU2"
            }
          },
          "bits": {
            "SMPUCTL": {
              "KEY": {
                "bit": 8,
                "description": "Key Code \nThis bit is used to enable or disable writing of the PROTECT and OAD bit.",
                "width": 8
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PROTECT": {
                "bit": 1,
                "description": "Protection of register"
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "SMPUMBIU": {
              "WPSRAMHS": {
                "bit": 15,
                "description": "SRAMHS Write Protection"
              },
              "RPSRAMHS": {
                "bit": 14,
                "description": "SRAMHS Read Protection"
              },
              "WPFLI": {
                "bit": 13,
                "description": "Code Flash Memory Write Protection \n(Note: This bit is read as 1. The write value should be 1.)"
              },
              "RPFLI": {
                "bit": 12,
                "description": "Code Flash Memory Read Protection"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              }
            },
            "SMPUFBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUSRAM%s": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUP%sBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU2": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            }
          }
        },
        "SPMON": {
          "instances": [
            {
              "name": "SPMON",
              "base": "0x40000D00"
            }
          ],
          "registers": {
            "MSPMPUOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "MSPMPUCTL": {
              "offset": "0x04",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "MSPMPUPT": {
              "offset": "0x06",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "MSPMPUSA": {
              "offset": "0x08",
              "size": 32,
              "description": "Main Stack Pointer Monitor Start Address Register"
            },
            "MSPMPUEA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Main Stack Pointer Monitor End Address Register"
            },
            "PSPMPUOAD": {
              "offset": "0x10",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "PSPMPUCTL": {
              "offset": "0x14",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "PSPMPUPT": {
              "offset": "0x16",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "PSPMPUSA": {
              "offset": "0x18",
              "size": 32,
              "description": "Process Stack Pointer Monitor Start Address Register"
            },
            "PSPMPUEA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Process Stack Pointer Monitor End Address Register"
            }
          },
          "bits": {
            "MSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword \nThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "MSPMPUCTL": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              }
            },
            "MSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Key Code\n Write data is not saved.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              }
            },
            "MSPMPUSA": {
              "MSPMPUSA": {
                "bit": 0,
                "description": "Region Start Address : \nAddress where the region starts, for use in region determination.\nNOTE: Range: 0x1FF00000-0x200FFFFC\n         The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MSPMPUEA": {
              "MSPMPUEA": {
                "bit": 0,
                "description": "Region End Address : \nAddress where the region ends, for use in region determination.\nNOTE: Range: 0x1FF00003-0x200FFFFF\n         The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "PSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword \nThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "PSPMPUCTL": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              }
            },
            "PSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Key Code\n Write data is not saved.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              }
            },
            "PSPMPUSA": {
              "PSPMPUSA": {
                "bit": 0,
                "description": "Region Start Address : \nAddress where the region starts, for use in region determination.\nNOTE: Range: 0x1FF00000-0x200FFFFC\n         The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "PSPMPUEA": {
              "PSPMPUEA": {
                "bit": 0,
                "description": "Region End Address : \nAddress where the region ends, for use in region determination.\nNOTE: Range: 0x1FF00003-0x200FFFFF\n         The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            }
          }
        },
        "TSD": {
          "instances": [
            {
              "name": "TSD",
              "base": "0x407FB17C"
            }
          ],
          "registers": {
            "TSCDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Temperature Sensor Calibration Data Register"
            }
          },
          "bits": {
            "TSCDR": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 00000000000000000000.",
                "width": 20
              },
              "TSCD": {
                "bit": 0,
                "description": "Temperature sensor calibration data is a digital value obtained using the 12-bit A/D converter unit 0 to convert the voltage output by the temperature sensor under the condition Ta = Tj = 127\u00b0C and AVCC0 = 3.3 V.",
                "width": 12
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 112,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          },
          {
            "number": 48,
            "name": "IEL32_IRQHandler"
          },
          {
            "number": 49,
            "name": "IEL33_IRQHandler"
          },
          {
            "number": 50,
            "name": "IEL34_IRQHandler"
          },
          {
            "number": 51,
            "name": "IEL35_IRQHandler"
          },
          {
            "number": 52,
            "name": "IEL36_IRQHandler"
          },
          {
            "number": 53,
            "name": "IEL37_IRQHandler"
          },
          {
            "number": 54,
            "name": "IEL38_IRQHandler"
          },
          {
            "number": 55,
            "name": "IEL39_IRQHandler"
          },
          {
            "number": 56,
            "name": "IEL40_IRQHandler"
          },
          {
            "number": 57,
            "name": "IEL41_IRQHandler"
          },
          {
            "number": 58,
            "name": "IEL42_IRQHandler"
          },
          {
            "number": 59,
            "name": "IEL43_IRQHandler"
          },
          {
            "number": 60,
            "name": "IEL44_IRQHandler"
          },
          {
            "number": 61,
            "name": "IEL45_IRQHandler"
          },
          {
            "number": 62,
            "name": "IEL46_IRQHandler"
          },
          {
            "number": 63,
            "name": "IEL47_IRQHandler"
          },
          {
            "number": 64,
            "name": "IEL48_IRQHandler"
          },
          {
            "number": 65,
            "name": "IEL49_IRQHandler"
          },
          {
            "number": 66,
            "name": "IEL50_IRQHandler"
          },
          {
            "number": 67,
            "name": "IEL51_IRQHandler"
          },
          {
            "number": 68,
            "name": "IEL52_IRQHandler"
          },
          {
            "number": 69,
            "name": "IEL53_IRQHandler"
          },
          {
            "number": 70,
            "name": "IEL54_IRQHandler"
          },
          {
            "number": 71,
            "name": "IEL55_IRQHandler"
          },
          {
            "number": 72,
            "name": "IEL56_IRQHandler"
          },
          {
            "number": 73,
            "name": "IEL57_IRQHandler"
          },
          {
            "number": 74,
            "name": "IEL58_IRQHandler"
          },
          {
            "number": 75,
            "name": "IEL59_IRQHandler"
          },
          {
            "number": 76,
            "name": "IEL60_IRQHandler"
          },
          {
            "number": 77,
            "name": "IEL61_IRQHandler"
          },
          {
            "number": 78,
            "name": "IEL62_IRQHandler"
          },
          {
            "number": 79,
            "name": "IEL63_IRQHandler"
          },
          {
            "number": 80,
            "name": "IEL64_IRQHandler"
          },
          {
            "number": 81,
            "name": "IEL65_IRQHandler"
          },
          {
            "number": 82,
            "name": "IEL66_IRQHandler"
          },
          {
            "number": 83,
            "name": "IEL67_IRQHandler"
          },
          {
            "number": 84,
            "name": "IEL68_IRQHandler"
          },
          {
            "number": 85,
            "name": "IEL69_IRQHandler"
          },
          {
            "number": 86,
            "name": "IEL70_IRQHandler"
          },
          {
            "number": 87,
            "name": "IEL71_IRQHandler"
          },
          {
            "number": 88,
            "name": "IEL72_IRQHandler"
          },
          {
            "number": 89,
            "name": "IEL73_IRQHandler"
          },
          {
            "number": 90,
            "name": "IEL74_IRQHandler"
          },
          {
            "number": 91,
            "name": "IEL75_IRQHandler"
          },
          {
            "number": 92,
            "name": "IEL76_IRQHandler"
          },
          {
            "number": 93,
            "name": "IEL77_IRQHandler"
          },
          {
            "number": 94,
            "name": "IEL78_IRQHandler"
          },
          {
            "number": 95,
            "name": "IEL79_IRQHandler"
          },
          {
            "number": 96,
            "name": "IEL80_IRQHandler"
          },
          {
            "number": 97,
            "name": "IEL81_IRQHandler"
          },
          {
            "number": 98,
            "name": "IEL82_IRQHandler"
          },
          {
            "number": 99,
            "name": "IEL83_IRQHandler"
          },
          {
            "number": 100,
            "name": "IEL84_IRQHandler"
          },
          {
            "number": 101,
            "name": "IEL85_IRQHandler"
          },
          {
            "number": 102,
            "name": "IEL86_IRQHandler"
          },
          {
            "number": 103,
            "name": "IEL87_IRQHandler"
          },
          {
            "number": 104,
            "name": "IEL88_IRQHandler"
          },
          {
            "number": 105,
            "name": "IEL89_IRQHandler"
          },
          {
            "number": 106,
            "name": "IEL90_IRQHandler"
          },
          {
            "number": 107,
            "name": "IEL91_IRQHandler"
          },
          {
            "number": 108,
            "name": "IEL92_IRQHandler"
          },
          {
            "number": 109,
            "name": "IEL93_IRQHandler"
          },
          {
            "number": 110,
            "name": "IEL94_IRQHandler"
          },
          {
            "number": 111,
            "name": "IEL95_IRQHandler"
          }
        ]
      }
    }
  }
}