#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017746775a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017746775c20 .scope module, "find_keypoints" "find_keypoints" 3 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "O1key_write_addr";
    .port_info 3 /OUTPUT 1 "O1key_wea";
    .port_info 4 /OUTPUT 13 "O1_keypoint_out";
    .port_info 5 /OUTPUT 12 "O1L1_read_addr";
    .port_info 6 /INPUT 8 "O1L1_data";
    .port_info 7 /OUTPUT 12 "O1L2_read_addr";
    .port_info 8 /INPUT 8 "O1L2_data";
    .port_info 9 /OUTPUT 12 "O1L3_read_addr";
    .port_info 10 /INPUT 8 "O1L3_data";
    .port_info 11 /OUTPUT 1 "O1_DOG_L2L3_done";
    .port_info 12 /OUTPUT 1 "found_zero";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /OUTPUT 1 "keypoints_done";
P_000001774676aa10 .param/l "DIMENSION" 0 3 11, +C4<00000000000000000000000001000000>;
P_000001774676aa48 .param/l "DOG_IMAGES_PER_OCTAVE" 0 3 14, +C4<00000000000000000000000000000010>;
P_000001774676aa80 .param/l "IMG_BIT_DEPTH" 0 3 15, +C4<00000000000000000000000000001000>;
P_000001774676aab8 .param/l "NUMBER_KEYPOINTS" 0 3 12, +C4<00000000000000000000001111101000>;
P_000001774676aaf0 .param/l "NUMBER_OCTAVES" 0 3 13, +C4<00000000000000000000000000000011>;
P_000001774676ab28 .param/l "TOP_HEIGHT" 0 3 77, +C4<00000000000000000000000001000000>;
P_000001774676ab60 .param/l "TOP_WIDTH" 0 3 78, +C4<00000000000000000000000001000000>;
L_00000177467b8960 .functor BUFZ 1, v000001774693dbf0_0, C4<0>, C4<0>, C4<0>;
v000001774693f8b0_0 .net "O1L1L2_address", 11 0, v000001774693a6a0_0;  1 drivers
v0000017746940670_0 .net/s "O1L1L2_data_write", 8 0, v000001774693a740_0;  1 drivers
v000001774693f950_0 .net "O1L1L2_read_address", 11 0, v000001774693cd90_0;  1 drivers
v000001774693fc70_0 .net/s "O1L1L2_read_data", 8 0, L_00000177467b8570;  1 drivers
v000001774693fd10_0 .net "O1L1L2_state", 1 0, v000001774693c070_0;  1 drivers
v00000177469407b0_0 .net "O1L1L2_wea", 0 0, v000001774693cf70_0;  1 drivers
o00000177468e57e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017746940850_0 .net "O1L1_data", 7 0, o00000177468e57e8;  0 drivers
v00000177469408f0_0 .var "O1L1_read_addr", 11 0;
v0000017746940990_0 .net "O1L2L3_address", 11 0, v000001774693d470_0;  1 drivers
v0000017746941aa0_0 .net "O1L2L3_busy", 0 0, v000001774693c250_0;  1 drivers
v0000017746942f40_0 .net/s "O1L2L3_data_write", 8 0, v000001774693d510_0;  1 drivers
v0000017746941320_0 .net "O1L2L3_read_address", 11 0, v000001774693c930_0;  1 drivers
v0000017746941be0_0 .net/s "O1L2L3_read_data", 8 0, L_00000177467b8880;  1 drivers
v00000177469411e0_0 .net "O1L2L3_state", 1 0, v000001774693c9d0_0;  1 drivers
v0000017746942400_0 .net "O1L2L3_wea", 0 0, v000001774693de70_0;  1 drivers
o00000177468e5758 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017746942a40_0 .net "O1L2_data", 7 0, o00000177468e5758;  0 drivers
v0000017746942180_0 .var "O1L2_read_addr", 11 0;
o00000177468e5b78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017746942ae0_0 .net "O1L3_data", 7 0, o00000177468e5b78;  0 drivers
v0000017746941f00_0 .var "O1L3_read_addr", 11 0;
v0000017746942e00_0 .net "O1_DOG_L1L2_done", 0 0, v000001774693a7e0_0;  1 drivers
v0000017746942c20_0 .net "O1_DOG_L2L3_done", 0 0, v000001774693cb10_0;  1 drivers
v0000017746941280_0 .net "O1_key_done", 0 0, v000001774693dbf0_0;  1 drivers
v00000177469413c0_0 .net "O1_keypoint_out", 12 0, v000001774693fb30_0;  1 drivers
v0000017746941820_0 .net "O1key_wea", 0 0, v0000017746940f30_0;  1 drivers
v00000177469429a0_0 .var "O1key_write_addr", 11 0;
o00000177468e49d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017746942860_0 .net "clk", 0 0, o00000177468e49d8;  0 drivers
v0000017746942680_0 .var "found_zero", 0 0;
v0000017746941d20_0 .net "gave_zero", 0 0, v00000177469400d0_0;  1 drivers
v0000017746941dc0_0 .net "keypoints_done", 0 0, L_00000177467b8960;  1 drivers
v0000017746942d60_0 .var "old_O1key_wea", 0 0;
o00000177468e4c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000017746942540_0 .net "rst_in", 0 0, o00000177468e4c18;  0 drivers
o00000177468e5668 .functor BUFZ 1, C4<z>; HiZ drive
v0000017746941b40_0 .net "start", 0 0, o00000177468e5668;  0 drivers
E_00000177468c50e0 .event anyedge, v000001774693c250_0, v000001774693a600_0, v00000177467c2770_0;
S_0000017746764020 .scope module, "O1L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 3 86, 4 10 0, S_0000017746775c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001774676ad30 .param/str "INIT_FILE" 0 4 14, "\000";
P_000001774676ad68 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001774676ada0 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000001774676add8 .param/l "RAM_WIDTH" 0 4 11, +C4<000000000000000000000000000001001>;
v00000177467c2270 .array "BRAM", 0 4095, 8 0;
v00000177467c2770_0 .net "addra", 11 0, v000001774693a6a0_0;  alias, 1 drivers
v00000177467c2310_0 .net "addrb", 11 0, v000001774693cd90_0;  alias, 1 drivers
v00000177467c23b0_0 .net "clka", 0 0, o00000177468e49d8;  alias, 0 drivers
v00000177467c2590_0 .net "clkb", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693b3c0_0 .net "dina", 8 0, v000001774693a740_0;  alias, 1 drivers
o00000177468e4a38 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001774693ad80_0 .net "dinb", 8 0, o00000177468e4a38;  0 drivers
v000001774693ba00_0 .net "douta", 8 0, L_00000177467b9060;  1 drivers
v000001774693ae20_0 .net "doutb", 8 0, L_00000177467b8570;  alias, 1 drivers
L_00000177469440c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693b000_0 .net "ena", 0 0, L_00000177469440c0;  1 drivers
L_0000017746944108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693b500_0 .net "enb", 0 0, L_0000017746944108;  1 drivers
v000001774693bbe0_0 .var/i "idx", 31 0;
v000001774693baa0_0 .var "ram_data_a", 8 0;
v000001774693b960_0 .var "ram_data_b", 8 0;
L_0000017746944150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693a920_0 .net "regcea", 0 0, L_0000017746944150;  1 drivers
L_0000017746944198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693b1e0_0 .net "regceb", 0 0, L_0000017746944198;  1 drivers
v000001774693b280_0 .net "rsta", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693aec0_0 .net "rstb", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693bdc0_0 .net "wea", 0 0, v000001774693cf70_0;  alias, 1 drivers
L_0000017746944078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001774693b8c0_0 .net "web", 0 0, L_0000017746944078;  1 drivers
S_00000177467641b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 113, 4 113 0, S_0000017746764020;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000177467641b0
v00000177467c2090_0 .var/i "depth", 31 0;
TD_find_keypoints.O1L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000177467c2090_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000177467c2090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000177467c2090_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000017746780910 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 4 49, 4 49 0, S_0000017746764020;
 .timescale -9 -12;
v00000177467c2bd0_0 .var/i "ram_index", 31 0;
S_0000017746780aa0 .scope generate, "output_register" "output_register" 4 81, 4 81 0, S_0000017746764020;
 .timescale -9 -12;
L_00000177467b9060 .functor BUFZ 9, v00000177467c2130_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000177467b8570 .functor BUFZ 9, v00000177467c21d0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v00000177467c2130_0 .var "douta_reg", 8 0;
v00000177467c21d0_0 .var "doutb_reg", 8 0;
E_00000177468c43a0 .event posedge, v00000177467c23b0_0;
S_00000177467221e0 .scope module, "O1L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 3 109, 4 10 0, S_0000017746775c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_0000017746780c30 .param/str "INIT_FILE" 0 4 14, "\000";
P_0000017746780c68 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000017746780ca0 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000017746780cd8 .param/l "RAM_WIDTH" 0 4 11, +C4<000000000000000000000000000001001>;
v000001774693b460 .array "BRAM", 0 4095, 8 0;
v000001774693a600_0 .net "addra", 11 0, v000001774693d470_0;  alias, 1 drivers
v000001774693bb40_0 .net "addrb", 11 0, v000001774693c930_0;  alias, 1 drivers
v000001774693a9c0_0 .net "clka", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693aa60_0 .net "clkb", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693b320_0 .net "dina", 8 0, v000001774693d510_0;  alias, 1 drivers
o00000177468e5128 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001774693be60_0 .net "dinb", 8 0, o00000177468e5128;  0 drivers
v000001774693bd20_0 .net "douta", 8 0, L_00000177467b8f10;  1 drivers
v000001774693bf00_0 .net "doutb", 8 0, L_00000177467b8880;  alias, 1 drivers
L_0000017746944228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693a880_0 .net "ena", 0 0, L_0000017746944228;  1 drivers
L_0000017746944270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693a060_0 .net "enb", 0 0, L_0000017746944270;  1 drivers
v000001774693a100_0 .var/i "idx", 31 0;
v000001774693a1a0_0 .var "ram_data_a", 8 0;
v000001774693b6e0_0 .var "ram_data_b", 8 0;
L_00000177469442b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693a2e0_0 .net "regcea", 0 0, L_00000177469442b8;  1 drivers
L_0000017746944300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001774693b820_0 .net "regceb", 0 0, L_0000017746944300;  1 drivers
v000001774693a240_0 .net "rsta", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693a380_0 .net "rstb", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693ac40_0 .net "wea", 0 0, v000001774693de70_0;  alias, 1 drivers
L_00000177469441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001774693a420_0 .net "web", 0 0, L_00000177469441e0;  1 drivers
S_0000017746722370 .scope function.vec4.u32, "clogb2" "clogb2" 4 113, 4 113 0, S_00000177467221e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000017746722370
v000001774693b5a0_0 .var/i "depth", 31 0;
TD_find_keypoints.O1L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001774693b5a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001774693b5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001774693b5a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_00000177466e2830 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 4 49, 4 49 0, S_00000177467221e0;
 .timescale -9 -12;
v000001774693bc80_0 .var/i "ram_index", 31 0;
S_00000177466e29c0 .scope generate, "output_register" "output_register" 4 81, 4 81 0, S_00000177467221e0;
 .timescale -9 -12;
L_00000177467b8f10 .functor BUFZ 9, v000001774693b640_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000177467b8880 .functor BUFZ 9, v000001774693aba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001774693b640_0 .var "douta_reg", 8 0;
v000001774693aba0_0 .var "doutb_reg", 8 0;
S_00000177466e2b50 .scope module, "O1_DOG_L1L2" "dog" 3 146, 5 15 0, S_0000017746775c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_00000177468e0930 .param/l "BRAM_LENGTH" 0 5 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_00000177468e0968 .param/l "DIMENSION" 0 5 15, +C4<00000000000000000000000001000000>;
enum00000177468b98b0 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001774693a6a0_0 .var "address", 11 0;
v000001774693a4c0_0 .net "bram_ready", 0 0, o00000177468e5668;  alias, 0 drivers
v000001774693a560_0 .var "busy", 0 0;
v000001774693b140_0 .net "clk", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693ab00_0 .var "counter", 1 0;
v000001774693a740_0 .var/s "data_out", 8 0;
v000001774693a7e0_0 .var "done", 0 0;
v000001774693ace0_0 .var/s "fuzz_sign", 8 0;
v000001774693b780_0 .net "fuzzier_pix", 7 0, o00000177468e5758;  alias, 0 drivers
v000001774693b0a0_0 .var "old_bram", 0 0;
v000001774693cbb0_0 .net "rst_in", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693c1b0_0 .var/s "sharp_sign", 8 0;
v000001774693d3d0_0 .net "sharper_pix", 7 0, o00000177468e57e8;  alias, 0 drivers
v000001774693d830_0 .var/2s "state", 31 0;
v000001774693c070_0 .var "state_num", 1 0;
v000001774693cf70_0 .var "wea", 0 0;
v000001774693df10_0 .var "write", 0 0;
S_00000177467ce600 .scope module, "O1_DOG_L2L3" "dog" 3 160, 5 15 0, S_0000017746775c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_00000177468e0fb0 .param/l "BRAM_LENGTH" 0 5 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_00000177468e0fe8 .param/l "DIMENSION" 0 5 15, +C4<00000000000000000000000001000000>;
enum00000177468b9c80 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001774693d470_0 .var "address", 11 0;
v000001774693d010_0 .net "bram_ready", 0 0, v000001774693a7e0_0;  alias, 1 drivers
v000001774693c250_0 .var "busy", 0 0;
v000001774693d790_0 .net "clk", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693c570_0 .var "counter", 1 0;
v000001774693d510_0 .var/s "data_out", 8 0;
v000001774693cb10_0 .var "done", 0 0;
v000001774693ced0_0 .var/s "fuzz_sign", 8 0;
v000001774693cc50_0 .net "fuzzier_pix", 7 0, o00000177468e5b78;  alias, 0 drivers
v000001774693d8d0_0 .var "old_bram", 0 0;
v000001774693d5b0_0 .net "rst_in", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693c890_0 .var/s "sharp_sign", 8 0;
v000001774693d650_0 .net "sharper_pix", 7 0, o00000177468e5758;  alias, 0 drivers
v000001774693db50_0 .var/2s "state", 31 0;
v000001774693c9d0_0 .var "state_num", 1 0;
v000001774693de70_0 .var "wea", 0 0;
v000001774693c2f0_0 .var "write", 0 0;
S_00000177467ce790 .scope module, "finder" "check_extrema" 3 183, 6 20 0, S_0000017746775c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 13 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 12 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 12 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 6 "x";
    .port_info 10 /OUTPUT 6 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 6 "read_x";
    .port_info 20 /OUTPUT 6 "read_y";
    .port_info 21 /OUTPUT 1 "read";
    .port_info 22 /OUTPUT 1 "gave_zero_latched";
P_000001774672a890 .param/l "ABS_CONTRAST_THRESHOLD" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001774672a8c8 .param/l "BIT_DEPTH" 0 6 21, +C4<00000000000000000000000000001001>;
P_000001774672a900 .param/l "DIMENSION" 0 6 23, +C4<00000000000000000000000001000000>;
enum00000177468bbd30 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum00000177468bbdd0 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
v000001774693da10_0 .net "clk", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693dbf0_0 .var "done_checking", 0 0;
v000001774693d1f0_0 .net "enable", 0 0, v000001774693cb10_0;  alias, 1 drivers
v000001774693d290_0 .net "first_address", 11 0, v000001774693cd90_0;  alias, 1 drivers
v000001774693d330_0 .var/s "first_bottom", 8 0;
v0000017746940df0_0 .var/s "first_bottom_left", 8 0;
v000001774693f1d0_0 .var/s "first_bottom_right", 8 0;
v000001774693f090_0 .net/s "first_data", 8 0, L_00000177467b8570;  alias, 1 drivers
v0000017746940a30_0 .var "first_is_extremum", 0 0;
v00000177469403f0_0 .var "first_is_max", 0 0;
v0000017746940530_0 .var "first_is_min", 0 0;
v000001774693f270_0 .var/s "first_left", 8 0;
v000001774693f630_0 .var/s "first_middle", 8 0;
v0000017746940b70_0 .var/s "first_right", 8 0;
v0000017746940e90_0 .var/s "first_top", 8 0;
v000001774693f6d0_0 .var/s "first_top_left", 8 0;
v000001774693fe50_0 .var/s "first_top_right", 8 0;
v00000177469405d0_0 .var "gave_zero", 0 0;
v00000177469400d0_0 .var "gave_zero_latched", 0 0;
v000001774693fb30_0 .var "key_out", 12 0;
v0000017746940f30_0 .var "key_wea", 0 0;
v000001774693f770_0 .var/2s "pixel_pos", 31 0;
v000001774693f590_0 .var "read", 0 0;
v000001774693fef0_0 .var "read_x", 5 0;
v0000017746940ad0_0 .var "read_y", 5 0;
v000001774693ff90_0 .net "reader_busy", 0 0, v000001774693c610_0;  1 drivers
v0000017746940170_0 .net "reader_done", 0 0, v000001774693ddd0_0;  1 drivers
v0000017746940210_0 .net "rst_in", 0 0, o00000177468e4c18;  alias, 0 drivers
v0000017746940710_0 .net "second_address", 11 0, v000001774693c930_0;  alias, 1 drivers
v0000017746940cb0_0 .var/s "second_bottom", 8 0;
v0000017746940c10_0 .var/s "second_bottom_left", 8 0;
v0000017746940d50_0 .var/s "second_bottom_right", 8 0;
v000001774693f9f0_0 .net/s "second_data", 8 0, L_00000177467b8880;  alias, 1 drivers
v00000177469402b0_0 .var "second_is_extremum", 0 0;
v000001774693f130_0 .var "second_is_max", 0 0;
v0000017746940350_0 .var "second_is_min", 0 0;
v000001774693f310_0 .var/s "second_left", 8 0;
v000001774693fdb0_0 .var/s "second_middle", 8 0;
v000001774693fbd0_0 .var/s "second_right", 8 0;
v000001774693f810_0 .var/s "second_top", 8 0;
v000001774693f3b0_0 .var/s "second_top_left", 8 0;
v0000017746940490_0 .var/s "second_top_right", 8 0;
v000001774693f450_0 .var/2s "state", 31 0;
v000001774693f4f0_0 .var "state_number", 2 0;
v000001774693fa90_0 .var "x", 5 0;
v0000017746940030_0 .var "y", 5 0;
E_00000177468c4120/0 .event anyedge, v000001774693f770_0, v000001774693fa90_0, v0000017746940030_0, v000001774693f630_0;
E_00000177468c4120/1 .event anyedge, v000001774693f270_0, v0000017746940b70_0, v0000017746940e90_0, v000001774693fe50_0;
E_00000177468c4120/2 .event anyedge, v000001774693f6d0_0, v000001774693d330_0, v000001774693f1d0_0, v0000017746940df0_0;
E_00000177468c4120/3 .event anyedge, v000001774693fdb0_0, v000001774693f310_0, v000001774693fbd0_0, v000001774693f810_0;
E_00000177468c4120/4 .event anyedge, v0000017746940490_0, v000001774693f3b0_0, v0000017746940cb0_0, v0000017746940d50_0;
E_00000177468c4120/5 .event anyedge, v0000017746940c10_0;
E_00000177468c4120 .event/or E_00000177468c4120/0, E_00000177468c4120/1, E_00000177468c4120/2, E_00000177468c4120/3, E_00000177468c4120/4, E_00000177468c4120/5;
E_00000177468c43e0 .event anyedge, v000001774693f450_0;
S_00000177467ceaa0 .scope module, "reader" "read_pixel" 6 187, 6 426 0, S_00000177467ce790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 6 "x";
    .port_info 8 /INPUT 6 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_00000177468e1d30 .param/l "BIT_DEPTH" 0 6 427, +C4<00000000000000000000000000001001>;
P_00000177468e1d68 .param/l "DIMENSION" 0 6 428, +C4<00000000000000000000000001000000>;
enum00000177468bbe70 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000001774693c6b0_0 .net *"_ivl_0", 31 0, L_00000177469420e0;  1 drivers
L_00000177469443d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001774693ccf0_0 .net *"_ivl_11", 25 0, L_00000177469443d8;  1 drivers
v000001774693dab0_0 .net *"_ivl_12", 31 0, L_00000177469427c0;  1 drivers
L_0000017746944348 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001774693c4d0_0 .net *"_ivl_3", 25 0, L_0000017746944348;  1 drivers
L_0000017746944390 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001774693d0b0_0 .net/2u *"_ivl_4", 31 0, L_0000017746944390;  1 drivers
v000001774693dc90_0 .net *"_ivl_7", 31 0, L_0000017746941640;  1 drivers
v000001774693c110_0 .net *"_ivl_8", 31 0, L_0000017746942360;  1 drivers
v000001774693d150_0 .net "address", 11 0, L_00000177469424a0;  1 drivers
v000001774693c610_0 .var "busy", 0 0;
v000001774693c390_0 .net "clk", 0 0, o00000177468e49d8;  alias, 0 drivers
v000001774693dd30_0 .var "counter", 1 0;
v000001774693ddd0_0 .var "done", 0 0;
v000001774693cd90_0 .var "first_address", 11 0;
v000001774693c430_0 .net/s "first_data", 8 0, L_00000177467b8570;  alias, 1 drivers
v000001774693c750_0 .net "input_ready", 0 0, v000001774693f590_0;  1 drivers
v000001774693c7f0_0 .net "rst_in", 0 0, o00000177468e4c18;  alias, 0 drivers
v000001774693c930_0 .var "second_address", 11 0;
v000001774693d970_0 .net/s "second_data", 8 0, L_00000177467b8880;  alias, 1 drivers
v000001774693ce30_0 .var/2s "state", 31 0;
v000001774693ca70_0 .net "x", 5 0, v000001774693fef0_0;  1 drivers
v000001774693d6f0_0 .net "y", 5 0, v0000017746940ad0_0;  1 drivers
L_00000177469420e0 .concat [ 6 26 0 0], v0000017746940ad0_0, L_0000017746944348;
L_0000017746941640 .arith/mult 32, L_00000177469420e0, L_0000017746944390;
L_0000017746942360 .concat [ 6 26 0 0], v000001774693fef0_0, L_00000177469443d8;
L_00000177469427c0 .arith/sum 32, L_0000017746941640, L_0000017746942360;
L_00000177469424a0 .part L_00000177469427c0, 0, 12;
S_000001774676aba0 .scope module, "xilinx_single_port_ram_read_first" "xilinx_single_port_ram_read_first" 7 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 18 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 18 "douta";
P_00000177467b9290 .param/str "INIT_FILE" 0 7 16, "\000";
P_00000177467b92c8 .param/l "RAM_DEPTH" 0 7 14, +C4<00000000000000000000010000000000>;
P_00000177467b9300 .param/str "RAM_PERFORMANCE" 0 7 15, "HIGH_PERFORMANCE";
P_00000177467b9338 .param/l "RAM_WIDTH" 0 7 13, +C4<00000000000000000000000000010010>;
v0000017746941c80 .array "BRAM", 0 1023, 17 0;
o00000177468e7318 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000017746942cc0_0 .net "addra", 9 0, o00000177468e7318;  0 drivers
o00000177468e7348 .functor BUFZ 1, C4<z>; HiZ drive
v0000017746942b80_0 .net "clka", 0 0, o00000177468e7348;  0 drivers
o00000177468e7378 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017746942220_0 .net "dina", 17 0, o00000177468e7378;  0 drivers
v0000017746941960_0 .net "douta", 17 0, L_00000177467b9140;  1 drivers
o00000177468e73d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000177469422c0_0 .net "ena", 0 0, o00000177468e73d8;  0 drivers
v0000017746942040_0 .var "ram_data", 17 0;
o00000177468e7438 .functor BUFZ 1, C4<z>; HiZ drive
v0000017746941500_0 .net "regcea", 0 0, o00000177468e7438;  0 drivers
o00000177468e7468 .functor BUFZ 1, C4<z>; HiZ drive
v00000177469410a0_0 .net "rsta", 0 0, o00000177468e7468;  0 drivers
o00000177468e7498 .functor BUFZ 1, C4<z>; HiZ drive
v00000177469415a0_0 .net "wea", 0 0, o00000177468e7498;  0 drivers
S_00000177467cee40 .scope function.vec4.u32, "clogb2" "clogb2" 7 76, 7 76 0, S_000001774676aba0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000177467cee40
v0000017746941460_0 .var/i "depth", 31 0;
TD_xilinx_single_port_ram_read_first.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000017746941460_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000017746941460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000017746941460_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000017746943240 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 7 33, 7 33 0, S_000001774676aba0;
 .timescale -9 -12;
v0000017746941e60_0 .var/i "ram_index", 31 0;
S_0000017746943560 .scope generate, "output_register" "output_register" 7 53, 7 53 0, S_000001774676aba0;
 .timescale -9 -12;
L_00000177467b9140 .functor BUFZ 18, v0000017746941fa0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0000017746941fa0_0 .var "douta_reg", 17 0;
E_00000177468c4660 .event posedge, v0000017746942b80_0;
    .scope S_0000017746780910;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000177467c2bd0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000177467c2bd0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v00000177467c2bd0_0;
    %store/vec4a v00000177467c2270, 4, 0;
    %load/vec4 v00000177467c2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000177467c2bd0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000017746780aa0;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000177467c2130_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000177467c21d0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_0000017746780aa0;
T_5 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000177467c2130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001774693a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001774693baa0_0;
    %assign/vec4 v00000177467c2130_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017746780aa0;
T_6 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000177467c21d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001774693b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001774693b960_0;
    %assign/vec4 v00000177467c21d0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017746764020;
T_7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693baa0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693b960_0, 0, 9;
    %end;
    .thread T_7, $init;
    .scope S_0000017746764020;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001774693bbe0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001774693bbe0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 4 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000177467c2270, v000001774693bbe0_0 > {0 0 0};
    %load/vec4 v000001774693bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001774693bbe0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000017746764020;
T_9 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001774693bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001774693b3c0_0;
    %load/vec4 v00000177467c2770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000177467c2270, 0, 4;
T_9.2 ;
    %load/vec4 v00000177467c2770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000177467c2270, 4;
    %assign/vec4 v000001774693baa0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017746764020;
T_10 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001774693b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001774693ad80_0;
    %load/vec4 v00000177467c2310_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000177467c2270, 0, 4;
T_10.2 ;
    %load/vec4 v00000177467c2310_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000177467c2270, 4;
    %assign/vec4 v000001774693b960_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000177466e2830;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001774693bc80_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001774693bc80_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001774693bc80_0;
    %store/vec4a v000001774693b460, 4, 0;
    %load/vec4 v000001774693bc80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001774693bc80_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_00000177466e29c0;
T_12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693b640_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693aba0_0, 0, 9;
    %end;
    .thread T_12, $init;
    .scope S_00000177466e29c0;
T_13 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001774693b640_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001774693a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001774693a1a0_0;
    %assign/vec4 v000001774693b640_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000177466e29c0;
T_14 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001774693aba0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001774693b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001774693b6e0_0;
    %assign/vec4 v000001774693aba0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000177467221e0;
T_15 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693a1a0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001774693b6e0_0, 0, 9;
    %end;
    .thread T_15, $init;
    .scope S_00000177467221e0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001774693a100_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001774693a100_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_16.1, 5;
    %vpi_call/w 4 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001774693b460, v000001774693a100_0 > {0 0 0};
    %load/vec4 v000001774693a100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001774693a100_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_00000177467221e0;
T_17 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001774693ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001774693b320_0;
    %load/vec4 v000001774693a600_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001774693b460, 0, 4;
T_17.2 ;
    %load/vec4 v000001774693a600_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001774693b460, 4;
    %assign/vec4 v000001774693a1a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000177467221e0;
T_18 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001774693a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001774693be60_0;
    %load/vec4 v000001774693bb40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001774693b460, 0, 4;
T_18.2 ;
    %load/vec4 v000001774693bb40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001774693b460, 4;
    %assign/vec4 v000001774693b6e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000177466e2b50;
T_19 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693a4c0_0;
    %assign/vec4 v000001774693b0a0_0, 0;
    %load/vec4 v000001774693cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693d830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693ab00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693a6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cf70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001774693d830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v000001774693a4c0_0;
    %load/vec4 v000001774693b0a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693a7e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693d830_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001774693c070_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693a6a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693ab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cf70_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693a7e0_0, 0;
T_19.7 ;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v000001774693ab00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001774693d830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693ab00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001774693c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001774693d3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001774693c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001774693b780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001774693ace0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v000001774693ab00_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001774693ab00_0, 0;
T_19.9 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001774693df10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693df10_0, 0;
    %load/vec4 v000001774693c1b0_0;
    %load/vec4 v000001774693ace0_0;
    %sub;
    %assign/vec4 v000001774693a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693cf70_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cf70_0, 0;
    %load/vec4 v000001774693a6a0_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693a6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693d830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693a560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693a7e0_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v000001774693a6a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001774693a6a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693d830_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001774693c070_0, 0;
T_19.13 ;
T_19.11 ;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000177467ce600;
T_20 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693d010_0;
    %assign/vec4 v000001774693d8d0_0, 0;
    %load/vec4 v000001774693d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693db50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c9d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c570_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693de70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001774693db50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v000001774693d010_0;
    %load/vec4 v000001774693d8d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cb10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693db50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001774693c9d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693d470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693de70_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693cb10_0, 0;
T_20.7 ;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v000001774693c570_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001774693db50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001774693c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001774693d650_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001774693c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001774693cc50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001774693ced0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v000001774693c570_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001774693c570_0, 0;
T_20.9 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v000001774693c2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693c2f0_0, 0;
    %load/vec4 v000001774693c890_0;
    %load/vec4 v000001774693ced0_0;
    %sub;
    %assign/vec4 v000001774693d510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693de70_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693de70_0, 0;
    %load/vec4 v000001774693d470_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001774693d470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693db50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693c250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693cb10_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v000001774693d470_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001774693d470_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693db50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001774693c9d0_0, 0;
T_20.13 ;
T_20.11 ;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000177467ceaa0;
T_21 ;
    %wait E_00000177468c43a0;
    %load/vec4 v000001774693c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693dd30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001774693ce30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v000001774693c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693ce30_0, 0;
    %load/vec4 v000001774693d150_0;
    %assign/vec4 v000001774693cd90_0, 0;
    %load/vec4 v000001774693d150_0;
    %assign/vec4 v000001774693c930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001774693dd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693ddd0_0, 0;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693ddd0_0, 0;
T_21.6 ;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v000001774693dd30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693c610_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v000001774693dd30_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001774693dd30_0, 0;
T_21.8 ;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000177467ce790;
T_22 ;
Ewait_0 .event/or E_00000177468c43e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001774693f450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001774693f4f0_0, 0, 3;
    %jmp T_22.5;
T_22.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001774693f4f0_0, 0, 3;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001774693f4f0_0, 0, 3;
    %jmp T_22.5;
T_22.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001774693f4f0_0, 0, 3;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001774693f4f0_0, 0, 3;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000177467ce790;
T_23 ;
Ewait_1 .event/or E_00000177468c4120, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001774693f770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v000001774693fa90_0;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %subi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v000001774693fa90_0;
    %addi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %subi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v000001774693fa90_0;
    %subi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %subi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v000001774693fa90_0;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %addi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v000001774693fa90_0;
    %addi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %addi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v000001774693fa90_0;
    %subi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %addi 1, 0, 6;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v000001774693fa90_0;
    %addi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v000001774693fa90_0;
    %subi 1, 0, 6;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v000001774693fa90_0;
    %store/vec4 v000001774693fef0_0, 0, 6;
    %load/vec4 v0000017746940030_0;
    %store/vec4 v0000017746940ad0_0, 0, 6;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f270_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_23.25, 5;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940b70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_23.24, 22;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940e90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_23.23, 21;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693fe50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_23.22, 20;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f6d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_23.21, 19;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693d330_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_23.20, 18;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f1d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_23.19, 17;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940df0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_23.18, 16;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_23.17, 15;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f310_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_23.16, 14;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693fbd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_23.15, 13;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_23.14, 12;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940490_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_23.13, 11;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693f3b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.12, 10;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940cb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.11, 9;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940d50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.10, 8;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v0000017746940c10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.10;
    %store/vec4 v0000017746940530_0, 0, 1;
    %load/vec4 v000001774693f270_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_23.41, 5;
    %load/vec4 v0000017746940b70_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_23.40, 22;
    %load/vec4 v0000017746940e90_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_23.39, 21;
    %load/vec4 v000001774693fe50_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_23.38, 20;
    %load/vec4 v000001774693f6d0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_23.37, 19;
    %load/vec4 v000001774693d330_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_23.36, 18;
    %load/vec4 v000001774693f1d0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_23.35, 17;
    %load/vec4 v0000017746940df0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_23.34, 16;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_23.33, 15;
    %load/vec4 v000001774693f310_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_23.32, 14;
    %load/vec4 v000001774693fbd0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_23.31, 13;
    %load/vec4 v000001774693f810_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_23.30, 12;
    %load/vec4 v0000017746940490_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_23.29, 11;
    %load/vec4 v000001774693f3b0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.28, 10;
    %load/vec4 v0000017746940cb0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.27, 9;
    %load/vec4 v0000017746940d50_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.26, 8;
    %load/vec4 v0000017746940c10_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.26;
    %store/vec4 v00000177469403f0_0, 0, 1;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f310_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_23.57, 5;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693fbd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_23.56, 22;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_23.55, 21;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940490_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_23.54, 20;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f3b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_23.53, 19;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940cb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_23.52, 18;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940d50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_23.51, 17;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940c10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_23.50, 16;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_23.49, 15;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f270_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_23.48, 14;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940b70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_23.47, 13;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940e90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_23.46, 12;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693fe50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_23.45, 11;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f6d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.44, 10;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693d330_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.43, 9;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v000001774693f1d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.42, 8;
    %load/vec4 v000001774693fdb0_0;
    %load/vec4 v0000017746940df0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.42;
    %store/vec4 v0000017746940350_0, 0, 1;
    %load/vec4 v000001774693f310_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_23.73, 5;
    %load/vec4 v000001774693fbd0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_23.72, 22;
    %load/vec4 v000001774693f810_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_23.71, 21;
    %load/vec4 v0000017746940490_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_23.70, 20;
    %load/vec4 v000001774693f3b0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_23.69, 19;
    %load/vec4 v0000017746940cb0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_23.68, 18;
    %load/vec4 v0000017746940d50_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_23.67, 17;
    %load/vec4 v0000017746940c10_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_23.66, 16;
    %load/vec4 v000001774693f630_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_23.65, 15;
    %load/vec4 v000001774693f270_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_23.64, 14;
    %load/vec4 v0000017746940b70_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_23.63, 13;
    %load/vec4 v0000017746940e90_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_23.62, 12;
    %load/vec4 v000001774693fe50_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_23.61, 11;
    %load/vec4 v000001774693f6d0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.60, 10;
    %load/vec4 v000001774693d330_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.59, 9;
    %load/vec4 v000001774693f1d0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.58, 8;
    %load/vec4 v0000017746940df0_0;
    %load/vec4 v000001774693fdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.58;
    %store/vec4 v000001774693f130_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000177467ce790;
T_24 ;
    %wait E_00000177468c43a0;
    %load/vec4 v0000017746940210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000177469402b0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001774693fa90_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000017746940030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001774693fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000177469405d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000177469405d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000177469400d0_0, 0;
T_24.2 ;
    %load/vec4 v000001774693f450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.4 ;
    %load/vec4 v000001774693d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001774693fa90_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000017746940030_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693dbf0_0, 0;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693dbf0_0, 0;
T_24.14 ;
    %jmp T_24.12;
T_24.5 ;
    %load/vec4 v000001774693f770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_24.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_24.24, 6;
    %jmp T_24.25;
T_24.15 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v0000017746940e90_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693f810_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.27;
T_24.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.27 ;
    %jmp T_24.25;
T_24.16 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693fe50_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940490_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.29;
T_24.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.29 ;
    %jmp T_24.25;
T_24.17 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v0000017746940b70_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693fbd0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.31 ;
    %jmp T_24.25;
T_24.18 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.32, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693f1d0_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940d50_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.33;
T_24.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.33 ;
    %jmp T_24.25;
T_24.19 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.34, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693d330_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940cb0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.35;
T_24.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.35 ;
    %jmp T_24.25;
T_24.20 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.36, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v0000017746940df0_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940c10_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.37;
T_24.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.37 ;
    %jmp T_24.25;
T_24.21 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693f270_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693f310_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.39 ;
    %jmp T_24.25;
T_24.22 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.40, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693f6d0_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693f3b0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.41;
T_24.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.41 ;
    %jmp T_24.25;
T_24.23 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.42, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693f630_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693fdb0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.43;
T_24.42 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.43 ;
    %jmp T_24.25;
T_24.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.25;
T_24.25 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.6 ;
    %load/vec4 v000001774693f630_0;
    %cmpi/s 4, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_24.46, 5;
    %flag_mov 8, 5;
    %load/vec4 v000001774693f630_0;
    %cmpi/s 508, 0, 9;
    %flag_or 5, 8;
T_24.46;
    %jmp/0xz  T_24.44, 5;
    %load/vec4 v0000017746940530_0;
    %flag_set/vec4 8;
    %jmp/1 T_24.49, 8;
    %load/vec4 v00000177469403f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.49;
    %jmp/0xz  T_24.47, 8;
    %load/vec4 v000001774693fa90_0;
    %load/vec4 v0000017746940030_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001774693fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %load/vec4 v000001774693fa90_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_24.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.51, 8;
T_24.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.51, 8;
 ; End of false expr.
    %blend;
T_24.51;
    %assign/vec4 v00000177469405d0_0, 0;
    %load/vec4 v000001774693fdb0_0;
    %cmpi/s 4, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_24.55, 5;
    %flag_mov 9, 5;
    %load/vec4 v000001774693fdb0_0;
    %cmpi/s 508, 0, 9;
    %flag_or 5, 9;
T_24.55;
    %flag_get/vec4 5;
    %jmp/0 T_24.54, 5;
    %load/vec4 v0000017746940350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_24.56, 9;
    %load/vec4 v000001774693f130_0;
    %or;
T_24.56;
    %and;
T_24.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.52, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.53;
T_24.52 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
T_24.53 ;
T_24.47 ;
    %jmp T_24.45;
T_24.44 ;
    %load/vec4 v000001774693fdb0_0;
    %cmpi/s 4, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_24.60, 5;
    %flag_mov 9, 5;
    %load/vec4 v000001774693fdb0_0;
    %cmpi/s 508, 0, 9;
    %flag_or 5, 9;
T_24.60;
    %flag_get/vec4 5;
    %jmp/0 T_24.59, 5;
    %load/vec4 v0000017746940350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_24.61, 9;
    %load/vec4 v000001774693f130_0;
    %or;
T_24.61;
    %and;
T_24.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.57, 8;
    %load/vec4 v000001774693fa90_0;
    %load/vec4 v0000017746940030_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001774693fb30_0, 0;
    %load/vec4 v000001774693fa90_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_24.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.63, 8;
T_24.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.63, 8;
 ; End of false expr.
    %blend;
T_24.63;
    %assign/vec4 v00000177469405d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.58;
T_24.57 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
T_24.58 ;
T_24.45 ;
    %jmp T_24.12;
T_24.7 ;
    %load/vec4 v0000017746940f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %jmp T_24.65;
T_24.64 ;
    %load/vec4 v000001774693fa90_0;
    %load/vec4 v0000017746940030_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001774693fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
T_24.65 ;
    %jmp T_24.12;
T_24.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.12;
T_24.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000177469402b0_0, 0;
    %load/vec4 v000001774693fa90_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_24.66, 5;
    %load/vec4 v000001774693fa90_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001774693fa90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %jmp T_24.67;
T_24.66 ;
    %load/vec4 v0000017746940030_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_24.68, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001774693fa90_0, 0;
    %load/vec4 v0000017746940030_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017746940030_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %jmp T_24.69;
T_24.68 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693dbf0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001774693fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
T_24.69 ;
T_24.67 ;
    %jmp T_24.12;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746940f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001774693f770_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_24.70, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_24.72, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.73, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %jmp T_24.75;
T_24.70 ;
    %load/vec4 v0000017746940e90_0;
    %assign/vec4 v000001774693f6d0_0, 0;
    %load/vec4 v000001774693d330_0;
    %assign/vec4 v0000017746940df0_0, 0;
    %load/vec4 v000001774693f630_0;
    %assign/vec4 v000001774693f270_0, 0;
    %load/vec4 v000001774693fe50_0;
    %assign/vec4 v0000017746940e90_0, 0;
    %load/vec4 v000001774693f1d0_0;
    %assign/vec4 v000001774693d330_0, 0;
    %load/vec4 v0000017746940b70_0;
    %assign/vec4 v000001774693f630_0, 0;
    %load/vec4 v000001774693f810_0;
    %assign/vec4 v000001774693f3b0_0, 0;
    %load/vec4 v0000017746940cb0_0;
    %assign/vec4 v0000017746940c10_0, 0;
    %load/vec4 v000001774693fdb0_0;
    %assign/vec4 v000001774693f310_0, 0;
    %load/vec4 v0000017746940490_0;
    %assign/vec4 v000001774693f810_0, 0;
    %load/vec4 v0000017746940d50_0;
    %assign/vec4 v0000017746940cb0_0, 0;
    %load/vec4 v000001774693fbd0_0;
    %assign/vec4 v000001774693fdb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.75;
T_24.71 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.76, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693fe50_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940490_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.77;
T_24.76 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.77 ;
    %jmp T_24.75;
T_24.72 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.78, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v0000017746940b70_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v000001774693fbd0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
    %jmp T_24.79;
T_24.78 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.79 ;
    %jmp T_24.75;
T_24.73 ;
    %load/vec4 v0000017746940170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.80, 8;
    %load/vec4 v000001774693f090_0;
    %assign/vec4 v000001774693f1d0_0, 0;
    %load/vec4 v000001774693f9f0_0;
    %assign/vec4 v0000017746940d50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001774693f770_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001774693f450_0, 0;
    %jmp T_24.81;
T_24.80 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001774693f590_0, 0;
T_24.81 ;
    %jmp T_24.75;
T_24.75 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000017746775c20;
T_25 ;
Ewait_2 .event/or E_00000177468c50e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000017746941aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0000017746940990_0;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v000001774693f8b0_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v00000177469408f0_0, 0, 12;
    %load/vec4 v0000017746941aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0000017746940990_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v000001774693f8b0_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0000017746942180_0, 0, 12;
    %load/vec4 v0000017746941aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %load/vec4 v0000017746940990_0;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v000001774693f8b0_0;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v0000017746941f00_0, 0, 12;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000017746775c20;
T_26 ;
    %wait E_00000177468c43a0;
    %load/vec4 v0000017746942540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000177469429a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746942d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017746942680_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000017746941820_0;
    %assign/vec4 v0000017746942d60_0, 0;
    %load/vec4 v0000017746942d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0000017746941820_0;
    %inv;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000177469429a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000177469429a0_0, 0;
    %load/vec4 v00000177469413c0_0;
    %parti/s 6, 7, 4;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_26.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017746942680_0, 0;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000017746943240;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017746941e60_0, 0, 32;
T_27.0 ;
    %load/vec4 v0000017746941e60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0000017746941e60_0;
    %store/vec4a v0000017746941c80, 4, 0;
    %load/vec4 v0000017746941e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017746941e60_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0000017746943560;
T_28 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000017746941fa0_0, 0, 18;
    %end;
    .thread T_28, $init;
    .scope S_0000017746943560;
T_29 ;
    %wait E_00000177468c4660;
    %load/vec4 v00000177469410a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000017746941fa0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000017746941500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000017746942040_0;
    %assign/vec4 v0000017746941fa0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001774676aba0;
T_30 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000017746942040_0, 0, 18;
    %end;
    .thread T_30, $init;
    .scope S_000001774676aba0;
T_31 ;
    %wait E_00000177468c4660;
    %load/vec4 v00000177469422c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000177469415a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000017746942220_0;
    %load/vec4 v0000017746942cc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017746941c80, 0, 4;
T_31.2 ;
    %load/vec4 v0000017746942cc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017746941c80, 4;
    %assign/vec4 v0000017746942040_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "hdl\find_keypoints.sv";
    "hdt\xilinx_true_dual_port_read_first_2_clock_ram_binary_bram.v";
    "hdl\dog.sv";
    "hdl\check_extrema.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
