read -sv run_verilog_mid/adder_32b_17_70_83b24f7bfa6a8aa6b2d64f2a154e32f2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_70_83b24f7bfa6a8aa6b2d64f2a154e32f2_yosys.v
