--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Prep_IO.twx Prep_IO.ncd -o Prep_IO.twr Prep_IO.pcf

Design file:              Prep_IO.ncd
Physical constraint file: Prep_IO.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1698 paths analyzed, 579 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.528ns.
--------------------------------------------------------------------------------

Paths for end point P7SEG/buffer_44 (SLICE_X101Y58.B2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_2 (FF)
  Destination:          P7SEG/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_2 to P7SEG/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.DQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_2
    SLICE_X44Y75.B2      net (fanout=4)        0.547   P7SEG/shift_count<2>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.B2     net (fanout=64)       2.240   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.010   P7SEG/buffer<48>
                                                       P7SEG/buffer_44_rstpot
                                                       P7SEG/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.551ns logic, 2.892ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_1 (FF)
  Destination:          P7SEG/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_1 to P7SEG/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.AQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_1
    SLICE_X44Y75.B1      net (fanout=5)        0.485   P7SEG/shift_count<1>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.B2     net (fanout=64)       2.240   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.010   P7SEG/buffer<48>
                                                       P7SEG/buffer_44_rstpot
                                                       P7SEG/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.551ns logic, 2.830ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_4 (FF)
  Destination:          P7SEG/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_4 to P7SEG/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.BQ      Tcko                  0.223   P7SEG/shift_count<5>
                                                       P7SEG/shift_count_4
    SLICE_X44Y75.B3      net (fanout=5)        0.410   P7SEG/shift_count<4>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.B2     net (fanout=64)       2.240   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.010   P7SEG/buffer<48>
                                                       P7SEG/buffer_44_rstpot
                                                       P7SEG/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (0.515ns logic, 2.755ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point P7SEG/buffer_48 (SLICE_X101Y58.D2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_2 (FF)
  Destination:          P7SEG/buffer_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_2 to P7SEG/buffer_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.DQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_2
    SLICE_X44Y75.B2      net (fanout=4)        0.547   P7SEG/shift_count<2>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.D2     net (fanout=64)       2.241   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_48_rstpot
                                                       P7SEG/buffer_48
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.550ns logic, 2.893ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_1 (FF)
  Destination:          P7SEG/buffer_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_1 to P7SEG/buffer_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.AQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_1
    SLICE_X44Y75.B1      net (fanout=5)        0.485   P7SEG/shift_count<1>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.D2     net (fanout=64)       2.241   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_48_rstpot
                                                       P7SEG/buffer_48
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.550ns logic, 2.831ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_4 (FF)
  Destination:          P7SEG/buffer_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_4 to P7SEG/buffer_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.BQ      Tcko                  0.223   P7SEG/shift_count<5>
                                                       P7SEG/shift_count_4
    SLICE_X44Y75.B3      net (fanout=5)        0.410   P7SEG/shift_count<4>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.D2     net (fanout=64)       2.241   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_48_rstpot
                                                       P7SEG/buffer_48
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (0.514ns logic, 2.756ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point P7SEG/buffer_47 (SLICE_X101Y58.A2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_2 (FF)
  Destination:          P7SEG/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_2 to P7SEG/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.DQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_2
    SLICE_X44Y75.B2      net (fanout=4)        0.547   P7SEG/shift_count<2>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.A2     net (fanout=64)       2.239   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_47_rstpot
                                                       P7SEG/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (0.550ns logic, 2.891ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_1 (FF)
  Destination:          P7SEG/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_1 to P7SEG/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.AQ      Tcko                  0.259   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_1
    SLICE_X44Y75.B1      net (fanout=5)        0.485   P7SEG/shift_count<1>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.A2     net (fanout=64)       2.239   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_47_rstpot
                                                       P7SEG/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.550ns logic, 2.829ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7SEG/shift_count_4 (FF)
  Destination:          P7SEG/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.046 - 1.096)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: P7SEG/shift_count_4 to P7SEG/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.BQ      Tcko                  0.223   P7SEG/shift_count<5>
                                                       P7SEG/shift_count_4
    SLICE_X44Y75.B3      net (fanout=5)        0.410   P7SEG/shift_count<4>
    SLICE_X44Y75.B       Tilo                  0.043   seg_sout_OBUF
                                                       P7SEG/_n0075_inv31
    SLICE_X44Y75.C6      net (fanout=1)        0.105   P7SEG/_n0075_inv_bdd3
    SLICE_X44Y75.CMUX    Tilo                  0.239   seg_sout_OBUF
                                                       P7SEG/_n0103_inv12_G
                                                       P7SEG/_n0103_inv12
    SLICE_X101Y58.A2     net (fanout=64)       2.239   P7SEG/_n0103_inv
    SLICE_X101Y58.CLK    Tas                   0.009   P7SEG/buffer<48>
                                                       P7SEG/buffer_47_rstpot
                                                       P7SEG/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (0.514ns logic, 2.754ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PLED/shift_count_2 (SLICE_X46Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PLED/shift_count_3 (FF)
  Destination:          PLED/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PLED/shift_count_3 to PLED/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.CQ      Tcko                  0.100   PLED/shift_count<3>
                                                       PLED/shift_count_3
    SLICE_X46Y78.A6      net (fanout=6)        0.073   PLED/shift_count<3>
    SLICE_X46Y78.CLK     Tah         (-Th)     0.059   PLED/shift_count<1>
                                                       PLED/shift_count_2_dpot
                                                       PLED/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.041ns logic, 0.073ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point P7SEG/shift_count_0 (SLICE_X46Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7SEG/state_FSM_FFd2 (FF)
  Destination:          P7SEG/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: P7SEG/state_FSM_FFd2 to P7SEG/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       P7SEG/state_FSM_FFd2
    SLICE_X46Y75.B6      net (fanout=74)       0.115   P7SEG/state_FSM_FFd2
    SLICE_X46Y75.CLK     Tah         (-Th)     0.059   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_0_rstpot
                                                       P7SEG/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.041ns logic, 0.115ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point P7SEG/shift_count_1 (SLICE_X46Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7SEG/state_FSM_FFd2 (FF)
  Destination:          P7SEG/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: P7SEG/state_FSM_FFd2 to P7SEG/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       P7SEG/state_FSM_FFd2
    SLICE_X46Y75.A6      net (fanout=74)       0.116   P7SEG/state_FSM_FFd2
    SLICE_X46Y75.CLK     Tah         (-Th)     0.059   P7SEG/shift_count<2>
                                                       P7SEG/shift_count_1_rstpot
                                                       P7SEG/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.041ns logic, 0.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: P7SEG/N20/CLK
  Logical resource: P7SEG/start_0/CK
  Location pin: SLICE_X45Y75.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: P7SEG/N20/CLK
  Logical resource: P7SEG/start_1/CK
  Location pin: SLICE_X45Y75.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.528|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1698 paths, 0 nets, and 619 connections

Design statistics:
   Minimum period:   3.528ns{1}   (Maximum frequency: 283.447MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 27 12:38:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 700 MB



