INTSTYLE=ise
INFILE=C:\0_FPGA_2018\NEW_BOARD\FULL_CLOCK\Clock_one.ncd
OUTFILE=C:\0_FPGA_2018\NEW_BOARD\FULL_CLOCK\Clock_one.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\0_FPGA_2018\NEW_BOARD\FULL_CLOCK
LICENSE=WebPack
USER_INFO=211063656_0_0_655
