set FPGA_SIZE 160
set base_dir "d:/Telops/FIR-00251-Output"

source $base_dir/scripts/gen_project_output.tcl
