Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: space_invaders_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "space_invaders_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "space_invaders_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : space_invaders_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/font_rom.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/font_rom.vhd" is newer than current system time.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd" in Library work.
Architecture logic of Entity debounce_internet is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd" in Library work.
Architecture behavioral of Entity clockmanager is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd" in Library work.
Architecture arch of Entity timer_2 is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/vga_sync.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/vga_sync.vhd" is newer than current system time.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" is newer than current system time.
Architecture arch of Entity space_invaders_text is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_graph.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_graph.vhd" is newer than current system time.
Architecture arch of Entity space_invaders_graph is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_timer.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_timer.vhd" is newer than current system time.
Architecture arch of Entity timer is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_counter.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_counter.vhd" is newer than current system time.
Architecture arch of Entity m100_counter is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_top.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_top.vhd" is newer than current system time.
Entity <space_invaders_top> compiled.
Entity <space_invaders_top> (Architecture <arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <space_invaders_top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clockmanager> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <timer_2> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <space_invaders_text> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <space_invaders_graph> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <m100_counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debounce_internet> in library <work> (architecture <logic>) with generics.
	counter_size = 8

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <space_invaders_top> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_top.vhd" line 53: Unconnected output port 'LOCKED_OUT' of component 'clockmanager'.
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_top.vhd" line 70: Unconnected output port 'ps2_code_new' of component 'ps2_keyboard'.
Entity <space_invaders_top> analyzed. Unit <space_invaders_top> generated.

Analyzing Entity <clockmanager> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
Entity <clockmanager> analyzed. Unit <clockmanager> generated.

Analyzing Entity <timer_2> in library <work> (Architecture <arch>).
Entity <timer_2> analyzed. Unit <timer_2> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce_internet> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce_internet> analyzed. Unit <debounce_internet> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <space_invaders_text> in library <work> (Architecture <arch>).
WARNING:Xst:790 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" line 310: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" line 315: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" line 432: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" line 446: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd" line 461: Index value(s) does not match array range, simulation mismatch.
Entity <space_invaders_text> analyzed. Unit <space_invaders_text> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <space_invaders_graph> in library <work> (Architecture <arch>).
Entity <space_invaders_graph> analyzed. Unit <space_invaders_graph> generated.

Analyzing Entity <timer> in library <work> (Architecture <arch>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <m100_counter> in library <work> (Architecture <arch>).
Entity <m100_counter> analyzed. Unit <m100_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer_2>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd".
    Found 5-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer_2> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <space_invaders_graph>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_graph.vhd".
WARNING:Xst:647 - Input <attack_1_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <timer_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rom_ship_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_col> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_bit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <play_alien_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <border_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PROJ1_V<31:10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PROJ1_V<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000010.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0000> created at line 671.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0001> created at line 671.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0002> created at line 671.
    Found 16x16-bit ROM for signal <rom_data_alien_boss$rom0000> created at line 1161.
    Found 16x16-bit ROM for signal <rom_data_alien_boss$rom0001> created at line 1161.
WARNING:Xst:737 - Found 7-bit latch for signal <play_alien_shoot_counter_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x8-bit ROM for signal <rom_data_alien>.
    Found 1-bit register for signal <alien_2_alive_reg>.
    Found 3-bit up counter for signal <alien_2_hits_counter_reg>.
    Found 1-bit register for signal <alien_2_projectil_hit_reg>.
    Found 7-bit comparator greatequal for signal <alien_2_projectil_hit_reg$cmp_ge0000> created at line 1531.
    Found 10-bit comparator greater for signal <alien_2_projectil_hit_reg$cmp_gt0000> created at line 1530.
    Found 10-bit comparator greater for signal <alien_2_projectil_hit_reg$cmp_gt0001> created at line 1523.
    Found 7-bit comparator lessequal for signal <alien_2_projectil_hit_reg$cmp_le0000> created at line 1531.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_hit_reg$cmp_le0001> created at line 1530.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0000> created at line 1492.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0001> created at line 1492.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0002> created at line 1492.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0003> created at line 1492.
    Found 10-bit subtractor for signal <alien_2_projectil_x_r>.
    Found 10-bit adder for signal <alien_2_projectil_x_r$addsub0000> created at line 1490.
    Found 10-bit register for signal <alien_2_projectil_x_reg>.
    Found 10-bit adder for signal <alien_2_projectil_x_reg$addsub0000> created at line 1499.
    Found 10-bit subtractor for signal <alien_2_projectil_y_b>.
    Found 10-bit adder for signal <alien_2_projectil_y_b$addsub0000> created at line 1491.
    Found 10-bit register for signal <alien_2_projectil_y_reg>.
    Found 10-bit adder for signal <alien_2_projectil_y_reg$addsub0000>.
    Found 10-bit register for signal <alien_2_vx_reg>.
    Found 10-bit adder for signal <alien_2_vx_reg$add0000> created at line 1063.
    Found 10-bit comparator greatequal for signal <alien_2_vx_reg$cmp_ge0000> created at line 1062.
    Found 10-bit comparator lessequal for signal <alien_2_vx_reg$cmp_le0000> created at line 1063.
    Found 10-bit comparator less for signal <alien_2_vx_reg$cmp_lt0000> created at line 1062.
    Found 10-bit adder for signal <alien_2_vx_reg$share0000>.
    Found 10-bit subtractor for signal <alien_2_x_r>.
    Found 10-bit adder for signal <alien_2_x_r$addsub0000> created at line 1021.
    Found 10-bit adder for signal <alien_2_x_r$addsub0001> created at line 1021.
    Found 10-bit register for signal <alien_2_x_reg>.
    Found 10-bit adder for signal <alien_2_x_reg$addsub0000> created at line 1039.
    Found 10-bit subtractor for signal <alien_2_y_b>.
    Found 10-bit adder for signal <alien_2_y_b$addsub0000> created at line 1022.
    Found 10-bit adder for signal <alien_2_y_b$addsub0001> created at line 1022.
    Found 10-bit register for signal <alien_2_y_reg>.
    Found 1-bit register for signal <alien_alive_reg>.
    Found 1-bit register for signal <alien_boss_alive_reg>.
    Found 3-bit up counter for signal <alien_boss_hits_counter_reg>.
    Found 4-bit down counter for signal <alien_boss_lives_reg>.
    Found 1-bit register for signal <alien_boss_projectil_hit_reg>.
    Found 10-bit comparator greater for signal <alien_boss_projectil_hit_reg$cmp_gt0000> created at line 1661.
    Found 10-bit comparator lessequal for signal <alien_boss_projectil_hit_reg$cmp_le0000> created at line 1667.
    Found 10-bit comparator lessequal for signal <alien_boss_projectil_on$cmp_le0000> created at line 1619.
    Found 10-bit comparator lessequal for signal <alien_boss_projectil_on$cmp_le0001> created at line 1619.
    Found 10-bit comparator lessequal for signal <alien_boss_projectil_on$cmp_le0002> created at line 1619.
    Found 10-bit comparator lessequal for signal <alien_boss_projectil_on$cmp_le0003> created at line 1619.
    Found 10-bit subtractor for signal <alien_boss_projectil_x_r>.
    Found 10-bit adder for signal <alien_boss_projectil_x_r$addsub0000> created at line 1617.
    Found 10-bit register for signal <alien_boss_projectil_x_reg>.
    Found 10-bit adder for signal <alien_boss_projectil_x_reg$add0001> created at line 1625.
    Found 10-bit adder for signal <alien_boss_projectil_x_reg$addsub0000> created at line 1625.
    Found 10-bit subtractor for signal <alien_boss_projectil_y_b>.
    Found 10-bit adder for signal <alien_boss_projectil_y_b$addsub0000> created at line 1618.
    Found 10-bit register for signal <alien_boss_projectil_y_reg>.
    Found 10-bit adder for signal <alien_boss_projectil_y_reg$add0000> created at line 1631.
    Found 10-bit adder for signal <alien_boss_projectil_y_reg$add0001>.
    Found 10-bit adder for signal <alien_boss_projectil_y_reg$addsub0000> created at line 1631.
    Found 10-bit adder for signal <alien_boss_vx_next$addsub0000> created at line 1198.
    Found 10-bit register for signal <alien_boss_vx_reg>.
    Found 10-bit comparator greater for signal <alien_boss_vx_reg$cmp_gt0000> created at line 1214.
    Found 10-bit comparator less for signal <alien_boss_vx_reg$cmp_lt0000> created at line 1213.
    Found 10-bit adder for signal <alien_boss_x_r>.
    Found 10-bit adder for signal <alien_boss_x_r$addsub0000> created at line 1152.
    Found 10-bit adder for signal <alien_boss_x_r$addsub0001> created at line 1152.
    Found 10-bit adder for signal <alien_boss_x_r$addsub0002> created at line 1152.
    Found 10-bit register for signal <alien_boss_x_reg>.
    Found 10-bit adder for signal <alien_boss_x_reg$addsub0000> created at line 1206.
    Found 10-bit adder for signal <alien_boss_x_reg$addsub0001> created at line 1208.
    Found 10-bit subtractor for signal <alien_boss_x_reg$addsub0002> created at line 1208.
    Found 10-bit adder for signal <alien_boss_x_reg$addsub0003> created at line 1202.
    Found 10-bit comparator greater for signal <alien_boss_x_reg$cmp_gt0000> created at line 1247.
    Found 10-bit comparator less for signal <alien_boss_x_reg$cmp_lt0000> created at line 1241.
    Found 10-bit addsub for signal <alien_boss_x_reg$share0000>.
    Found 10-bit adder for signal <alien_boss_y_b>.
    Found 10-bit adder for signal <alien_boss_y_b$addsub0000> created at line 1153.
    Found 10-bit adder for signal <alien_boss_y_b$addsub0001> created at line 1153.
    Found 10-bit adder for signal <alien_boss_y_b$addsub0002> created at line 1153.
    Found 10-bit register for signal <alien_boss_y_reg>.
    Found 10-bit comparator greater for signal <alien_boss_y_reg$cmp_gt0000> created at line 1229.
    Found 10-bit comparator less for signal <alien_boss_y_reg$cmp_lt0000> created at line 1235.
    Found 10-bit addsub for signal <alien_boss_y_reg$share0000>.
    Found 3-bit up counter for signal <alien_hits_counter_reg>.
    Found 1-bit register for signal <alien_projectil_hit_reg>.
    Found 10-bit comparator greater for signal <alien_projectil_hit_reg$cmp_gt0000> created at line 1392.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0000> created at line 1357.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0001> created at line 1357.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0002> created at line 1357.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0003> created at line 1357.
    Found 10-bit subtractor for signal <alien_projectil_x_r>.
    Found 10-bit adder for signal <alien_projectil_x_r$addsub0000> created at line 1355.
    Found 10-bit register for signal <alien_projectil_x_reg>.
    Found 10-bit subtractor for signal <alien_projectil_y_b>.
    Found 10-bit adder for signal <alien_projectil_y_b$addsub0000> created at line 1356.
    Found 10-bit register for signal <alien_projectil_y_reg>.
    Found 10-bit adder for signal <alien_projectil_y_reg$add0000>.
    Found 10-bit adder for signal <alien_projectil_y_reg$addsub0000> created at line 1372.
    Found 10-bit register for signal <alien_vx_reg>.
    Found 10-bit comparator greatequal for signal <alien_vx_reg$cmp_ge0000> created at line 1005.
    Found 10-bit comparator lessequal for signal <alien_vx_reg$cmp_le0000> created at line 1006.
    Found 10-bit comparator less for signal <alien_vx_reg$cmp_lt0000> created at line 1005.
    Found 10-bit adder for signal <alien_vx_reg$share0000>.
    Found 10-bit subtractor for signal <alien_x_r>.
    Found 10-bit adder for signal <alien_x_r$addsub0000> created at line 964.
    Found 10-bit adder for signal <alien_x_r$addsub0001> created at line 964.
    Found 10-bit register for signal <alien_x_reg>.
    Found 10-bit adder for signal <alien_x_reg$addsub0000> created at line 981.
    Found 10-bit subtractor for signal <alien_y_b>.
    Found 10-bit adder for signal <alien_y_b$addsub0000> created at line 965.
    Found 10-bit adder for signal <alien_y_b$addsub0001> created at line 965.
    Found 10-bit register for signal <alien_y_reg>.
    Found 10-bit comparator greater for signal <hit_p2$cmp_gt0000> created at line 1667.
    Found 9-bit adder carry out for signal <hp_alien_boss_bar_green_on$addsub0000> created at line 1764.
    Found 10-bit comparator greater for signal <hp_alien_boss_bar_green_on$cmp_gt0000> created at line 1764.
    Found 10-bit comparator greater for signal <hp_alien_boss_bar_green_on$cmp_gt0001> created at line 1764.
    Found 10-bit comparator less for signal <hp_alien_boss_bar_green_on$cmp_lt0000> created at line 1764.
    Found 10-bit comparator less for signal <hp_alien_boss_bar_green_on$cmp_lt0001> created at line 1764.
    Found 4x4-bit multiplier for signal <hp_alien_boss_bar_green_on$mult0000> created at line 1764.
    Found 10-bit comparator greater for signal <hp_alien_boss_bar_red_on$cmp_gt0000> created at line 1767.
    Found 10-bit comparator less for signal <hp_alien_boss_bar_red_on$cmp_lt0000> created at line 1767.
    Found 9-bit adder for signal <initial_anim_bar_on$add0000> created at line 1756.
    Found 10-bit comparator greater for signal <initial_anim_bar_on$cmp_gt0000> created at line 1756.
    Found 10-bit comparator greater for signal <initial_anim_bar_on$cmp_gt0001> created at line 1756.
    Found 10-bit comparator less for signal <initial_anim_bar_on$cmp_lt0000> created at line 1756.
    Found 10-bit comparator less for signal <initial_anim_bar_on$cmp_lt0001> created at line 1756.
    Found 9-bit adder for signal <initial_anim_bar_on$sub0000> created at line 1756.
    Found 7-bit up counter for signal <initial_anim_bar_timer_reg>.
    Found 7-bit adder for signal <play_alien_shoot_counter_next$add0000> created at line 876.
    Found 7-bit register for signal <play_alien_shoot_counter_reg>.
    Found 3-bit subtractor for signal <rom_addr_alien>.
    Found 3-bit subtractor for signal <rom_addr_alien_2>.
    Found 4-bit subtractor for signal <rom_addr_alien_boss>.
    Found 4-bit subtractor for signal <rom_addr_ship>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit_alien>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit_alien_2>.
    Found 1-bit 16-to-1 multiplexer for signal <rom_bit_alien_boss>.
    Found 1-bit 16-to-1 multiplexer for signal <rom_bit_ship>.
    Found 3-bit subtractor for signal <rom_col_alien>.
    Found 3-bit subtractor for signal <rom_col_alien_2>.
    Found 4-bit subtractor for signal <rom_col_alien_boss>.
    Found 4-bit subtractor for signal <rom_col_ship>.
    Found 3-bit comparator greater for signal <rom_data_alien_2$cmp_gt0000> created at line 1030.
    Found 4-bit comparator greater for signal <rom_data_alien_boss$cmp_gt0000> created at line 1161.
    Found 4-bit comparator greater for signal <rom_data_alien_boss$cmp_gt0001> created at line 1161.
    Found 16-bit 4-to-1 multiplexer for signal <rom_data_ship>.
    Found 2-bit register for signal <ship_lives_reg>.
    Found 2-bit subtractor for signal <ship_lives_reg$mux0000>.
    Found 1-bit register for signal <ship_projectil_1_hit_reg>.
    Found 10-bit comparator less for signal <ship_projectil_1_hit_reg$cmp_lt0000> created at line 755.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0000> created at line 740.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0001> created at line 740.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0002> created at line 740.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0003> created at line 740.
    Found 10-bit subtractor for signal <ship_projectil_1_x_r>.
    Found 10-bit adder for signal <ship_projectil_1_x_r$addsub0000> created at line 738.
    Found 10-bit register for signal <ship_projectil_1_x_reg>.
    Found 10-bit subtractor for signal <ship_projectil_1_y_b>.
    Found 10-bit adder for signal <ship_projectil_1_y_b$addsub0000> created at line 739.
    Found 10-bit register for signal <ship_projectil_1_y_reg>.
    Found 10-bit subtractor for signal <ship_projectil_1_y_reg$addsub0000> created at line 749.
    Found 1-bit register for signal <ship_projectil_3_hit_reg>.
    Found 7-bit comparator greater for signal <ship_projectil_3_hit_reg$cmp_gt0000> created at line 849.
    Found 10-bit comparator less for signal <ship_projectil_3_hit_reg$cmp_lt0000> created at line 849.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0000> created at line 833.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0001> created at line 833.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0002> created at line 833.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0003> created at line 833.
    Found 10-bit subtractor for signal <ship_projectil_3_x_r>.
    Found 10-bit adder for signal <ship_projectil_3_x_r$addsub0000> created at line 831.
    Found 10-bit register for signal <ship_projectil_3_x_reg>.
    Found 10-bit adder for signal <ship_projectil_3_x_reg$add0000> created at line 840.
    Found 10-bit adder for signal <ship_projectil_3_x_reg$addsub0000> created at line 840.
    Found 10-bit subtractor for signal <ship_projectil_3_y_b>.
    Found 10-bit adder for signal <ship_projectil_3_y_b$addsub0000> created at line 832.
    Found 10-bit register for signal <ship_projectil_3_y_reg>.
    Found 10-bit subtractor for signal <ship_projectil_3_y_reg$addsub0000> created at line 843.
    Found 10-bit subtractor for signal <ship_x_r>.
    Found 10-bit adder for signal <ship_x_r$addsub0000> created at line 662.
    Found 10-bit adder for signal <ship_x_r$addsub0001> created at line 662.
    Found 10-bit register for signal <ship_x_reg>.
    Found 10-bit comparator greater for signal <ship_x_reg$cmp_gt0000> created at line 713.
    Found 10-bit comparator less for signal <ship_x_reg$cmp_lt0000> created at line 720.
    Found 10-bit addsub for signal <ship_x_reg$share0000>.
    Found 10-bit subtractor for signal <ship_y_b>.
    Found 10-bit adder for signal <ship_y_b$addsub0000> created at line 663.
    Found 10-bit adder for signal <ship_y_b$addsub0001> created at line 663.
    Found 10-bit register for signal <ship_y_reg>.
    Found 10-bit comparator greater for signal <ship_y_reg$cmp_gt0000> created at line 695.
    Found 10-bit comparator less for signal <ship_y_reg$cmp_lt0000> created at line 706.
    Found 10-bit addsub for signal <ship_y_reg$share0000>.
    Found 7-bit register for signal <shoot_counter_reg>.
    Found 7-bit adder for signal <shoot_counter_reg$addsub0000> created at line 865.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0000> created at line 966.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0001> created at line 966.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0002> created at line 966.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0003> created at line 966.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0000> created at line 1023.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0001> created at line 1023.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0002> created at line 1023.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0003> created at line 1023.
    Found 10-bit comparator lessequal for signal <sq_alien_boss_on$cmp_le0000> created at line 1154.
    Found 10-bit comparator lessequal for signal <sq_alien_boss_on$cmp_le0001> created at line 1154.
    Found 10-bit comparator lessequal for signal <sq_alien_boss_on$cmp_le0002> created at line 1154.
    Found 10-bit comparator lessequal for signal <sq_alien_boss_on$cmp_le0003> created at line 1154.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0000> created at line 664.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0001> created at line 664.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0002> created at line 664.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0003> created at line 664.
    Summary:
	inferred   6 ROM(s).
	inferred   5 Counter(s).
	inferred 234 D-type flip-flop(s).
	inferred  87 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  77 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <space_invaders_graph> synthesized.


Synthesizing Unit <timer>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_timer.vhd".
    Found 7-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <m100_counter>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_counter.vhd".
    Found 4-bit register for signal <dig0_reg>.
    Found 4-bit adder for signal <dig0_reg$addsub0000> created at line 45.
    Found 4-bit register for signal <dig1_reg>.
    Found 4-bit adder for signal <dig1_reg$addsub0000> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <m100_counter> synthesized.


Synthesizing Unit <debounce_internet>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce_internet> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/font_rom.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2215.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <clockmanager>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd".
Unit <clockmanager> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ps2_code_new>.
    Found 23-bit up counter for signal <count_idle>.
    Found 23-bit comparator less for signal <count_idle$cmp_lt0000> created at line 108.
    Found 1-bit xor9 for signal <error$xor0000> created at line 95.
    Found 8-bit register for signal <ps2_code_next>.
    Found 8-bit register for signal <ps2_code_reg>.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <space_invaders_text>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_text.vhd".
WARNING:Xst:646 - Signal <score_rom_addr<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <row_addr_s_2p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <row_addr_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <press_enter_rom_addr<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <over_on> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <char_addr_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bit_addr_s_2p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bit_addr_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aliens_inc_rom_addr<6:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20x7-bit ROM for signal <char_addr_press_enter$rom0000> created at line 461.
    Found 96x7-bit ROM for signal <char_addr_r$rom0000> created at line 432.
    Found 24x7-bit ROM for signal <char_addr_s$rom0000> created at line 310.
    Found 16x7-bit ROM for signal <char_addr_aliens_inc$rom0000> created at line 446.
    Found 24x7-bit ROM for signal <char_addr_s_2p$rom0000> created at line 315.
WARNING:Xst:737 - Found 3-bit latch for signal <bit_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <row_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <char_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <aliens_inc_on$cmp_gt0000> created at line 440.
    Found 10-bit comparator less for signal <aliens_inc_on$cmp_lt0000> created at line 440.
    Found 7-bit subtractor for signal <aliens_inc_rom_addr>.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit>.
    Found 10-bit comparator greater for signal <press_enter_on$cmp_gt0000> created at line 455.
    Found 10-bit comparator greater for signal <press_enter_on$cmp_gt0001> created at line 455.
    Found 10-bit comparator less for signal <press_enter_on$cmp_lt0000> created at line 455.
    Found 10-bit comparator less for signal <press_enter_on$cmp_lt0001> created at line 455.
    Found 7-bit adder for signal <press_enter_rom_addr>.
    Found 10-bit comparator greater for signal <rule_on$cmp_gt0000> created at line 426.
    Found 10-bit comparator less for signal <rule_on$cmp_lt0000> created at line 426.
    Found 6-bit comparator less for signal <score_2p_on$cmp_lt0000> created at line 384.
    Summary:
	inferred   5 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <space_invaders_text> synthesized.


Synthesizing Unit <space_invaders_top>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/space_invaders_top.vhd".
WARNING:Xst:653 - Signal <timer_start_2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <debounce_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d_clr_2p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | newgame                                        |
    | Power Up State     | newgame                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <lives_p1_reg>.
    Found 2-bit subtractor for signal <lives_p1_reg$addsub0000>.
    Found 2-bit register for signal <lives_p2_reg>.
    Found 2-bit subtractor for signal <lives_p2_reg$addsub0000> created at line 219.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <space_invaders_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 12
 16x16-bit ROM                                         : 5
 16x7-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 20x7-bit ROM                                          : 1
 24x7-bit ROM                                          : 2
 8x8-bit ROM                                           : 1
 96x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 95
 10-bit adder                                          : 50
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 19
 2-bit subtractor                                      : 3
 3-bit subtractor                                      : 4
 4-bit adder                                           : 4
 4-bit subtractor                                      : 4
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 1
# Counters                                             : 12
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 55
 1-bit register                                        : 20
 10-bit register                                       : 21
 11-bit register                                       : 2
 2-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 4
 3-bit latch                                           : 1
 4-bit latch                                           : 1
 7-bit latch                                           : 2
# Comparators                                          : 93
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 19
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 42
 23-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:5]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 newgame     | 00001
 play        | 00100
 play_2p     | 00010
 round_ended | 01000
 over        | 10000
-------------------------
WARNING:Xst:1290 - Hierarchical block <timer_unit_2> is unconnected in block <space_invaders_top>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <alien_y_reg_0> in Unit <graph_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <alien_y_reg_6> <alien_y_reg_8> <alien_y_reg_9> 
INFO:Xst:2261 - The FF/Latch <alien_y_reg_1> in Unit <graph_unit> is equivalent to the following 5 FFs/Latches, which will be removed : <alien_y_reg_2> <alien_y_reg_3> <alien_y_reg_4> <alien_y_reg_5> <alien_y_reg_7> 
INFO:Xst:2261 - The FF/Latch <alien_2_y_reg_0> in Unit <graph_unit> is equivalent to the following 6 FFs/Latches, which will be removed : <alien_2_y_reg_1> <alien_2_y_reg_4> <alien_2_y_reg_5> <alien_2_y_reg_6> <alien_2_y_reg_8> <alien_2_y_reg_9> 
INFO:Xst:2261 - The FF/Latch <alien_2_y_reg_2> in Unit <graph_unit> is equivalent to the following 2 FFs/Latches, which will be removed : <alien_2_y_reg_3> <alien_2_y_reg_7> 
WARNING:Xst:1710 - FF/Latch <alien_y_reg_0> (without init value) has a constant value of 0 in block <graph_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alien_2_y_reg_0> (without init value) has a constant value of 0 in block <graph_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <alien_y_reg<9:8>> (without init value) have a constant value of 0 in block <space_invaders_graph>.
WARNING:Xst:2404 -  FFs/Latches <alien_2_y_reg<9:8>> (without init value) have a constant value of 0 in block <space_invaders_graph>.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <space_invaders_graph>.
The following registers are absorbed into accumulator <alien_boss_projectil_y_reg>: 1 register on signal <alien_boss_projectil_y_reg>.
The following registers are absorbed into accumulator <ship_projectil_3_y_reg>: 1 register on signal <ship_projectil_3_y_reg>.
The following registers are absorbed into accumulator <ship_projectil_1_y_reg>: 1 register on signal <ship_projectil_1_y_reg>.
Unit <space_invaders_graph> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 11
 16x16-bit ROM                                         : 5
 16x7-bit ROM                                          : 1
 20x7-bit ROM                                          : 1
 24x7-bit ROM                                          : 2
 8x8-bit ROM                                           : 1
 96x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 92
 10-bit adder                                          : 49
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 17
 2-bit subtractor                                      : 3
 3-bit subtractor                                      : 4
 4-bit adder                                           : 4
 4-bit subtractor                                      : 5
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 1
# Counters                                             : 12
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 3
 10-bit down loadable accumulator                      : 2
 10-bit up loadable accumulator                        : 1
# Registers                                            : 262
 Flip-Flops                                            : 262
# Latches                                              : 4
 3-bit latch                                           : 1
 4-bit latch                                           : 1
 7-bit latch                                           : 2
# Comparators                                          : 93
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 19
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 42
 23-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alien_2_y_reg_0> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_2_y_reg_1> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_2_y_reg_4> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_2_y_reg_5> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_2_y_reg_6> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_y_reg_0> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alien_y_reg_6> (without init value) has a constant value of 0 in block <space_invaders_graph>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <alien_y_reg_1> in Unit <space_invaders_graph> is equivalent to the following 5 FFs/Latches, which will be removed : <alien_y_reg_2> <alien_y_reg_3> <alien_y_reg_4> <alien_y_reg_5> <alien_y_reg_7> 
INFO:Xst:2261 - The FF/Latch <alien_2_y_reg_2> in Unit <space_invaders_graph> is equivalent to the following 2 FFs/Latches, which will be removed : <alien_2_y_reg_3> <alien_2_y_reg_7> 
INFO:Xst:2261 - The FF/Latch <alien_2_vx_reg_4> in Unit <space_invaders_graph> is equivalent to the following 5 FFs/Latches, which will be removed : <alien_2_vx_reg_5> <alien_2_vx_reg_6> <alien_2_vx_reg_7> <alien_2_vx_reg_8> <alien_2_vx_reg_9> 
INFO:Xst:2261 - The FF/Latch <alien_vx_reg_4> in Unit <space_invaders_graph> is equivalent to the following 5 FFs/Latches, which will be removed : <alien_vx_reg_5> <alien_vx_reg_6> <alien_vx_reg_7> <alien_vx_reg_8> <alien_vx_reg_9> 
WARNING:Xst:2170 - Unit space_invaders_graph : the following signal(s) form a combinatorial loop: alien_alive_next, round_end.

Optimizing unit <space_invaders_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <m100_counter> ...

Optimizing unit <space_invaders_graph> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <space_invaders_text> ...
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_0> of sequential type is unconnected in block <space_invaders_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_1> of sequential type is unconnected in block <space_invaders_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_2> of sequential type is unconnected in block <space_invaders_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_3> of sequential type is unconnected in block <space_invaders_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_4> of sequential type is unconnected in block <space_invaders_top>.
WARNING:Xst:2677 - Node <keyboard_unit/ps2_code_new> of sequential type is unconnected in block <space_invaders_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block space_invaders_top, actual ratio is 117.
Optimizing block <space_invaders_top> to meet ratio 100 (+ 5) of 960 slices :
Area constraint is met for block <space_invaders_top>, final ratio is 104.

Final Macro Processing ...

Processing Unit <space_invaders_top> :
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_clk/flipflops_0>.
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_data/flipflops_0>.
Unit <space_invaders_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 356
 Flip-Flops                                            : 356
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : space_invaders_top.ngr
Top Level Output File Name         : space_invaders_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 3163
#      GND                         : 1
#      INV                         : 128
#      LUT1                        : 144
#      LUT2                        : 541
#      LUT2_L                      : 3
#      LUT3                        : 297
#      LUT3_D                      : 8
#      LUT3_L                      : 6
#      LUT4                        : 722
#      LUT4_D                      : 31
#      LUT4_L                      : 13
#      MUXCY                       : 757
#      MUXF5                       : 110
#      MUXF6                       : 9
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 388
# FlipFlops/Latches                : 379
#      FD                          : 12
#      FD_1                        : 11
#      FDC                         : 18
#      FDCE                        : 126
#      FDE                         : 130
#      FDP                         : 1
#      FDPE                        : 19
#      FDRE                        : 41
#      LDCE                        : 7
#      LDCP                        : 14
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      993  out of    960   103% (*) 
 Number of Slice Flip Flops:            379  out of   1920    19%  
 Number of 4 input LUTs:               1895  out of   1920    98%  
    Number used as logic:              1893
    Number used as Shift registers:       2
 Number of IOs:                          27
 Number of bonded IOBs:                  25  out of     83    30%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)                              | Load  |
-------------------------------------------------------------+----------------------------------------------------+-------+
clock                                                        | ClockManager_unit/DCM_SP_INST:CLK2X                | 350   |
graph_unit/refr_tick(graph_unit/refr_tick_and0000_wg_cy<4>:O)| NONE(*)(graph_unit/play_alien_shoot_counter_next_6)| 7     |
keyboard_unit/debounce_ps2_clk/result                        | NONE(keyboard_unit/ps2_word_10)                    | 11    |
text_unit/rule_on(text_unit/rule_on_and0000100_f5:O)         | NONE(*)(text_unit/bit_addr_2)                      | 14    |
-------------------------------------------------------------+----------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------+-------------------------------------------------+-------+
Control Signal                                                                    | Buffer(FF name)                                 | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------+-------+
graph_unit/alien_boss_lives_reg_or0000(graph_unit/alien_boss_lives_reg_or00001:O) | NONE(graph_unit/alien_2_alive_reg)              | 106   |
reset                                                                             | IBUF                                            | 58    |
graph_unit/alien_boss_projectil_hit_reg(graph_unit/alien_boss_projectil_hit_reg:Q)| NONE(graph_unit/play_alien_shoot_counter_next_0)| 7     |
text_unit/bit_addr_0__and0000(text_unit/bit_addr_0__and00001:O)                   | NONE(text_unit/bit_addr_0)                      | 1     |
text_unit/bit_addr_0__and0001(text_unit/bit_addr_0__and00011:O)                   | NONE(text_unit/bit_addr_0)                      | 1     |
text_unit/bit_addr_1__and0000(text_unit/bit_addr_1__and00001:O)                   | NONE(text_unit/bit_addr_1)                      | 1     |
text_unit/bit_addr_1__and0001(text_unit/bit_addr_1__and00011:O)                   | NONE(text_unit/bit_addr_1)                      | 1     |
text_unit/bit_addr_2__and0000(text_unit/bit_addr_2__and00001:O)                   | NONE(text_unit/bit_addr_2)                      | 1     |
text_unit/bit_addr_2__and0001(text_unit/bit_addr_2__and00011:O)                   | NONE(text_unit/bit_addr_2)                      | 1     |
text_unit/char_addr_0__and0000(text_unit/char_addr_0__and00001:O)                 | NONE(text_unit/char_addr_0)                     | 1     |
text_unit/char_addr_0__and0001(text_unit/char_addr_0__and00011:O)                 | NONE(text_unit/char_addr_0)                     | 1     |
text_unit/char_addr_1__and0000(text_unit/char_addr_1__and00001:O)                 | NONE(text_unit/char_addr_1)                     | 1     |
text_unit/char_addr_1__and0001(text_unit/char_addr_1__and00011:O)                 | NONE(text_unit/char_addr_1)                     | 1     |
text_unit/char_addr_2__and0000(text_unit/char_addr_2__and00001:O)                 | NONE(text_unit/char_addr_2)                     | 1     |
text_unit/char_addr_2__and0001(text_unit/char_addr_2__and00011:O)                 | NONE(text_unit/char_addr_2)                     | 1     |
text_unit/char_addr_3__and0000(text_unit/char_addr_3__and00001:O)                 | NONE(text_unit/char_addr_3)                     | 1     |
text_unit/char_addr_3__and0001(text_unit/char_addr_3__and00011:O)                 | NONE(text_unit/char_addr_3)                     | 1     |
text_unit/char_addr_4__and0000(text_unit/char_addr_4__and00001:O)                 | NONE(text_unit/char_addr_4)                     | 1     |
text_unit/char_addr_4__and0001(text_unit/char_addr_4__and00011:O)                 | NONE(text_unit/char_addr_4)                     | 1     |
text_unit/char_addr_5__and0000(text_unit/char_addr_5__and00001:O)                 | NONE(text_unit/char_addr_5)                     | 1     |
text_unit/char_addr_5__and0001(text_unit/char_addr_5__and00011:O)                 | NONE(text_unit/char_addr_5)                     | 1     |
text_unit/char_addr_6__and0000(text_unit/char_addr_6__and00001:O)                 | NONE(text_unit/char_addr_6)                     | 1     |
text_unit/char_addr_6__and0001(text_unit/char_addr_6__and00011:O)                 | NONE(text_unit/char_addr_6)                     | 1     |
text_unit/row_addr_0__and0000(text_unit/row_addr_0__and00001:O)                   | NONE(text_unit/row_addr_0)                      | 1     |
text_unit/row_addr_0__and0001(text_unit/row_addr_0__and00011:O)                   | NONE(text_unit/row_addr_0)                      | 1     |
text_unit/row_addr_1__and0000(text_unit/row_addr_1__and00001:O)                   | NONE(text_unit/row_addr_1)                      | 1     |
text_unit/row_addr_1__and0001(text_unit/row_addr_1__and00011:O)                   | NONE(text_unit/row_addr_1)                      | 1     |
text_unit/row_addr_2__and0000(text_unit/row_addr_2__and00001:O)                   | NONE(text_unit/row_addr_2)                      | 1     |
text_unit/row_addr_2__and0001(text_unit/row_addr_2__and00011:O)                   | NONE(text_unit/row_addr_2)                      | 1     |
text_unit/row_addr_3__and0000(text_unit/row_addr_3__and00001:O)                   | NONE(text_unit/row_addr_3)                      | 1     |
text_unit/row_addr_3__and0001(text_unit/row_addr_3__and00011:O)                   | NONE(text_unit/row_addr_3)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 33.838ns (Maximum Frequency: 29.552MHz)
   Minimum input arrival time before clock: 5.960ns
   Maximum output required time after clock: 4.756ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 33.838ns (frequency: 29.552MHz)
  Total number of paths / destination ports: 471133 / 695
-------------------------------------------------------------------------
Delay:               16.919ns (Levels of Logic = 14)
  Source:            keyboard_unit/ps2_code_reg_3 (FF)
  Destination:       graph_unit/alien_boss_lives_reg_2 (FF)
  Source Clock:      clock rising 2.0X
  Destination Clock: clock rising 2.0X

  Data Path: keyboard_unit/ps2_code_reg_3 to graph_unit/alien_boss_lives_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.514   1.141  keyboard_unit/ps2_code_reg_3 (keyboard_unit/ps2_code_reg_3)
     LUT3_D:I1->O          2   0.612   0.383  state_reg_FSM_FFd5-In111 (N10)
     LUT4_D:I3->LO         1   0.612   0.130  state_reg_FSM_FFd4-In1 (N496)
     LUT3:I2->O           62   0.612   1.081  GameMode21 (GameMode2)
     MUXF5:S->O            7   0.641   0.602  graph_unit/rom_data_alien_boss_or0000 (graph_unit/rom_data_alien_boss_or0000)
     MUXF5:S->O            1   0.641   0.387  graph_unit/rom_data_alien_boss<8> (graph_unit/rom_data_alien_boss<8>)
     LUT4:I2->O            1   0.612   0.000  graph_unit/Mmux_rom_bit_alien_boss_8 (graph_unit/Mmux_rom_bit_alien_boss_8)
     MUXF5:I0->O           1   0.278   0.360  graph_unit/Mmux_rom_bit_alien_boss_6_f5 (graph_unit/Mmux_rom_bit_alien_boss_6_f5)
     LUT4:I3->O            1   0.612   0.360  graph_unit/Mmux_rom_bit_alien_boss_3 (graph_unit/Mmux_rom_bit_alien_boss_3)
     LUT4:I3->O           11   0.612   0.823  graph_unit/rd_alien_boss_on_and0000 (graph_unit/rd_alien_boss_on)
     LUT3:I2->O            6   0.612   0.572  graph_unit/alien_boss_hits_counter_reg_and00001 (graph_unit/alien_boss_hits_counter_reg_and0000)
     LUT4:I3->O            2   0.612   0.532  graph_unit/alien_boss_alive_reg_mux00001 (graph_unit/alien_boss_alive_reg_mux0000)
     LUT4_D:I0->LO         1   0.612   0.130  graph_unit/alien_boss_alive_next1 (N475)
     LUT3:I2->O            7   0.612   0.602  graph_unit/alien_boss_lives_reg_not000311 (round_end)
     MUXF5:S->O            4   0.641   0.499  graph_unit/alien_boss_lives_reg_not0003 (graph_unit/alien_boss_lives_reg_not0003)
     FDCE:CE                   0.483          graph_unit/alien_boss_lives_reg_0
    ----------------------------------------
    Total                     16.919ns (9.318ns logic, 7.601ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_unit/debounce_ps2_clk/result'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            keyboard_unit/ps2_word_8 (FF)
  Destination:       keyboard_unit/ps2_word_7 (FF)
  Source Clock:      keyboard_unit/debounce_ps2_clk/result falling
  Destination Clock: keyboard_unit/debounce_ps2_clk/result falling

  Data Path: keyboard_unit/ps2_word_8 to keyboard_unit/ps2_word_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.514   0.499  keyboard_unit/ps2_word_8 (keyboard_unit/ps2_word_8)
     FD_1:D                    0.268          keyboard_unit/ps2_word_7
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 122 / 122
-------------------------------------------------------------------------
Offset:              5.960ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       graph_unit/ship_projectil_1_y_reg_9 (FF)
  Destination Clock: clock rising 2.0X

  Data Path: reset to graph_unit/ship_projectil_1_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.106   1.234  reset_IBUF (reset_IBUF)
     LUT2:I0->O          112   0.612   1.163  graph_unit/alien_boss_lives_reg_or00001 (graph_unit/alien_boss_lives_reg_or0000)
     LUT4:I1->O           10   0.612   0.750  graph_unit/alien_2_projectil_y_reg_and00001 (graph_unit/alien_2_projectil_y_reg_and0000)
     FDE:CE                    0.483          graph_unit/alien_2_projectil_y_reg_0
    ----------------------------------------
    Total                      5.960ns (2.813ns logic, 3.147ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.756ns (Levels of Logic = 1)
  Source:            keyboard_unit/ps2_code_reg_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clock rising 2.0X

  Data Path: keyboard_unit/ps2_code_reg_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.514   1.073  keyboard_unit/ps2_code_reg_1 (keyboard_unit/ps2_code_reg_1)
     OBUF:I->O                 3.169          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.756ns (3.683ns logic, 1.073ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 16.99 secs
 
--> 


Total memory usage is 675996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   12 (   0 filtered)

