X86_64 R+mfence-mfence-po+po002
"MFencedWR MFencedRR PodRW Coe PodWR Fre"
Cycle=Fre MFencedWR MFencedRR PodRW Coe PodWR
Relax=PodWR
Safe=Fre Coe PodRW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:a=W,1:a=F,1:x=T
Com=Co Fr
Orig=MFencedWR MFencedRR PodRW Coe PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $2,(a)   ;
 mfence        | movq (x),%rax ;
 movq (y),%rax |               ;
 mfence        |               ;
 movq (z),%rbx |               ;
 movq $1,(a)   |               ;
exists (a=2 /\ 1:rax=0)
