Flow report for LogicalStep_Lab3_top
Fri Mar 12 12:47:30 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Mar 12 12:47:30 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; LogicalStep_Lab3_top                        ;
; Top-level Entity Name              ; LogicalStep_Lab3_top                        ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 37 / 8,064 ( < 1 % )                        ;
;     Total combinational functions  ; 37 / 8,064 ( < 1 % )                        ;
;     Dedicated logic registers      ; 4 / 8,064 ( < 1 % )                         ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 25 / 250 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 03/12/2021 12:34:17  ;
; Main task         ; Compilation          ;
; Revision Name     ; LogicalStep_Lab3_top ;
+-------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 10995770589194.161557045711824         ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --         ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4803 MB             ; 00:00:21                           ;
; Fitter               ; 00:00:05     ; 1.0                     ; 5690 MB             ; 00:00:06                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4682 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4811 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4647 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4628 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; Total                ; 00:00:28     ; --                      ; --                  ; 00:00:44                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-6AS9G70  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_sta LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/intelFPGA_lite/ECE124/Lab3/Lab3/Waveform.vwf --testbench_file=C:/intelFPGA_lite/ECE124/Lab3/Lab3/simulation/qsim/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/GenericWaveformPartA.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/GenericWaveformPartA.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/GenericWaveformPartA.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/GenericWaveformPartA.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/intelFPGA_lite/ECE124/Lab3/Lab3/Waveform.vwf --testbench_file=C:/intelFPGA_lite/ECE124/Lab3/Lab3/simulation/qsim/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/intelFPGA_lite/ECE124/Lab3/Lab3/Waveform.vwf --testbench_file=C:/intelFPGA_lite/ECE124/Lab3/Lab3/simulation/qsim/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform1.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/intelFPGA_lite/ECE124/Lab3/Lab3/Waveform.vwf --testbench_file=C:/intelFPGA_lite/ECE124/Lab3/Lab3/simulation/qsim/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/intelFPGA_lite/ECE124/Lab3/Lab3/Waveform.vwf --testbench_file=C:/intelFPGA_lite/ECE124/Lab3/Lab3/simulation/qsim/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform2.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform2.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform3.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform3.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform3.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform3.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform3.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform3.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Waveform4.vwf --testbench_file=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/Waveform4.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top



