# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assist_FIR.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../assist_FIR.srcs/sources_1/new/Clk_Divider.vhd" \
"../../../../assist_FIR.srcs/sources_1/new/fir_tb.vhd" \

# Do not sort compile order
nosort
