$date
	Thu Aug 10 10:32:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1b_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module q1b1 $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1%
#10
1!
0%
1$
#15
0!
1%
#20
1!
0%
0$
1#
#25
1%
#30
0%
1$
#35
0!
1%
#40
0%
0$
0#
1"
#45
1%
#50
1!
0%
1$
#55
0!
1%
#60
1!
0%
0$
1#
#65
1%
#70
0%
1$
#75
0!
1%
#80
