# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ADC_DAC.srcs/sources_1/ip/clk_wiz_0" \
"ADC_DAC_tb_time_synth.v" \
"../../../../../ADC_DAC.srcs/sim_1/new/ADC_DAC_tb.v" \

# Do not sort compile order
nosort
