Coverage Report by instance with details

=================================================================================
=== Instance: /control_unit_tb/DUT_INSTANCE/CHECKER_MODULE
=== Design Unit: work.control_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                     248       246         2    99.19%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSEL
                     input/control_unit_svamod.sv(78)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PENABLE
                     input/control_unit_svamod.sv(79)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWRITE
                     input/control_unit_svamod.sv(80)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PADDR
                     input/control_unit_svamod.sv(81)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWDATA
                     input/control_unit_svamod.sv(82)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_in
                     input/control_unit_svamod.sv(83)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PRDATA
                     input/control_unit_svamod.sv(84)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSLVERR
                     input/control_unit_svamod.sv(85)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_PREADY
                     input/control_unit_svamod.sv(86)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_irq_out
                     input/control_unit_svamod.sv(87)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg_reg_out
                     input/control_unit_svamod.sv(88)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_level_reg_out
                     input/control_unit_svamod.sv(89)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_dsp_regs_out
                     input/control_unit_svamod.sv(90)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg_out
                     input/control_unit_svamod.sv(91)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_clr_out
                     input/control_unit_svamod.sv(92)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_level_out
                     input/control_unit_svamod.sv(93)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick_out
                     input/control_unit_svamod.sv(94)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0_out
                     input/control_unit_svamod.sv(95)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1_out
                     input/control_unit_svamod.sv(96)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_out
                     input/control_unit_svamod.sv(97)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rindex
                     input/control_unit_svamod.sv(99)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_apbwrite
                     input/control_unit_svamod.sv(100)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_apbread
                     input/control_unit_svamod.sv(101)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rbank_r
                     input/control_unit_svamod.sv(102)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_start
                     input/control_unit_svamod.sv(103)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_stop
                     input/control_unit_svamod.sv(104)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_clr
                     input/control_unit_svamod.sv(105)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_irqack
                     input/control_unit_svamod.sv(106)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_req_r
                     input/control_unit_svamod.sv(107)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_play_r
                     input/control_unit_svamod.sv(108)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_irq_r
                     input/control_unit_svamod.sv(109)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_ldata_r
                     input/control_unit_svamod.sv(110)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_lhead_r
                     input/control_unit_svamod.sv(111)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_ltail_r
                     input/control_unit_svamod.sv(112)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_llooped_r
                     input/control_unit_svamod.sv(113)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_lempty
                     input/control_unit_svamod.sv(114)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_lfull
                     input/control_unit_svamod.sv(115)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_lfifo
                     input/control_unit_svamod.sv(116)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rdata_r
                     input/control_unit_svamod.sv(117)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rhead_r
                     input/control_unit_svamod.sv(118)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rtail_r
                     input/control_unit_svamod.sv(119)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rlooped_r
                     input/control_unit_svamod.sv(120)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rempty
                     input/control_unit_svamod.sv(121)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rfull
                     input/control_unit_svamod.sv(122)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/X_rfifo
                     input/control_unit_svamod.sv(123)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_reset
                     input/apb_assumes.svh(10)          0         42     757622          0     757664          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_1
                     input/apb_assumes.svh(22)          0       2836     375975         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_0
                     input/apb_assumes.svh(35)          0     375975       2836         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_before_penable
                     input/apb_assumes.svh(47)          0       1418     377393         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_fall
                     input/apb_assumes.svh(58)          0       1423     377387         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_hold
                     input/apb_assumes.svh(69)          0          0     378811         21     378832          0           0 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_bus_hold
                     input/apb_assumes.svh(80)          0       1418     377393         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0       1417     377393         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0       2836     375975         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_req_in_pulse
                     input/control_unit_svamod.sv(144)
                                                        0        189     378622         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/mf_req_in_first
                     input/control_unit_svamod.sv(156)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_pready_on
                     input/control_unit_svamod.sv(166)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_pslverr_off
                     input/control_unit_svamod.sv(176)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_prdata_off
                     input/control_unit_svamod.sv(186)
                                                        0     375975       2836         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_clr_out_pulse
                     input/control_unit_svamod.sv(196)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_clr_out_valid_high
                     input/control_unit_svamod.sv(206)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_cfg_out_pulse
                     input/control_unit_svamod.sv(216)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_cfg_out_valid_high
                     input/control_unit_svamod.sv(226)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_start_play
                     input/control_unit_svamod.sv(236)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_valid_start_play
                     input/control_unit_svamod.sv(246)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_stop_play
                     input/control_unit_svamod.sv(256)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_valid_stop_play
                     input/control_unit_svamod.sv(266)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_level_out_pulse
                     input/control_unit_svamod.sv(276)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_level_out_valid_high
                     input/control_unit_svamod.sv(286)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_tick_standby
                     input/control_unit_svamod.sv(296)
                                                        0       3256     375545         31     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_tick_out_high
                     input/control_unit_svamod.sv(306)
                                                        0        184     378627         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_tick_out_low
                     input/control_unit_svamod.sv(316)
                                                        0     378627        184         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_fifo_drain
                     input/control_unit_svamod.sv(329)
                                                        0          3     378804         25     378832          0          60 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_rise_first
                     input/control_unit_svamod.sv(339)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_high
                     input/control_unit_svamod.sv(351)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_standby
                     input/control_unit_svamod.sv(361)
                                                        0       3266     375545         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_down
                     input/control_unit_svamod.sv(371)
                                                        0          5     378805         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_cfg_reg_drv
                     input/control_unit_svamod.sv(381)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/af_level_reg_drv
                     input/control_unit_svamod.sv(391)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_pslverr
                     input/control_unit_wba.svh(8)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_pready
                     input/control_unit_wba.svh(18)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_rindex_on
                     input/control_unit_wba.svh(28)
                                                        0       2836     375975         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_rindex_off
                     input/control_unit_wba.svh(38)
                                                        0     375975       2836         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_index_range
                     input/control_unit_wba.svh(48)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_rbank_r_write
                     input/control_unit_wba.svh(58)
                                                        0        232     378578         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_status_reg_play
                     input/control_unit_wba.svh(68)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_status_reg_standby
                     input/control_unit_wba.svh(78)
                                                        0          2     378808         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_rbank_r_stable
                     input/control_unit_wba.svh(88)
                                                        0     378568        233         31     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_cfg_reg_out
                     input/control_unit_wba.svh(98)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_level_reg_out
                     input/control_unit_wba.svh(108)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_dsp_regs_out
                     input/control_unit_wba.svh(118)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ldata_r_write
                     input/control_unit_wba.svh(128)
                                                        0        361     378450         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ldata_r_failed_write
                     input/control_unit_wba.svh(138)
                                                        0          0     378811         21     378832          0           0 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ldata_r_stable
                     input/control_unit_wba.svh(148)
                                                        0     378438        362         31     378831          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lhead_r_inc
                     input/control_unit_wba.svh(158)
                                                        0        355     378456         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lhead_r_loop
                     input/control_unit_wba.svh(168)
                                                        0          6     378805         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lhead_r_stable
                     input/control_unit_wba.svh(178)
                                                        0     378438        362         31     378831          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_llooped_r_on
                     input/control_unit_wba.svh(188)
                                                        0          6     378805         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_llooped_r_off_1
                     input/control_unit_wba.svh(198)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_llooped_r_off_2
                     input/control_unit_wba.svh(208)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_llooped_r_stable
                     input/control_unit_wba.svh(218)
                                                        0     378197        603         31     378831          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ltail_r_inc_1
                     input/control_unit_wba.svh(228)
                                                        0         60     378751         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ltail_r_inc_2
                     input/control_unit_wba.svh(238)
                                                        0        177     378634         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ltail_r_loop_1
                     input/control_unit_wba.svh(248)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ltail_r_loop_2
                     input/control_unit_wba.svh(258)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_ltail_r_stable
                     input/control_unit_wba.svh(269)
                                                        0     378558        242         31     378831          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lempty_on
                     input/control_unit_wba.svh(279)
                                                        0       2434     376377         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lempty_of
                     input/control_unit_wba.svh(289)
                                                        0     376377       2434         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lfull_on
                     input/control_unit_wba.svh(299)
                                                        0       5556     373255         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lfull_off
                     input/control_unit_wba.svh(309)
                                                        0     373255       5556         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lfifo_output_on
                     input/control_unit_wba.svh(319)
                                                        0     376377       2434         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_lfifo_output_off
                     input/control_unit_wba.svh(329)
                                                        0       2434     376377         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_prdata_rbank
                     input/control_unit_wba.svh(339)
                                                        0        908     377903         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_prdata_lfifo
                     input/control_unit_wba.svh(349)
                                                        0        964     377847         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_prdata_rfifo
                     input/control_unit_wba.svh(359)
                                                        0        964     377847         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_prdata_off
                     input/control_unit_wba.svh(369)
                                                        0     375975       2836         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_play_r_rise
                     input/control_unit_wba.svh(379)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_play_r_fall
                     input/control_unit_wba.svh(389)
                                                        0          2     378808         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_play_r_stable
                     input/control_unit_wba.svh(399)
                                                        0     378795          6         31     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_play_out_state
                     input/control_unit_wba.svh(409)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_clr_on
                     input/control_unit_wba.svh(419)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_clr_off
                     input/control_unit_wba.svh(429)
                                                        0     378810          1         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_clr_out
                     input/control_unit_wba.svh(439)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_cfg_out_on
                     input/control_unit_wba.svh(449)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_cfg_out_off
                     input/control_unit_wba.svh(459)
                                                        0     378810          1         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_start_on
                     input/control_unit_wba.svh(469)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_start_off
                     input/control_unit_wba.svh(479)
                                                        0     378808          3         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_stop_on
                     input/control_unit_wba.svh(489)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_stop_off
                     input/control_unit_wba.svh(499)
                                                        0     378808          3         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_level_out_on
                     input/control_unit_wba.svh(509)
                                                        0          1     378810         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_level_out_off
                     input/control_unit_wba.svh(519)
                                                        0     378810          1         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irqack_on
                     input/control_unit_wba.svh(529)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irqack_off
                     input/control_unit_wba.svh(539)
                                                        0     378808          3         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_tick_out_on
                     input/control_unit_wba.svh(549)
                                                        0       3266     375545         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_tick_out_of
                     input/control_unit_wba.svh(559)
                                                        0     375545       3266         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_req_r_on
                     input/control_unit_wba.svh(569)
                                                        0     375544       3266         21     378831          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_req_r_off
                     input/control_unit_wba.svh(579)
                                                        0       3256     375545         31     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irq_r_rise
                     input/control_unit_wba.svh(589)
                                                        0         69     378742         21     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irq_r_fall_stop
                     input/control_unit_wba.svh(599)
                                                        0          2     378808         21     378831          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irq_r_fall_irqack
                     input/control_unit_wba.svh(609)
                                                        0          3     378808         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irq_r_stable
                     input/control_unit_wba.svh(619)
                                                        0     378726         75         31     378832          0           2 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/ar_irq_out
                     input/control_unit_wba.svh(629)
                                                        0     378811          0         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[105]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[104]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[103]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[102]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[101]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[100]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[99]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[98]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[97]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[96]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[95]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[94]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[93]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[92]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[91]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[90]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[89]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[88]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[87]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[86]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[85]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[84]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[83]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[82]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[81]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[80]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[79]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[78]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[77]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[76]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[75]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[74]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[73]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[72]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[71]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[70]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[69]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[68]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[67]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[66]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[65]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[64]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[63]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[62]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[61]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[60]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[59]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[58]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[57]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[56]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[55]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[54]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[53]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[52]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[51]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[50]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[49]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[48]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[47]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[46]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[45]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[44]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[43]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[42]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[41]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[40]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[39]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[38]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[37]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[36]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[35]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[34]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[33]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[32]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[31]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[30]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[29]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[28]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[27]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[26]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[25]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[24]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[23]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[22]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[21]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[20]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[19]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[18]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[17]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[16]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[15]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[14]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[13]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[12]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[11]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[10]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[9]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[8]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[7]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[6]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[5]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[4]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[3]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[2]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[1]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[0]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          2     378809         21     378832          0           1 off

Directive Coverage:
    Directives                     192       191         1    99.47%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                              3256 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                               184 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                              378627 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                              3266 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 5 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                              2836 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               232 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              378568 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                               361 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              378438 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                               355 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                 6 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              378438 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                 6 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              378197 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                60 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                               177 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              378558 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2434 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                              376377 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                              5556 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              373255 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                              376377 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2434 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               908 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                               964 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                               964 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              378795 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              3266 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                              375545 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                              375544 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              3256 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                                69 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              378726 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        904       496       408    54.86%

================================Toggle Details================================

Toggle Coverage for instance /control_unit_tb/DUT_INSTANCE/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[9-11]           0           0           0           0           0           0           3        0.00 
                                 audio0_out[14-16]           0           0           0           0           0           0           3        0.00 
                                    audio0_out[18]           0           0           0           0           0           0           3        0.00 
                                 audio0_out[21-22]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[10]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[17]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[19]           0           0           0           0           0           0           3        0.00 
                                 audio1_out[22-23]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_out[3-4]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_out[9-11]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[13-15]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[17-18]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_out[21]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[23-24]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[26-31]           0           0           0           0           0           0           3        0.00 
                                  level_reg_out[2]           0           0           0           0           0           0           3        0.00 
                                  level_reg_out[4]           0           0           0           0           0           0           3        0.00 
                                level_reg_out[6-7]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[10-13]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[18-19]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[24-26]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[30]           0           0           0           0           0           0           3        0.00 
                                       lfifo[9-11]           0           0           0           0           0           0           3        0.00 
                                      lfifo[14-16]           0           0           0           0           0           0           3        0.00 
                                         lfifo[18]           0           0           0           0           0           0           3        0.00 
                                      lfifo[21-22]           0           0           0           0           0           0           3        0.00 
                                         rfifo[10]           0           0           0           0           0           0           3        0.00 
                                         rfifo[17]           0           0           0           0           0           0           3        0.00 
                                         rfifo[19]           0           0           0           0           0           0           3        0.00 
                                      rfifo[22-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        316 
Toggled Node Count   =        248 
Untoggled Node Count =         68 

Toggle Coverage      =      54.86% (496 of 904 bins)

=================================================================================
=== Instance: /control_unit_tb/DUT_INSTANCE
=== Design Unit: work.control_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        64        62         2    96.87%

================================Branch Details================================

Branch Coverage for instance /control_unit_tb/DUT_INSTANCE

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
------------------------------------IF Branch------------------------------------
    53                                      3824     Count coming in to IF
    53              1                         22     
    55              1                       3802     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      3802     Count coming in to IF
    57              1                        233     
                                            3569     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                      3802     Count coming in to IF
    60              1                          3     
    63              1                          3     
                                            3796     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                      2849     Count coming in to IF
    70              1                       1418     
    72              1                       1431     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                        44     Count coming in to IF
    82              1                         22     
    84              1                          3     
    86              1                          3     
                                              16     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                       600     Count coming in to IF
    92              1                         22     
    94              1                        555     
    96              1                         23     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     4624     Count coming in to IF
    109             1                         21     
                                            4603     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    110                                       21     Count coming in to CASE
    111             1                          1     
    113             1                          1     
    114             1                          6     
    115             1                          6     
    116             1                          1     
    117             1                          3     
    118             1                          3     
Branch totals: 7 hits of 7 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                        1     Count coming in to IF
    111             2                          1     
    112             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    125                                      310     Count coming in to IF
    125             1                         22     
    127             1                        288     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                      288     Count coming in to IF
    128             1                        268     
    130             1                         10     
                                              10     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                     1239     Count coming in to IF
    137             1                         22     
    143             1                       1217     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    159                                     5884     Count coming in to IF
    159             1                        717     
    170             1                        241     
    180             1                          2     
                                            4924     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                      717     Count coming in to IF
    161             1                         12     
    164             1                        705     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    171                                      241     Count coming in to IF
    171             1                          4     
    174             1                        237     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                      607     Count coming in to IF
    190             1                         69     
    190             2                        538     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    194                                     1239     Count coming in to IF
    194             1                         22     
    201             1                       1217     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    217                                     5884     Count coming in to IF
    217             1                        717     
    228             1                        241     
    238             1                          2     
                                            4924     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                      717     Count coming in to IF
    219             1                         12     
    222             1                        705     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    229                                      241     Count coming in to IF
    229             1                          4     
    232             1                        237     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    248                                      607     Count coming in to IF
    248             1                         69     
    248             2                        538     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    252                                     4907     Count coming in to IF
    252             1                       1900     
    261             1                       3007     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    253                                     1900     Count coming in to IF
    253             1                        684     
    255             1                        607     
    257             1                        609     
    259             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    274                                      375     Count coming in to IF
    274             1                        371     
    274             2                          4     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      30        28         2    93.33%

================================Condition Details================================

Condition Coverage for instance /control_unit_tb/DUT_INSTANCE --

  File input/control_unit.sv
----------------Focused Condition View-------------------
Line       57 Item    1  (apbwrite && (rindex < 110))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       109 Item    1  (apbwrite && (rindex == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       128 Item    1  ((~play_r || stop) || irqack)
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       130 Item    1  (lempty && rempty)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      lempty         Y
      rempty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lempty_0              -                             
  Row   2:          1  lempty_1              rempty                        
  Row   3:    ***0***  rempty_0              lempty                        
  Row   4:          1  rempty_1              lempty                        

----------------Focused Condition View-------------------
Line       159 Item    1  ((apbwrite && (rindex == 110)) && ~lfull)
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       161 Item    1  (lhead_r == (60 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       170 Item    1  ((apbread || (play_r && req_r)) && ~lempty)
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       171 Item    1  (ltail_r == (60 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       217 Item    1  ((apbwrite && (rindex == 111)) && ~rfull)
Condition totals: 3 of 3 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       219 Item    1  (rhead_r == (60 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       228 Item    1  ((apbread || (play_r && req_r)) && ~rempty)
Condition totals: 4 of 4 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       229 Item    1  (rtail_r == (60 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       253 Item    1  (rindex < 110)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       255 Item    1  (rindex == 110)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       257 Item    1  (rindex == 111)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 111)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rindex == 111)_0     -                             
  Row   2:          1  (rindex == 111)_1     -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     16        16         0   100.00%

================================Expression Details================================

Expression Coverage for instance /control_unit_tb/DUT_INSTANCE --

  File input/control_unit.sv
----------------Focused Expression View-----------------
Line       77 Item    1  ((PSEL && PENABLE) && PWRITE)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       78 Item    1  ((PSEL && PENABLE) && ~PWRITE)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       188 Item    1  ((lhead_r == ltail_r) && ~llooped_r)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       189 Item    1  ((lhead_r == ltail_r) && llooped_r)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       246 Item    1  ((rhead_r == rtail_r) && ~rlooped_r)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       247 Item    1  ((rhead_r == rtail_r) && rlooped_r)
Expression totals: 2 of 2 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       274 Item    1  (play_r? req_r: 1'b0)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     101        99         2    98.01%

================================Statement Details================================

Statement Coverage for instance /control_unit_tb/DUT_INSTANCE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
    52              1                       3824     
    54              1                         22     
    58              1                        233     
    61              1                          3     
    64              1                          3     
    69              1                       2849     
    71              1                       1418     
    73              1                       1431     
    77              1                       6388     
    78              1                       6388     
    81              1                         44     
    83              1                         22     
    85              1                          3     
    87              1                          3     
    91              1                        600     
    93              1                         22     
    95              1                        555     
    97              1                         23     
    101             1                       4624     
    102             1                       4624     
    103             1                       4624     
    104             1                       4624     
    105             1                       4624     
    106             1                       4624     
    107             1                       4624     
    111             1                          1     
    112             1                    ***0***     
    113             1                          1     
    114             1                          6     
    115             1                          6     
    116             1                          1     
    117             1                          3     
    119             1                          3     
    124             1                        310     
    126             1                         22     
    129             1                        268     
    131             1                         10     
    136             1                       1239     
    138             1                         22     
    139             1                         22     
    140             1                         22     
    141             1                         22     
    144             1                       1217     
    145             1                       1217     
    146             1                       1217     
    147             1                       1217     
    151             1                       5884     
    153             1                       5884     
    154             1                       5884     
    155             1                       5884     
    156             1                       5884     
    160             1                        717     
    162             1                         12     
    163             1                         12     
    165             1                        705     
    172             1                          4     
    173             1                          4     
    175             1                        237     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    188             1                        606     
    189             1                        606     
    190             1                        608     
    193             1                       1239     
    196             1                         22     
    197             1                         22     
    198             1                         22     
    199             1                         22     
    202             1                       1217     
    203             1                       1217     
    204             1                       1217     
    205             1                       1217     
    209             1                       5884     
    211             1                       5884     
    212             1                       5884     
    213             1                       5884     
    214             1                       5884     
    218             1                        717     
    220             1                         12     
    221             1                         12     
    223             1                        705     
    230             1                          4     
    231             1                          4     
    233             1                        237     
    239             1                          2     
    240             1                          2     
    241             1                          2     
    246             1                        606     
    247             1                        606     
    248             1                        608     
    251             1                       4907     
    254             1                        684     
    256             1                        607     
    258             1                        609     
    260             1                    ***0***     
    262             1                       3007     
    271             1                          5     
    272             1                          5     
    273             1                        238     
    274             1                        376     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        956       548       408    57.32%

================================Toggle Details================================

Toggle Coverage for instance /control_unit_tb/DUT_INSTANCE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[9-11]           0           0           0           0           0           0           3        0.00 
                                 audio0_out[14-16]           0           0           0           0           0           0           3        0.00 
                                    audio0_out[18]           0           0           0           0           0           0           3        0.00 
                                 audio0_out[21-22]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[10]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[17]           0           0           0           0           0           0           3        0.00 
                                    audio1_out[19]           0           0           0           0           0           0           3        0.00 
                                 audio1_out[22-23]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_out[3-4]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_out[9-11]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[13-15]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[17-18]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_out[21]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[23-24]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[26-31]           0           0           0           0           0           0           3        0.00 
                                  level_reg_out[2]           0           0           0           0           0           0           3        0.00 
                                  level_reg_out[4]           0           0           0           0           0           0           3        0.00 
                                level_reg_out[6-7]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[10-13]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[18-19]           0           0           0           0           0           0           3        0.00 
                              level_reg_out[24-26]           0           0           0           0           0           0           3        0.00 
                                 level_reg_out[30]           0           0           0           0           0           0           3        0.00 
                                       lfifo[9-11]           0           0           0           0           0           0           3        0.00 
                                      lfifo[14-16]           0           0           0           0           0           0           3        0.00 
                                         lfifo[18]           0           0           0           0           0           0           3        0.00 
                                      lfifo[21-22]           0           0           0           0           0           0           3        0.00 
                                         rfifo[10]           0           0           0           0           0           0           3        0.00 
                                         rfifo[17]           0           0           0           0           0           0           3        0.00 
                                         rfifo[19]           0           0           0           0           0           0           3        0.00 
                                      rfifo[22-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        342 
Toggled Node Count   =        274 
Untoggled Node Count =         68 

Toggle Coverage      =      57.32% (548 of 956 bins)


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                              3256 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                               184 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                              378627 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                              3266 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 5 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                              2836 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               232 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              378568 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                               361 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              378438 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                               355 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                 6 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              378438 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                 6 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              378197 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                60 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                               177 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              378558 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2434 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                              376377 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                              5556 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              373255 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                              376377 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2434 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               908 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                               964 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                               964 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              375975 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              378795 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 1 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              378810 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              378808 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              3266 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                              375545 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                              375544 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              3256 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                                69 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                 3 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              378726 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              378811 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   
/control_unit_tb/DUT_INSTANCE/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 2 Covered   

TOTAL DIRECTIVE COVERAGE: 99.47%  COVERS: 192

TOTAL ASSERTION COVERAGE: 99.19%  ASSERTIONS: 248

Total Coverage By Instance (filtered view): 91.52%

