

================================================================
== Vivado HLS Report for 'jedi_multiply_float_float_mult_2_struct_s'
================================================================
* Date:           Sun Jul 18 16:02:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  590755233|  590755233| 2.954 sec | 2.954 sec |  590755233|  590755233|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- Product1         |  590755232|  590755232|  36922202|          -|          -|     16|    no    |
        | + Product1.1      |   36922200|   36922200|      1652|          -|          -|  22350|    no    |
        |  ++ Product1.1.1  |       1650|       1650|        11|          -|          -|    150|    no    |
        +-------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %Product1_end ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %add_ln50_3, %Product1_end ]" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 17 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i19 [ 0, %0 ], [ %add_ln50, %Product1_end ]" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 18 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.56ns)   --->   "%add_ln50 = add i19 %phi_mul3, 22350" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 19 'add' 'add_ln50' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.52ns)   --->   "%add_ln50_3 = add i12 %phi_mul1, 150" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 20 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln50 = icmp eq i5 %i_0, -16" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 21 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.34ns)   --->   "%i = add i5 %i_0, 1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %5, label %Product1_begin" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 26 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.60ns)   --->   "br label %.loopexit" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 27 'br' <Predicate = (!icmp_ln50)> <Delay = 0.60>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:65]   --->   Operation 28 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i15 [ 0, %Product1_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.66ns)   --->   "%icmp_ln56 = icmp eq i15 %j_0, -10418" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 30 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22350, i64 22350, i64 22350)"   --->   Operation 31 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.58ns)   --->   "%j = add i15 %j_0, 1" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %Product1_end, label %2" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %j_0 to i22" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 34 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i15 %j_0 to i19" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 35 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.56ns)   --->   "%add_ln57 = add i19 %phi_mul3, %zext_ln57_3" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 36 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i19 %add_ln57 to i64" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 37 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [357600 x float]* %res, i64 0, i64 %zext_ln57_4" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 38 'getelementptr' 'res_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.60ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 39 'br' <Predicate = (!icmp_ln56)> <Delay = 0.60>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_6)" [../../nnet_utils/nnet_jedi.h:63]   --->   Operation 40 'specregionend' 'empty_38' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 41 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.74>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_s, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 42 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k_0 = phi i8 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 43 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul = phi i22 [ 0, %2 ], [ %add_ln61_3, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 44 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.15ns)   --->   "store float %storemerge, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln59 = icmp eq i8 %k_0, -106" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 46 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 47 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.48ns)   --->   "%k = add i8 %k_0, 1" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 48 'add' 'k' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit.loopexit, label %4" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %k_0 to i12" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 50 'zext' 'zext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.52ns)   --->   "%add_ln61 = add i12 %phi_mul1, %zext_ln61" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 51 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.58ns)   --->   "%add_ln61_3 = add i22 %phi_mul, 22350" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 52 'add' 'add_ln61_3' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.58ns)   --->   "%add_ln61_2 = add i22 %phi_mul, %zext_ln57" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 53 'add' 'add_ln61_2' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i22 %add_ln61_2 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 54 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr [3352500 x float]* %data2, i64 0, i64 %zext_ln61_4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 55 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 56 [4/4] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 56 'load' 'data2_load' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 58 [3/4] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 58 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i12 %add_ln61 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 59 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr [22500 x float]* %data1, i64 0, i64 %zext_ln61_3" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 60 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 61 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>
ST_6 : Operation 62 [2/4] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 62 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 63 [1/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 63 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>
ST_7 : Operation 64 [1/4] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 64 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3352500> <RAM>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 65 [3/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 65 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.08>
ST_9 : Operation 66 [2/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 66 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.08>
ST_10 : Operation 67 [1/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 67 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 68 [4/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 68 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 69 [3/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 69 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 70 [2/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 70 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 71 [1/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 71 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln50           (br               ) [ 011111111111111]
i_0               (phi              ) [ 001000000000000]
phi_mul1          (phi              ) [ 001011111111111]
phi_mul3          (phi              ) [ 001111111111111]
add_ln50          (add              ) [ 011111111111111]
add_ln50_3        (add              ) [ 011111111111111]
icmp_ln50         (icmp             ) [ 001111111111111]
empty             (speclooptripcount) [ 000000000000000]
i                 (add              ) [ 011111111111111]
br_ln50           (br               ) [ 000000000000000]
specloopname_ln50 (specloopname     ) [ 000000000000000]
tmp_6             (specregionbegin  ) [ 000111111111111]
br_ln56           (br               ) [ 001111111111111]
ret_ln65          (ret              ) [ 000000000000000]
j_0               (phi              ) [ 000100000000000]
icmp_ln56         (icmp             ) [ 001111111111111]
empty_36          (speclooptripcount) [ 000000000000000]
j                 (add              ) [ 001111111111111]
br_ln56           (br               ) [ 000000000000000]
zext_ln57         (zext             ) [ 000011111111111]
zext_ln57_3       (zext             ) [ 000000000000000]
add_ln57          (add              ) [ 000000000000000]
zext_ln57_4       (zext             ) [ 000000000000000]
res_addr          (getelementptr    ) [ 000011111111111]
br_ln59           (br               ) [ 001111111111111]
empty_38          (specregionend    ) [ 000000000000000]
br_ln50           (br               ) [ 011111111111111]
storemerge        (phi              ) [ 000011111111111]
k_0               (phi              ) [ 000010000000000]
phi_mul           (phi              ) [ 000010000000000]
store_ln61        (store            ) [ 000000000000000]
icmp_ln59         (icmp             ) [ 001111111111111]
empty_37          (speclooptripcount) [ 000000000000000]
k                 (add              ) [ 001111111111111]
br_ln59           (br               ) [ 000000000000000]
zext_ln61         (zext             ) [ 000000000000000]
add_ln61          (add              ) [ 000001100000000]
add_ln61_3        (add              ) [ 001111111111111]
add_ln61_2        (add              ) [ 000000000000000]
zext_ln61_4       (zext             ) [ 000000000000000]
data2_addr        (getelementptr    ) [ 000001110000000]
br_ln0            (br               ) [ 001111111111111]
zext_ln61_3       (zext             ) [ 000000000000000]
data1_addr        (getelementptr    ) [ 000000010000000]
data1_load        (load             ) [ 000000001110000]
data2_load        (load             ) [ 000000001110000]
tmp               (fmul             ) [ 000000000001111]
tmp_s             (fadd             ) [ 001111111111111]
br_ln59           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="res_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="19" slack="0"/>
<pin id="60" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln61_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="19" slack="1"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="22" slack="0"/>
<pin id="72" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="22" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data2_load/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="data1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="0"/>
<pin id="85" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data1_load/6 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="phi_mul1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="1"/>
<pin id="107" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="phi_mul1_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="phi_mul3_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="19" slack="1"/>
<pin id="119" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="phi_mul3_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="1"/>
<pin id="131" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="storemerge_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="k_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="phi_mul_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="22" slack="1"/>
<pin id="166" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_mul_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="22" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="7"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln50_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="19" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln50_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln50_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln56_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln57_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln57_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln57_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="1"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln57_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="19" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln59_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="k_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln61_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln61_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="2"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln61_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln61_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="22" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="1"/>
<pin id="270" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln61_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="22" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln61_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="2"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/6 "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln50_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="19" slack="0"/>
<pin id="283" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_ln50_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50_3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="15" slack="0"/>
<pin id="304" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="307" class="1005" name="zext_ln57_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="1"/>
<pin id="309" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="312" class="1005" name="res_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="19" slack="1"/>
<pin id="314" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="k_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln61_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="2"/>
<pin id="327" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln61_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="22" slack="0"/>
<pin id="332" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61_3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="data2_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="1"/>
<pin id="337" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="data1_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="1"/>
<pin id="342" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="data1_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="data2_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="63" pin=1"/></net>

<net id="152"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="140" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="121" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="109" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="98" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="98" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="133" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="133" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="133" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="133" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="117" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="243"><net_src comp="157" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="157" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="157" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="105" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="168" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="168" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="284"><net_src comp="184" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="289"><net_src comp="190" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="297"><net_src comp="202" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="305"><net_src comp="214" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="310"><net_src comp="220" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="315"><net_src comp="56" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="323"><net_src comp="245" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="328"><net_src comp="255" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="333"><net_src comp="261" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="338"><net_src comp="68" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="343"><net_src comp="81" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="348"><net_src comp="88" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="353"><net_src comp="75" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="358"><net_src comp="180" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="363"><net_src comp="175" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: jedi_multiply<float, float, mult_2_struct> : data1 | {6 7 }
	Port: jedi_multiply<float, float, mult_2_struct> : data2 | {4 5 6 7 }
  - Chain level:
	State 1
	State 2
		add_ln50 : 1
		add_ln50_3 : 1
		icmp_ln50 : 1
		i : 1
		br_ln50 : 2
	State 3
		icmp_ln56 : 1
		j : 1
		br_ln56 : 2
		zext_ln57 : 1
		zext_ln57_3 : 1
		add_ln57 : 2
		zext_ln57_4 : 3
		res_addr : 4
	State 4
		store_ln61 : 1
		icmp_ln59 : 1
		k : 1
		br_ln59 : 2
		zext_ln61 : 1
		add_ln61 : 2
		add_ln61_3 : 1
		add_ln61_2 : 1
		zext_ln61_4 : 2
		data2_addr : 3
		data2_load : 4
	State 5
	State 6
		data1_addr : 1
		data1_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_175     |    2    |   231   |   225   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_180     |    3    |   128   |    77   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln50_fu_184  |    0    |    0    |    19   |
|          |  add_ln50_3_fu_190 |    0    |    0    |    12   |
|          |      i_fu_202      |    0    |    0    |    6    |
|          |      j_fu_214      |    0    |    0    |    15   |
|    add   |   add_ln57_fu_228  |    0    |    0    |    19   |
|          |      k_fu_245      |    0    |    0    |    8    |
|          |   add_ln61_fu_255  |    0    |    0    |    12   |
|          |  add_ln61_3_fu_261 |    0    |    0    |    22   |
|          |  add_ln61_2_fu_267 |    0    |    0    |    22   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln50_fu_196  |    0    |    0    |    11   |
|   icmp   |  icmp_ln56_fu_208  |    0    |    0    |    13   |
|          |  icmp_ln59_fu_239  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln57_fu_220  |    0    |    0    |    0    |
|          | zext_ln57_3_fu_224 |    0    |    0    |    0    |
|   zext   | zext_ln57_4_fu_234 |    0    |    0    |    0    |
|          |  zext_ln61_fu_251  |    0    |    0    |    0    |
|          | zext_ln61_4_fu_272 |    0    |    0    |    0    |
|          | zext_ln61_3_fu_277 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   359   |   472   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln50_3_reg_286|   12   |
| add_ln50_reg_281 |   19   |
|add_ln61_3_reg_330|   22   |
| add_ln61_reg_325 |   12   |
|data1_addr_reg_340|   15   |
|data1_load_reg_345|   32   |
|data2_addr_reg_335|   22   |
|data2_load_reg_350|   32   |
|    i_0_reg_94    |    5   |
|     i_reg_294    |    5   |
|    j_0_reg_129   |   15   |
|     j_reg_302    |   15   |
|    k_0_reg_153   |    8   |
|     k_reg_320    |    8   |
| phi_mul1_reg_105 |   12   |
| phi_mul3_reg_117 |   19   |
|  phi_mul_reg_164 |   22   |
| res_addr_reg_312 |   19   |
|storemerge_reg_140|   32   |
|    tmp_reg_355   |   32   |
|   tmp_s_reg_360  |   32   |
| zext_ln57_reg_307|   22   |
+------------------+--------+
|       Total      |   412  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75  |  p0  |   2  |  22  |   44   ||    9    |
|  grp_access_fu_88  |  p0  |   2  |  15  |   30   ||    9    |
|  phi_mul1_reg_105  |  p0  |   2  |  12  |   24   ||    9    |
|  phi_mul3_reg_117  |  p0  |   2  |  19  |   38   ||    9    |
| storemerge_reg_140 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   200  ||  3.015  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   359  |   472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   412  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   771  |   517  |
+-----------+--------+--------+--------+--------+
