; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64 -mattr=-fullfp16 | FileCheck %s --check-prefixes=CHECK,CHECK-CVT,CHECK-CVT-SD
; RUN: llc < %s -mtriple=aarch64 -mattr=+fullfp16 | FileCheck %s --check-prefixes=CHECK,CHECK-FP16,CHECK-FP16-SD
; RUN: llc < %s -mtriple=aarch64 -mattr=-fullfp16 -global-isel | FileCheck %s --check-prefixes=CHECK,CHECK-CVT,CHECK-CVT-GI
; RUN: llc < %s -mtriple=aarch64 -mattr=+fullfp16 -global-isel | FileCheck %s --check-prefixes=CHECK,CHECK-FP16,CHECK-FP16-GI

define <8 x half> @add_h(<8 x half> %a, <8 x half> %b) {
; CHECK-CVT-SD-LABEL: add_h:
; CHECK-CVT-SD:       // %bb.0: // %entry
; CHECK-CVT-SD-NEXT:    fcvtl v2.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v3.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fadd v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fadd v1.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: add_h:
; CHECK-FP16:       // %bb.0: // %entry
; CHECK-FP16-NEXT:    fadd v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: add_h:
; CHECK-CVT-GI:       // %bb.0: // %entry
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fadd v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fadd v1.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-GI-NEXT:    ret
entry:
  %0 = fadd <8 x half> %a, %b
  ret <8 x half> %0
}


define <8 x half> @sub_h(<8 x half> %a, <8 x half> %b) {
; CHECK-CVT-SD-LABEL: sub_h:
; CHECK-CVT-SD:       // %bb.0: // %entry
; CHECK-CVT-SD-NEXT:    fcvtl v2.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v3.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fsub v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fsub v1.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: sub_h:
; CHECK-FP16:       // %bb.0: // %entry
; CHECK-FP16-NEXT:    fsub v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sub_h:
; CHECK-CVT-GI:       // %bb.0: // %entry
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fsub v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fsub v1.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-GI-NEXT:    ret
entry:
  %0 = fsub <8 x half> %a, %b
  ret <8 x half> %0
}


define <8 x half> @mul_h(<8 x half> %a, <8 x half> %b) {
; CHECK-CVT-SD-LABEL: mul_h:
; CHECK-CVT-SD:       // %bb.0: // %entry
; CHECK-CVT-SD-NEXT:    fcvtl v2.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v3.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fmul v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fmul v1.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: mul_h:
; CHECK-FP16:       // %bb.0: // %entry
; CHECK-FP16-NEXT:    fmul v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: mul_h:
; CHECK-CVT-GI:       // %bb.0: // %entry
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fmul v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fmul v1.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-GI-NEXT:    ret
entry:
  %0 = fmul <8 x half> %a, %b
  ret <8 x half> %0
}


define <8 x half> @div_h(<8 x half> %a, <8 x half> %b) {
; CHECK-CVT-SD-LABEL: div_h:
; CHECK-CVT-SD:       // %bb.0: // %entry
; CHECK-CVT-SD-NEXT:    fcvtl v2.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v3.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fdiv v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fdiv v1.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: div_h:
; CHECK-FP16:       // %bb.0: // %entry
; CHECK-FP16-NEXT:    fdiv v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: div_h:
; CHECK-CVT-GI:       // %bb.0: // %entry
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fdiv v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fdiv v1.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-GI-NEXT:    ret
entry:
  %0 = fdiv <8 x half> %a, %b
  ret <8 x half> %0
}


define <8 x half> @load_h(ptr %a) {
; CHECK-LABEL: load_h:
; CHECK:       // %bb.0: // %entry
; CHECK-NEXT:    ldr q0, [x0]
; CHECK-NEXT:    ret
entry:
  %0 = load <8 x half>, ptr %a, align 4
  ret <8 x half> %0
}


define void @store_h(ptr %a, <8 x half> %b) {
; CHECK-LABEL: store_h:
; CHECK:       // %bb.0: // %entry
; CHECK-NEXT:    str q0, [x0]
; CHECK-NEXT:    ret
entry:
  store <8 x half> %b, ptr %a, align 4
  ret void
}

define <8 x half> @s_to_h(<8 x float> %a) {
; CHECK-LABEL: s_to_h:
; CHECK:       // %bb.0:
; CHECK-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-NEXT:    ret
  %1 = fptrunc <8 x float> %a to <8 x half>
  ret <8 x half> %1
}

define <8 x half> @d_to_h(<8 x double> %a) {
; CHECK-CVT-SD-LABEL: d_to_h:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtxn v0.2s, v0.2d
; CHECK-CVT-SD-NEXT:    fcvtxn v2.2s, v2.2d
; CHECK-CVT-SD-NEXT:    fcvtxn2 v0.4s, v1.2d
; CHECK-CVT-SD-NEXT:    fcvtxn2 v2.4s, v3.2d
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: d_to_h:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    fcvtxn v0.2s, v0.2d
; CHECK-FP16-SD-NEXT:    fcvtxn v2.2s, v2.2d
; CHECK-FP16-SD-NEXT:    fcvtxn2 v0.4s, v1.2d
; CHECK-FP16-SD-NEXT:    fcvtxn2 v2.4s, v3.2d
; CHECK-FP16-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-FP16-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: d_to_h:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    mov d4, v0.d[1]
; CHECK-CVT-GI-NEXT:    fcvt h0, d0
; CHECK-CVT-GI-NEXT:    mov d5, v1.d[1]
; CHECK-CVT-GI-NEXT:    fcvt h1, d1
; CHECK-CVT-GI-NEXT:    fcvt h4, d4
; CHECK-CVT-GI-NEXT:    mov v0.h[1], v4.h[0]
; CHECK-CVT-GI-NEXT:    fcvt h4, d5
; CHECK-CVT-GI-NEXT:    mov v0.h[2], v1.h[0]
; CHECK-CVT-GI-NEXT:    mov d1, v2.d[1]
; CHECK-CVT-GI-NEXT:    fcvt h2, d2
; CHECK-CVT-GI-NEXT:    mov v0.h[3], v4.h[0]
; CHECK-CVT-GI-NEXT:    fcvt h1, d1
; CHECK-CVT-GI-NEXT:    mov v0.h[4], v2.h[0]
; CHECK-CVT-GI-NEXT:    mov d2, v3.d[1]
; CHECK-CVT-GI-NEXT:    fcvt h3, d3
; CHECK-CVT-GI-NEXT:    mov v0.h[5], v1.h[0]
; CHECK-CVT-GI-NEXT:    fcvt h1, d2
; CHECK-CVT-GI-NEXT:    mov v0.h[6], v3.h[0]
; CHECK-CVT-GI-NEXT:    mov v0.h[7], v1.h[0]
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: d_to_h:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    mov d4, v0.d[1]
; CHECK-FP16-GI-NEXT:    fcvt h0, d0
; CHECK-FP16-GI-NEXT:    mov d5, v1.d[1]
; CHECK-FP16-GI-NEXT:    fcvt h1, d1
; CHECK-FP16-GI-NEXT:    fcvt h4, d4
; CHECK-FP16-GI-NEXT:    mov v0.h[1], v4.h[0]
; CHECK-FP16-GI-NEXT:    fcvt h4, d5
; CHECK-FP16-GI-NEXT:    mov v0.h[2], v1.h[0]
; CHECK-FP16-GI-NEXT:    mov d1, v2.d[1]
; CHECK-FP16-GI-NEXT:    fcvt h2, d2
; CHECK-FP16-GI-NEXT:    mov v0.h[3], v4.h[0]
; CHECK-FP16-GI-NEXT:    fcvt h1, d1
; CHECK-FP16-GI-NEXT:    mov v0.h[4], v2.h[0]
; CHECK-FP16-GI-NEXT:    mov d2, v3.d[1]
; CHECK-FP16-GI-NEXT:    fcvt h3, d3
; CHECK-FP16-GI-NEXT:    mov v0.h[5], v1.h[0]
; CHECK-FP16-GI-NEXT:    fcvt h1, d2
; CHECK-FP16-GI-NEXT:    mov v0.h[6], v3.h[0]
; CHECK-FP16-GI-NEXT:    mov v0.h[7], v1.h[0]
; CHECK-FP16-GI-NEXT:    ret
  %1 = fptrunc <8 x double> %a to <8 x half>
  ret <8 x half> %1
}

define <8 x float> @h_to_s(<8 x half> %a) {
; CHECK-CVT-SD-LABEL: h_to_s:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: h_to_s:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-FP16-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: h_to_s:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-GI-NEXT:    mov v0.16b, v2.16b
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: h_to_s:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-FP16-GI-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-FP16-GI-NEXT:    mov v0.16b, v2.16b
; CHECK-FP16-GI-NEXT:    ret
  %1 = fpext <8 x half> %a to <8 x float>
  ret <8 x float> %1
}

define <8 x double> @h_to_d(<8 x half> %a) {
; CHECK-CVT-SD-LABEL: h_to_d:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.2d, v1.2s
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.2d, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.2d, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtl v2.2d, v2.2s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: h_to_d:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-FP16-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-FP16-SD-NEXT:    fcvtl v0.2d, v1.2s
; CHECK-FP16-SD-NEXT:    fcvtl2 v3.2d, v2.4s
; CHECK-FP16-SD-NEXT:    fcvtl2 v1.2d, v1.4s
; CHECK-FP16-SD-NEXT:    fcvtl v2.2d, v2.2s
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: h_to_d:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    mov h1, v0.h[1]
; CHECK-CVT-GI-NEXT:    mov h2, v0.h[2]
; CHECK-CVT-GI-NEXT:    mov h3, v0.h[3]
; CHECK-CVT-GI-NEXT:    mov h4, v0.h[4]
; CHECK-CVT-GI-NEXT:    mov h5, v0.h[5]
; CHECK-CVT-GI-NEXT:    mov h6, v0.h[6]
; CHECK-CVT-GI-NEXT:    mov h7, v0.h[7]
; CHECK-CVT-GI-NEXT:    fcvt d0, h0
; CHECK-CVT-GI-NEXT:    fcvt d16, h1
; CHECK-CVT-GI-NEXT:    fcvt d1, h2
; CHECK-CVT-GI-NEXT:    fcvt d17, h3
; CHECK-CVT-GI-NEXT:    fcvt d2, h4
; CHECK-CVT-GI-NEXT:    fcvt d4, h5
; CHECK-CVT-GI-NEXT:    fcvt d3, h6
; CHECK-CVT-GI-NEXT:    fcvt d5, h7
; CHECK-CVT-GI-NEXT:    mov v0.d[1], v16.d[0]
; CHECK-CVT-GI-NEXT:    mov v1.d[1], v17.d[0]
; CHECK-CVT-GI-NEXT:    mov v2.d[1], v4.d[0]
; CHECK-CVT-GI-NEXT:    mov v3.d[1], v5.d[0]
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: h_to_d:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    mov h1, v0.h[1]
; CHECK-FP16-GI-NEXT:    mov h2, v0.h[2]
; CHECK-FP16-GI-NEXT:    mov h3, v0.h[3]
; CHECK-FP16-GI-NEXT:    mov h4, v0.h[4]
; CHECK-FP16-GI-NEXT:    mov h5, v0.h[5]
; CHECK-FP16-GI-NEXT:    mov h6, v0.h[6]
; CHECK-FP16-GI-NEXT:    mov h7, v0.h[7]
; CHECK-FP16-GI-NEXT:    fcvt d0, h0
; CHECK-FP16-GI-NEXT:    fcvt d16, h1
; CHECK-FP16-GI-NEXT:    fcvt d1, h2
; CHECK-FP16-GI-NEXT:    fcvt d17, h3
; CHECK-FP16-GI-NEXT:    fcvt d2, h4
; CHECK-FP16-GI-NEXT:    fcvt d4, h5
; CHECK-FP16-GI-NEXT:    fcvt d3, h6
; CHECK-FP16-GI-NEXT:    fcvt d5, h7
; CHECK-FP16-GI-NEXT:    mov v0.d[1], v16.d[0]
; CHECK-FP16-GI-NEXT:    mov v1.d[1], v17.d[0]
; CHECK-FP16-GI-NEXT:    mov v2.d[1], v4.d[0]
; CHECK-FP16-GI-NEXT:    mov v3.d[1], v5.d[0]
; CHECK-FP16-GI-NEXT:    ret
  %1 = fpext <8 x half> %a to <8 x double>
  ret <8 x double> %1
}


define <8 x half> @bitcast_i_to_h(float, <8 x i16> %a) {
; CHECK-LABEL: bitcast_i_to_h:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mov v0.16b, v1.16b
; CHECK-NEXT:    ret
  %2 = bitcast <8 x i16> %a to <8 x half>
  ret <8 x half> %2
}

define <8 x i16> @bitcast_h_to_i(float, <8 x half> %a) {
; CHECK-LABEL: bitcast_h_to_i:
; CHECK:       // %bb.0:
; CHECK-NEXT:    mov v0.16b, v1.16b
; CHECK-NEXT:    ret
  %2 = bitcast <8 x half> %a to <8 x i16>
  ret <8 x i16> %2
}

define <4 x half> @sitofp_v4i8(<4 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: sitofp_v4i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    shl v0.4h, v0.4h, #8
; CHECK-CVT-SD-NEXT:    sshr v0.4h, v0.4h, #8
; CHECK-CVT-SD-NEXT:    sshll v0.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    scvtf v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: sitofp_v4i8:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    shl v0.4h, v0.4h, #8
; CHECK-FP16-NEXT:    sshr v0.4h, v0.4h, #8
; CHECK-FP16-NEXT:    scvtf v0.4h, v0.4h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sitofp_v4i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    ushll v0.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    shl v0.4s, v0.4s, #24
; CHECK-CVT-GI-NEXT:    sshr v0.4s, v0.4s, #24
; CHECK-CVT-GI-NEXT:    scvtf v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-GI-NEXT:    ret
  %1 = sitofp <4 x i8> %a to <4 x half>
  ret <4 x half> %1
}

define <8 x half> @sitofp_v8i8(<8 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: sitofp_v8i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    sshll v0.8h, v0.8b, #0
; CHECK-CVT-SD-NEXT:    sshll v1.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    sshll2 v2.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    scvtf v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-SD-NEXT:    scvtf v1.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: sitofp_v8i8:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    sshll v0.8h, v0.8b, #0
; CHECK-FP16-NEXT:    scvtf v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sitofp_v8i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    sshll v0.8h, v0.8b, #0
; CHECK-CVT-GI-NEXT:    sshll v1.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    sshll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    scvtf v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    scvtf v2.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
  %1 = sitofp <8 x i8> %a to <8 x half>
  ret <8 x half> %1
}

define <16 x half> @sitofp_v16i8(<16 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: sitofp_v16i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    sshll2 v1.8h, v0.16b, #0
; CHECK-CVT-SD-NEXT:    sshll v0.8h, v0.8b, #0
; CHECK-CVT-SD-NEXT:    sshll v2.4s, v1.4h, #0
; CHECK-CVT-SD-NEXT:    sshll v3.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    sshll2 v4.4s, v1.8h, #0
; CHECK-CVT-SD-NEXT:    sshll2 v5.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    scvtf v2.4s, v2.4s
; CHECK-CVT-SD-NEXT:    scvtf v3.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcvtn v1.4h, v2.4s
; CHECK-CVT-SD-NEXT:    scvtf v2.4s, v4.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v3.4s
; CHECK-CVT-SD-NEXT:    scvtf v3.4s, v5.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v1.8h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v3.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: sitofp_v16i8:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    sshll2 v1.8h, v0.16b, #0
; CHECK-FP16-SD-NEXT:    sshll v0.8h, v0.8b, #0
; CHECK-FP16-SD-NEXT:    scvtf v1.8h, v1.8h
; CHECK-FP16-SD-NEXT:    scvtf v0.8h, v0.8h
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sitofp_v16i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    sshll v1.8h, v0.8b, #0
; CHECK-CVT-GI-NEXT:    sshll2 v0.8h, v0.16b, #0
; CHECK-CVT-GI-NEXT:    sshll v2.4s, v1.4h, #0
; CHECK-CVT-GI-NEXT:    sshll v3.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    sshll2 v1.4s, v1.8h, #0
; CHECK-CVT-GI-NEXT:    sshll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    scvtf v2.4s, v2.4s
; CHECK-CVT-GI-NEXT:    scvtf v3.4s, v3.4s
; CHECK-CVT-GI-NEXT:    scvtf v4.4s, v1.4s
; CHECK-CVT-GI-NEXT:    scvtf v5.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn v1.4h, v3.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v4.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v1.8h, v5.4s
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: sitofp_v16i8:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    sshll v1.8h, v0.8b, #0
; CHECK-FP16-GI-NEXT:    sshll2 v2.8h, v0.16b, #0
; CHECK-FP16-GI-NEXT:    scvtf v0.8h, v1.8h
; CHECK-FP16-GI-NEXT:    scvtf v1.8h, v2.8h
; CHECK-FP16-GI-NEXT:    ret
  %1 = sitofp <16 x i8> %a to <16 x half>
  ret <16 x half> %1
}

define <8 x half> @sitofp_i16(<8 x i16> %a) #0 {
; CHECK-CVT-SD-LABEL: sitofp_i16:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    sshll v1.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    sshll2 v2.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    scvtf v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-SD-NEXT:    scvtf v1.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: sitofp_i16:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    scvtf v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sitofp_i16:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    sshll v1.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    sshll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    scvtf v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    scvtf v2.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
  %1 = sitofp <8 x i16> %a to <8 x half>
  ret <8 x half> %1
}

define <8 x half> @sitofp_i32(<8 x i32> %a) #0 {
; CHECK-LABEL: sitofp_i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    scvtf v0.4s, v0.4s
; CHECK-NEXT:    scvtf v1.4s, v1.4s
; CHECK-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-NEXT:    ret
  %1 = sitofp <8 x i32> %a to <8 x half>
  ret <8 x half> %1
}


define <8 x half> @sitofp_i64(<8 x i64> %a) #0 {
; CHECK-CVT-SD-LABEL: sitofp_i64:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    scvtf v0.2d, v0.2d
; CHECK-CVT-SD-NEXT:    scvtf v2.2d, v2.2d
; CHECK-CVT-SD-NEXT:    scvtf v1.2d, v1.2d
; CHECK-CVT-SD-NEXT:    scvtf v3.2d, v3.2d
; CHECK-CVT-SD-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-CVT-SD-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-CVT-SD-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: sitofp_i64:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    scvtf v0.2d, v0.2d
; CHECK-FP16-SD-NEXT:    scvtf v2.2d, v2.2d
; CHECK-FP16-SD-NEXT:    scvtf v1.2d, v1.2d
; CHECK-FP16-SD-NEXT:    scvtf v3.2d, v3.2d
; CHECK-FP16-SD-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-FP16-SD-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-FP16-SD-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-FP16-SD-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-FP16-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-FP16-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: sitofp_i64:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    scvtf v0.2d, v0.2d
; CHECK-CVT-GI-NEXT:    scvtf v1.2d, v1.2d
; CHECK-CVT-GI-NEXT:    scvtf v2.2d, v2.2d
; CHECK-CVT-GI-NEXT:    scvtf v3.2d, v3.2d
; CHECK-CVT-GI-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-CVT-GI-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-CVT-GI-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: sitofp_i64:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    scvtf v0.2d, v0.2d
; CHECK-FP16-GI-NEXT:    scvtf v1.2d, v1.2d
; CHECK-FP16-GI-NEXT:    scvtf v2.2d, v2.2d
; CHECK-FP16-GI-NEXT:    scvtf v3.2d, v3.2d
; CHECK-FP16-GI-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-FP16-GI-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-FP16-GI-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-FP16-GI-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-FP16-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-FP16-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-FP16-GI-NEXT:    ret
  %1 = sitofp <8 x i64> %a to <8 x half>
  ret <8 x half> %1
}

define <4 x half> @uitofp_v4i8(<4 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: uitofp_v4i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    bic v0.4h, #255, lsl #8
; CHECK-CVT-SD-NEXT:    ushll v0.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    ucvtf v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: uitofp_v4i8:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    bic v0.4h, #255, lsl #8
; CHECK-FP16-SD-NEXT:    ucvtf v0.4h, v0.4h
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: uitofp_v4i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    movi v1.2d, #0x0000ff000000ff
; CHECK-CVT-GI-NEXT:    ushll v0.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    and v0.16b, v0.16b, v1.16b
; CHECK-CVT-GI-NEXT:    ucvtf v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: uitofp_v4i8:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    movi d1, #0xff00ff00ff00ff
; CHECK-FP16-GI-NEXT:    and v0.8b, v0.8b, v1.8b
; CHECK-FP16-GI-NEXT:    ucvtf v0.4h, v0.4h
; CHECK-FP16-GI-NEXT:    ret
  %1 = uitofp <4 x i8> %a to <4 x half>
  ret <4 x half> %1
}

define <8 x half> @uitofp_v8i8(<8 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: uitofp_v8i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    ushll v0.8h, v0.8b, #0
; CHECK-CVT-SD-NEXT:    ushll v1.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    ushll2 v2.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    ucvtf v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-SD-NEXT:    ucvtf v1.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: uitofp_v8i8:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    ushll v0.8h, v0.8b, #0
; CHECK-FP16-NEXT:    ucvtf v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: uitofp_v8i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    ushll v0.8h, v0.8b, #0
; CHECK-CVT-GI-NEXT:    ushll v1.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    ushll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    ucvtf v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    ucvtf v2.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
  %1 = uitofp <8 x i8> %a to <8 x half>
  ret <8 x half> %1
}

define <16 x half> @uitofp_v16i8(<16 x i8> %a) #0 {
; CHECK-CVT-SD-LABEL: uitofp_v16i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    ushll2 v1.8h, v0.16b, #0
; CHECK-CVT-SD-NEXT:    ushll v0.8h, v0.8b, #0
; CHECK-CVT-SD-NEXT:    ushll v2.4s, v1.4h, #0
; CHECK-CVT-SD-NEXT:    ushll v3.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    ushll2 v4.4s, v1.8h, #0
; CHECK-CVT-SD-NEXT:    ushll2 v5.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    ucvtf v2.4s, v2.4s
; CHECK-CVT-SD-NEXT:    ucvtf v3.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcvtn v1.4h, v2.4s
; CHECK-CVT-SD-NEXT:    ucvtf v2.4s, v4.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v3.4s
; CHECK-CVT-SD-NEXT:    ucvtf v3.4s, v5.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v1.8h, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v3.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: uitofp_v16i8:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    ushll2 v1.8h, v0.16b, #0
; CHECK-FP16-SD-NEXT:    ushll v0.8h, v0.8b, #0
; CHECK-FP16-SD-NEXT:    ucvtf v1.8h, v1.8h
; CHECK-FP16-SD-NEXT:    ucvtf v0.8h, v0.8h
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: uitofp_v16i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    ushll v1.8h, v0.8b, #0
; CHECK-CVT-GI-NEXT:    ushll2 v0.8h, v0.16b, #0
; CHECK-CVT-GI-NEXT:    ushll v2.4s, v1.4h, #0
; CHECK-CVT-GI-NEXT:    ushll v3.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    ushll2 v1.4s, v1.8h, #0
; CHECK-CVT-GI-NEXT:    ushll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    ucvtf v2.4s, v2.4s
; CHECK-CVT-GI-NEXT:    ucvtf v3.4s, v3.4s
; CHECK-CVT-GI-NEXT:    ucvtf v4.4s, v1.4s
; CHECK-CVT-GI-NEXT:    ucvtf v5.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v2.4s
; CHECK-CVT-GI-NEXT:    fcvtn v1.4h, v3.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v4.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v1.8h, v5.4s
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: uitofp_v16i8:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    ushll v1.8h, v0.8b, #0
; CHECK-FP16-GI-NEXT:    ushll2 v2.8h, v0.16b, #0
; CHECK-FP16-GI-NEXT:    ucvtf v0.8h, v1.8h
; CHECK-FP16-GI-NEXT:    ucvtf v1.8h, v2.8h
; CHECK-FP16-GI-NEXT:    ret
  %1 = uitofp <16 x i8> %a to <16 x half>
  ret <16 x half> %1
}


define <8 x half> @uitofp_i16(<8 x i16> %a) #0 {
; CHECK-CVT-SD-LABEL: uitofp_i16:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    ushll v1.4s, v0.4h, #0
; CHECK-CVT-SD-NEXT:    ushll2 v2.4s, v0.8h, #0
; CHECK-CVT-SD-NEXT:    ucvtf v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-SD-NEXT:    ucvtf v1.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: uitofp_i16:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    ucvtf v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: uitofp_i16:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    ushll v1.4s, v0.4h, #0
; CHECK-CVT-GI-NEXT:    ushll2 v0.4s, v0.8h, #0
; CHECK-CVT-GI-NEXT:    ucvtf v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    ucvtf v2.4s, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
  %1 = uitofp <8 x i16> %a to <8 x half>
  ret <8 x half> %1
}


define <8 x half> @uitofp_i32(<8 x i32> %a) #0 {
; CHECK-LABEL: uitofp_i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    ucvtf v0.4s, v0.4s
; CHECK-NEXT:    ucvtf v1.4s, v1.4s
; CHECK-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-NEXT:    fcvtn2 v0.8h, v1.4s
; CHECK-NEXT:    ret
  %1 = uitofp <8 x i32> %a to <8 x half>
  ret <8 x half> %1
}


define <8 x half> @uitofp_i64(<8 x i64> %a) #0 {
; CHECK-CVT-SD-LABEL: uitofp_i64:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    ucvtf v0.2d, v0.2d
; CHECK-CVT-SD-NEXT:    ucvtf v2.2d, v2.2d
; CHECK-CVT-SD-NEXT:    ucvtf v1.2d, v1.2d
; CHECK-CVT-SD-NEXT:    ucvtf v3.2d, v3.2d
; CHECK-CVT-SD-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-CVT-SD-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-CVT-SD-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-CVT-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-SD-LABEL: uitofp_i64:
; CHECK-FP16-SD:       // %bb.0:
; CHECK-FP16-SD-NEXT:    ucvtf v0.2d, v0.2d
; CHECK-FP16-SD-NEXT:    ucvtf v2.2d, v2.2d
; CHECK-FP16-SD-NEXT:    ucvtf v1.2d, v1.2d
; CHECK-FP16-SD-NEXT:    ucvtf v3.2d, v3.2d
; CHECK-FP16-SD-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-FP16-SD-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-FP16-SD-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-FP16-SD-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-FP16-SD-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-FP16-SD-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-FP16-SD-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: uitofp_i64:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    ucvtf v0.2d, v0.2d
; CHECK-CVT-GI-NEXT:    ucvtf v1.2d, v1.2d
; CHECK-CVT-GI-NEXT:    ucvtf v2.2d, v2.2d
; CHECK-CVT-GI-NEXT:    ucvtf v3.2d, v3.2d
; CHECK-CVT-GI-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-CVT-GI-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-CVT-GI-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-CVT-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-CVT-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-CVT-GI-NEXT:    ret
;
; CHECK-FP16-GI-LABEL: uitofp_i64:
; CHECK-FP16-GI:       // %bb.0:
; CHECK-FP16-GI-NEXT:    ucvtf v0.2d, v0.2d
; CHECK-FP16-GI-NEXT:    ucvtf v1.2d, v1.2d
; CHECK-FP16-GI-NEXT:    ucvtf v2.2d, v2.2d
; CHECK-FP16-GI-NEXT:    ucvtf v3.2d, v3.2d
; CHECK-FP16-GI-NEXT:    fcvtn v0.2s, v0.2d
; CHECK-FP16-GI-NEXT:    fcvtn v2.2s, v2.2d
; CHECK-FP16-GI-NEXT:    fcvtn2 v0.4s, v1.2d
; CHECK-FP16-GI-NEXT:    fcvtn2 v2.4s, v3.2d
; CHECK-FP16-GI-NEXT:    fcvtn v0.4h, v0.4s
; CHECK-FP16-GI-NEXT:    fcvtn2 v0.8h, v2.4s
; CHECK-FP16-GI-NEXT:    ret
  %1 = uitofp <8 x i64> %a to <8 x half>
  ret <8 x half> %1
}

define void @test_insert_at_zero(half %a, ptr %b) #0 {
; CHECK-LABEL: test_insert_at_zero:
; CHECK:       // %bb.0:
; CHECK-NEXT:    // kill: def $h0 killed $h0 def $q0
; CHECK-NEXT:    str q0, [x0]
; CHECK-NEXT:    ret
  %1 = insertelement <8 x half> undef, half %a, i64 0
  store <8 x half> %1, ptr %b, align 4
  ret void
}

define <8 x i8> @fptosi_i8(<8 x half> %a) #0 {
; CHECK-CVT-SD-LABEL: fptosi_i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtzs v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtzs v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: fptosi_i8:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcvtzs v0.8h, v0.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: fptosi_i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtzs v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtzs v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fptosi<8 x half> %a to <8 x i8>
  ret <8 x i8> %1
}

define <8 x i16> @fptosi_i16(<8 x half> %a) #0 {
; CHECK-CVT-SD-LABEL: fptosi_i16:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtzs v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtzs v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: fptosi_i16:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcvtzs v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: fptosi_i16:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtzs v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtzs v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fptosi<8 x half> %a to <8 x i16>
  ret <8 x i16> %1
}

define <8 x i8> @fptoui_i8(<8 x half> %a) #0 {
; CHECK-CVT-SD-LABEL: fptoui_i8:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtzu v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtzu v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: fptoui_i8:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcvtzu v0.8h, v0.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: fptoui_i8:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtzu v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtzu v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fptoui<8 x half> %a to <8 x i8>
  ret <8 x i8> %1
}

define <8 x i16> @fptoui_i16(<8 x half> %a) #0 {
; CHECK-CVT-SD-LABEL: fptoui_i16:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v1.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtzu v1.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcvtzu v0.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: fptoui_i16:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcvtzu v0.8h, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: fptoui_i16:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v1.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtzu v1.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcvtzu v0.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fptoui<8 x half> %a to <8 x i16>
  ret <8 x i16> %1
}

define <8 x i1> @test_fcmp_une(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_une:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmeq v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmeq v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_une:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmeq v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_une:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmeq v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmeq v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v2.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp une <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ueq(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ueq:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmgt v4.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcmgt v3.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-SD-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ueq:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v2.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    orr v0.16b, v0.16b, v2.16b
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ueq:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v4.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmgt v3.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-GI-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v1.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ueq <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ugt(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ugt:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmge v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ugt:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ugt:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmge v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v2.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ugt <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_uge(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_uge:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_uge:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_uge:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v2.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp uge <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ult(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ult:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmge v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ult:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ult:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmge v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v2.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ult <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ule(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ule:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ule:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ule:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v2.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ule <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_uno(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_uno:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmge v4.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcmge v3.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-SD-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_uno:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v2.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    orr v0.16b, v0.16b, v2.16b
; CHECK-FP16-NEXT:    mvn v0.16b, v0.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_uno:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v4.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmge v3.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-GI-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-GI-NEXT:    mvn v1.16b, v1.16b
; CHECK-CVT-GI-NEXT:    mvn v0.16b, v0.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp uno <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_one(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_one:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmgt v4.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcmgt v3.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-SD-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_one:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v2.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    orr v0.16b, v0.16b, v2.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_one:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v4.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmgt v3.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-GI-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp one <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_oeq(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_oeq:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmeq v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmeq v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_oeq:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmeq v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_oeq:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmeq v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmeq v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v2.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp oeq <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ogt(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ogt:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ogt:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ogt:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v2.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ogt <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_oge(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_oge:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmge v0.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_oge:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v0.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_oge:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v2.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmge v0.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v2.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp oge <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_olt(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_olt:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_olt:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_olt:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v2.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp olt <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ole(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ole:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmge v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v2.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ole:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ole:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmge v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v2.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ole <8 x half> %a, %b
  ret <8 x i1> %1
}

define <8 x i1> @test_fcmp_ord(<8 x half> %a, <8 x half> %b) #0 {
; CHECK-CVT-SD-LABEL: test_fcmp_ord:
; CHECK-CVT-SD:       // %bb.0:
; CHECK-CVT-SD-NEXT:    fcvtl2 v2.4s, v1.8h
; CHECK-CVT-SD-NEXT:    fcvtl2 v3.4s, v0.8h
; CHECK-CVT-SD-NEXT:    fcvtl v1.4s, v1.4h
; CHECK-CVT-SD-NEXT:    fcvtl v0.4s, v0.4h
; CHECK-CVT-SD-NEXT:    fcmge v4.4s, v3.4s, v2.4s
; CHECK-CVT-SD-NEXT:    fcmgt v2.4s, v2.4s, v3.4s
; CHECK-CVT-SD-NEXT:    fcmge v3.4s, v0.4s, v1.4s
; CHECK-CVT-SD-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-SD-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-SD-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-SD-NEXT:    uzp1 v0.8h, v0.8h, v1.8h
; CHECK-CVT-SD-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-SD-NEXT:    ret
;
; CHECK-FP16-LABEL: test_fcmp_ord:
; CHECK-FP16:       // %bb.0:
; CHECK-FP16-NEXT:    fcmge v2.8h, v0.8h, v1.8h
; CHECK-FP16-NEXT:    fcmgt v0.8h, v1.8h, v0.8h
; CHECK-FP16-NEXT:    orr v0.16b, v0.16b, v2.16b
; CHECK-FP16-NEXT:    xtn v0.8b, v0.8h
; CHECK-FP16-NEXT:    ret
;
; CHECK-CVT-GI-LABEL: test_fcmp_ord:
; CHECK-CVT-GI:       // %bb.0:
; CHECK-CVT-GI-NEXT:    fcvtl v2.4s, v0.4h
; CHECK-CVT-GI-NEXT:    fcvtl v3.4s, v1.4h
; CHECK-CVT-GI-NEXT:    fcvtl2 v0.4s, v0.8h
; CHECK-CVT-GI-NEXT:    fcvtl2 v1.4s, v1.8h
; CHECK-CVT-GI-NEXT:    fcmge v4.4s, v2.4s, v3.4s
; CHECK-CVT-GI-NEXT:    fcmgt v2.4s, v3.4s, v2.4s
; CHECK-CVT-GI-NEXT:    fcmge v3.4s, v0.4s, v1.4s
; CHECK-CVT-GI-NEXT:    fcmgt v0.4s, v1.4s, v0.4s
; CHECK-CVT-GI-NEXT:    orr v1.16b, v2.16b, v4.16b
; CHECK-CVT-GI-NEXT:    orr v0.16b, v0.16b, v3.16b
; CHECK-CVT-GI-NEXT:    uzp1 v0.8h, v1.8h, v0.8h
; CHECK-CVT-GI-NEXT:    xtn v0.8b, v0.8h
; CHECK-CVT-GI-NEXT:    ret
  %1 = fcmp ord <8 x half> %a, %b
  ret <8 x i1> %1
}

attributes #0 = { nounwind }

;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK-CVT: {{.*}}
