// Seed: 1143958786
program module_0 (
    input logic id_0
);
  always id_2 <= id_0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  supply1 id_3 = (id_3 ? -1 : -1'b0);
  always begin : LABEL_0
    id_1 <= -1;
    id_1 <= -1;
  end
  module_0 modCall_1 (id_0);
  assign modCall_1.id_2 = 0;
  assign id_1 = id_0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_3 (
    input  tri0 id_0,
    output wire id_1,
    output tri  id_2,
    output tri  id_3,
    input  wire id_4
);
  string  id_6;
  supply0 id_7;
  assign id_6 = "";
  wire id_8;
  assign id_7 = 1;
  module_2 modCall_1 (
      id_8,
      id_7
  );
  wire id_9;
  always_comb id_8 = 1;
  always begin : LABEL_0
    assign id_8 = 1;
    $display;
  end
endmodule
