#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jan 13 18:34:26 2025
# Process ID: 36688
# Current directory: C:/Users/marcos/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30928
# Log file: C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/marcos/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On        :DESKTOP-3G7I8FF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :3072 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :34004 MB
# Swap memory       :5100 MB
# Total Virtual     :39105 MB
# Available Virtual :12756 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/amd_work/urbana/vivado_Urbana_2024_1-master/hw/hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.234 ; gain = 559.977
update_compile_order -fileset sources_1
open_bd_design {C:/amd_work/urbana/vivado_Urbana_2024_1-master/hw/hw.srcs/sources_1/bd/bd/bd.bd}
Reading block design file <C:/amd_work/urbana/vivado_Urbana_2024_1-master/hw/hw.srcs/sources_1/bd/bd/bd.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_166M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <bd> from block design file <C:/amd_work/urbana/vivado_Urbana_2024_1-master/hw/hw.srcs/sources_1/bd/bd/bd.bd>
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_S_AXI_ACLK_FREQ_HZ_d.VALUE_SRC PROPAGATED] [get_bd_cells axi_uartlite_0]
set_property -dict [list \
  CONFIG.C_BAUDRATE {115200} \
  CONFIG.PARITY {Odd} \
] [get_bd_cells axi_uartlite_0]
endgroup
save_bd_design
Wrote  : <C:\amd_work\genesys2\genesys2_basic\genesys2_basic.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-11785] File 'c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd' is not registered in generated file cache.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/synth_1/system_wrapper.dcp to C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run system_axi_uartlite_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 1G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 1G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: SmartConnect system_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\amd_work\genesys2\genesys2_basic\genesys2_basic.srcs\sources_1\bd\system\system.bd> 
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Hardware Definition File c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 586900db45a63cb4 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_smc_0, cache-ID = 586900db45a63cb4; cache size = 36.162 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
[Mon Jan 13 19:16:19 2025] Launched system_mig_7series_0_0_synth_1, system_axi_uartlite_0_0_synth_1, synth_1...
Run output will be captured here:
system_mig_7series_0_0_synth_1: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_mig_7series_0_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_axi_uartlite_0_0_synth_1/runme.log
synth_1: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/synth_1/runme.log
[Mon Jan 13 19:16:19 2025] Launched impl_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3968.266 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd]
synth_design -top system_wrapper -part xc7k325tffg900-2 -lint 
Command: synth_design -top system_wrapper -part xc7k325tffg900-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19828
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4269.660 ; gain = 301.395
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:379]
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_smc_0' (1#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (2#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:694]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:694]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_riscv_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_mdm_1_riscv_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_riscv_0' (3#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_mdm_1_riscv_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_riscv_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_microblaze_0_riscv_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_riscv_0' (4#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_microblaze_0_riscv_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_DP_AWPROT' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_DP_ARPROT' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'system_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'system_microblaze_0_riscv_0' has 126 connections declared, but only 105 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:729]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:967]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:247]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (5#1) [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:247]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (6#1) [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:967]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (7#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_0' (8#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:159]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'system_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:159]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (9#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_0' (10#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:205]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'system_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:205]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_0' (11#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:230]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:230]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'system_lmb_bram_0' has 16 connections declared, but only 14 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:230]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (12#1) [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_mig_7series_0_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_mig_7series_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mig_7series_0_0' (13#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_mig_7series_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7071] port 'device_temp' of module 'system_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'system_mig_7series_0_0' has 64 connections declared, but only 57 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:898]
INFO: [Synth 8-6157] synthesizing module 'system_rst_mig_7series_0_100M_0' [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_mig_7series_0_100M_0' (14#1) [C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/realtime/system_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:956]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:956]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'system_rst_mig_7series_0_100M_0' has 10 connections declared, but only 8 given [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:956]
INFO: [Synth 8-6155] done synthesizing module 'system' (15#1) [c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v:379]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (16#1) [C:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4390.332 ; gain = 422.066
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 13 19:17:45 2025
| Host         : DESKTOP-3G7I8FF running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 3            | 0        |
| ASSIGN-6  | WARNING  | 2            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'mig_7series_0_DDR3_DQ' are not set. First unset bit index is 0. 
RTL Name 'mig_7series_0_DDR3_DQ', Hierarchy 'system', File 'system.v', Line 577.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'mig_7series_0_DDR3_DQS_N' are not set. First unset bit index is 0. 
RTL Name 'mig_7series_0_DDR3_DQS_N', Hierarchy 'system', File 'system.v', Line 578.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'mig_7series_0_DDR3_DQS_P' are not set. First unset bit index is 0. 
RTL Name 'mig_7series_0_DDR3_DQS_P', Hierarchy 'system', File 'system.v', Line 579.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'microblaze_0_axi_periph_M00_AXI_ARADDR' are not read. First unread bit index is 4. 
RTL Name 'microblaze_0_axi_periph_M00_AXI_ARADDR', Hierarchy 'system', File 'system.v', Line 524.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'microblaze_0_axi_periph_M00_AXI_AWADDR' are not read. First unread bit index is 4. 
RTL Name 'microblaze_0_axi_periph_M00_AXI_AWADDR', Hierarchy 'system', File 'system.v', Line 527.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ACLK' are not read. First unread bit index is 0. 
RTL Name 'ACLK', Hierarchy 'system_microblaze_0_axi_periph_0', File 'system.v', Line 1008.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ARESETN' are not read. First unread bit index is 0. 
RTL Name 'ARESETN', Hierarchy 'system_microblaze_0_axi_periph_0', File 'system.v', Line 1009.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'M_ACLK' are not read. First unread bit index is 0. 
RTL Name 'M_ACLK', Hierarchy 's00_couplers_imp_1LZPV07', File 'system.v', Line 286.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'M_ARESETN' are not read. First unread bit index is 0. 
RTL Name 'M_ARESETN', Hierarchy 's00_couplers_imp_1LZPV07', File 'system.v', Line 287.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_ACLK' are not read. First unread bit index is 0. 
RTL Name 'S_ACLK', Hierarchy 's00_couplers_imp_1LZPV07', File 'system.v', Line 305.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_ARESETN' are not read. First unread bit index is 0. 
RTL Name 'S_ARESETN', Hierarchy 's00_couplers_imp_1LZPV07', File 'system.v', Line 306.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4408.230 ; gain = 439.965
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run system_mig_7series_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
[Mon Jan 13 19:17:56 2025] Launched system_mig_7series_0_0_synth_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_mig_7series_0_0_synth_1/runme.log
[Mon Jan 13 19:17:56 2025] Launched synth_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/synth_1/runme.log
reset_target all [get_files  C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_mig_7series_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_dlmb_v10_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_ilmb_v10_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_dlmb_bram_if_cntlr_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_ilmb_bram_if_cntlr_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_lmb_bram_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_rst_mig_7series_0_100M_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_axi_uartlite_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_mdm_1_riscv_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_microblaze_0_riscv_0_synth_1

generate_target all [get_files  C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Hardware Definition File c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
Exporting to file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4501.523 ; gain = 90.895
catch { config_ip_cache -export [get_ips -all system_dlmb_v10_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d89318efb21f32 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_dlmb_v10_0, cache-ID = 37d89318efb21f32; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_ilmb_v10_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d89318efb21f32 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/7/37d89318efb21f32/system_dlmb_v10_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ilmb_v10_0, cache-ID = 37d89318efb21f32; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_dlmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c8b41b053b9aae2f to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/8/c8b41b053b9aae2f/system_dlmb_bram_if_cntlr_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/8/c8b41b053b9aae2f/system_dlmb_bram_if_cntlr_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/8/c8b41b053b9aae2f/system_dlmb_bram_if_cntlr_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/8/c8b41b053b9aae2f/system_dlmb_bram_if_cntlr_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/8/c8b41b053b9aae2f/system_dlmb_bram_if_cntlr_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_dlmb_bram_if_cntlr_0, cache-ID = c8b41b053b9aae2f; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_ilmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8b61f5b5c5c2cc84 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/8/b/8b61f5b5c5c2cc84/system_ilmb_bram_if_cntlr_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/8/b/8b61f5b5c5c2cc84/system_ilmb_bram_if_cntlr_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/8/b/8b61f5b5c5c2cc84/system_ilmb_bram_if_cntlr_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/8/b/8b61f5b5c5c2cc84/system_ilmb_bram_if_cntlr_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/8/b/8b61f5b5c5c2cc84/system_ilmb_bram_if_cntlr_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ilmb_bram_if_cntlr_0, cache-ID = 8b61f5b5c5c2cc84; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_lmb_bram_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lmb_bram_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 315795c509a3927a to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/1/315795c509a3927a/system_lmb_bram_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/1/315795c509a3927a/system_lmb_bram_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/1/315795c509a3927a/system_lmb_bram_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/1/315795c509a3927a/system_lmb_bram_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/3/1/315795c509a3927a/system_lmb_bram_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lmb_bram_0, cache-ID = 315795c509a3927a; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_rst_mig_7series_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c14eae595c592960 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/1/c14eae595c592960/system_rst_mig_7series_0_100M_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/1/c14eae595c592960/system_rst_mig_7series_0_100M_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/1/c14eae595c592960/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/1/c14eae595c592960/system_rst_mig_7series_0_100M_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/c/1/c14eae595c592960/system_rst_mig_7series_0_100M_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_mig_7series_0_100M_0, cache-ID = c14eae595c592960; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_axi_uartlite_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c945d2a6ff97d09 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/1/c/1c945d2a6ff97d09/system_axi_uartlite_0_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/1/c/1c945d2a6ff97d09/system_axi_uartlite_0_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/1/c/1c945d2a6ff97d09/system_axi_uartlite_0_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/1/c/1c945d2a6ff97d09/system_axi_uartlite_0_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/1/c/1c945d2a6ff97d09/system_axi_uartlite_0_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_uartlite_0_0, cache-ID = 1c945d2a6ff97d09; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 586900db45a63cb4 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/5/8/586900db45a63cb4/system_axi_smc_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_smc_0, cache-ID = 586900db45a63cb4; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_mdm_1_riscv_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mdm_1_riscv_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 63d7947a7790aa74 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/6/3/63d7947a7790aa74/system_mdm_1_riscv_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/6/3/63d7947a7790aa74/system_mdm_1_riscv_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/6/3/63d7947a7790aa74/system_mdm_1_riscv_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/6/3/63d7947a7790aa74/system_mdm_1_riscv_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/6/3/63d7947a7790aa74/system_mdm_1_riscv_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_mdm_1_riscv_0/system_mdm_1_riscv_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mdm_1_riscv_0, cache-ID = 63d7947a7790aa74; cache size = 36.486 MB.
catch { config_ip_cache -export [get_ips -all system_microblaze_0_riscv_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_0_riscv_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ae8a5fcc520fb0b8 to dir: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/a/e/ae8a5fcc520fb0b8/system_microblaze_0_riscv_0.dcp to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/a/e/ae8a5fcc520fb0b8/system_microblaze_0_riscv_0_sim_netlist.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/a/e/ae8a5fcc520fb0b8/system_microblaze_0_riscv_0_sim_netlist.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/a/e/ae8a5fcc520fb0b8/system_microblaze_0_riscv_0_stub.v to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/ip/2024.1/a/e/ae8a5fcc520fb0b8/system_microblaze_0_riscv_0_stub.vhdl to c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/amd_work/genesys2/genesys2_basic/genesys2_basic.gen/sources_1/bd/system/ip/system_microblaze_0_riscv_0/system_microblaze_0_riscv_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_microblaze_0_riscv_0, cache-ID = ae8a5fcc520fb0b8; cache size = 36.486 MB.
export_ip_user_files -of_objects [get_files C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd]
launch_runs system_mig_7series_0_0_synth_1 -jobs 11
[Mon Jan 13 19:21:56 2025] Launched system_mig_7series_0_0_synth_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/system_mig_7series_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd] -directory C:/amd_work/genesys2/genesys2_basic/genesys2_basic.ip_user_files/sim_scripts -ip_user_files_dir C:/amd_work/genesys2/genesys2_basic/genesys2_basic.ip_user_files -ipstatic_source_dir C:/amd_work/genesys2/genesys2_basic/genesys2_basic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/compile_simlib/modelsim} {questa=C:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/compile_simlib/questa} {riviera=C:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/compile_simlib/riviera} {activehdl=C:/amd_work/genesys2/genesys2_basic/genesys2_basic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Mon Jan 13 19:25:53 2025] Launched synth_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/synth_1/runme.log
[Mon Jan 13 19:25:53 2025] Launched impl_1...
Run output will be captured here: C:/amd_work/genesys2/genesys2_basic/genesys2_basic.runs/impl_1/runme.log
open_bd_design {C:/amd_work/genesys2/genesys2_basic/genesys2_basic.srcs/sources_1/bd/system/system.bd}
write_hw_platform -fixed -include_bit -force -file C:/amd_work/genesys2/genesys2_basic/hello_world.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/amd_work/genesys2/genesys2_basic/hello_world.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/amd_work/genesys2/genesys2_basic/hello_world.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
archive_project C:/amd_work/genesys2/genesys2_basic.xpr.zip -temp_dir C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/PrjAr/_X_/genesys2_basic.cache/ip 
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/PrjAr/_X_/genesys2_basic.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/marcos/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37976-DESKTOP-3G7I8FF/PrjAr/_X_/genesys2_basic.runs/synth_1/system_wrapper.dcp
WARNING: [Coretcl 2-105] Run 'system_mig_7series_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_mig_7series_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_mig_7series_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_mig_7series_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_mig_7series_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
