// Seed: 1602014306
macromodule module_0;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
  wire id_2;
endmodule
program module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    output wand id_7,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri0 id_13,
    id_20,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wand id_18
);
  logic [7:0] id_21;
  always id_10 = id_13;
  module_0 modCall_1 ();
  wire id_22, id_23;
  assign id_7 = id_17;
  assign id_21[1'b0 :-1] = 1'd0;
  wire id_24;
  assign id_14 = -1;
  localparam id_25 = -1;
endmodule
