
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
22       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0.v (2020-05-01 16:17:38, 2020-05-01 17:05:03)
23       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2020-05-01 16:17:37, 2020-05-01 17:05:03)
25       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS.v (2020-05-01 16:28:57, 2020-05-01 17:04:28)
26       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v (2020-05-01 16:28:57, 2020-05-01 17:04:28)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
15       work.FCCC_C0.verilog may have changed because the following files changed:
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0.v (2020-05-01 16:17:38, 2020-05-01 17:05:03) <-- (module definition)
16       work.FCCC_C0_FCCC_C0_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0.v (2020-05-01 16:17:38, 2020-05-01 17:05:03) <-- (may instantiate this module)
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2020-05-01 16:17:37, 2020-05-01 17:05:03) <-- (module definition)
17       work.MSS_010.verilog may have changed because the following files changed:
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS.v (2020-05-01 16:28:57, 2020-05-01 17:04:28) <-- (may instantiate this module)
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v (2020-05-01 16:28:57, 2020-05-01 17:04:28) <-- (module definition)
19       work.MSS_C0_MSS.verilog may have changed because the following files changed:
                        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS.v (2020-05-01 16:28:57, 2020-05-01 17:04:28) <-- (module definition)

*******************************************************************
Unmodified files: 25
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v (2018-12-21 00:52:13)
1        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v (2018-12-21 00:52:16)
2        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v (2018-12-21 00:52:16)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2018-12-21 00:52:16)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v (2018-12-21 00:52:16)
5        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v (2020-03-26 15:49:07)
6        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v (2020-03-26 15:49:07)
7        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v (2020-03-26 15:49:07)
8        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v (2020-03-26 15:49:07)
9        C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v (2020-03-26 15:49:07)
10       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v (2020-03-26 15:49:07)
11       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v (2020-03-26 15:49:07)
12       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2020-03-20 22:11:01)
13       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2020-03-20 22:11:01)
14       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2020-03-20 22:11:01)
15       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2020-03-20 22:11:01)
16       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2020-03-20 22:11:01)
17       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2020-03-20 22:11:02)
18       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\CORESPI_C0\CORESPI_C0.v (2020-05-01 16:35:06)
19       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\CORESPI_C1\CORESPI_C1.v (2020-05-01 16:41:11)
20       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\CoreAPB3_C0\CoreAPB3_C0.v (2020-05-01 16:34:00)
21       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\CoreResetP_C0\CoreResetP_C0.v (2020-05-01 16:22:34)
24       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0\MSS_C0.v (2020-05-01 16:42:37)
27       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0.v (2020-05-01 16:19:46)
28       C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2020-05-01 16:19:45)

*******************************************************************
Unchanged modules: 25
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog
1        COREAPB3_LIB.CoreAPB3.verilog
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog
3        CORESPI_LIB.CORESPI.verilog
4        CORESPI_LIB.spi.verilog
5        CORESPI_LIB.spi_chanctrl.verilog
6        CORESPI_LIB.spi_clockmux.verilog
7        CORESPI_LIB.spi_control.verilog
8        CORESPI_LIB.spi_fifo.verilog
9        CORESPI_LIB.spi_rf.verilog
10       work.CORESPI_C0.verilog
11       work.CORESPI_C1.verilog
12       work.CoreAPB3_C0.verilog
13       work.CoreResetP.verilog
14       work.CoreResetP_C0.verilog
18       work.MSS_C0.verilog
20       work.OSC_C0.verilog
21       work.OSC_C0_OSC_C0_0_OSC.verilog
22       work.RCOSC_1MHZ.verilog
23       work.RCOSC_1MHZ_FAB.verilog
24       work.RCOSC_25_50MHZ.verilog
25       work.RCOSC_25_50MHZ_FAB.verilog
26       work.XTLOSC.verilog
27       work.XTLOSC_FAB.verilog
28       work.coreresetp_pcie_hotreset.verilog
