
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kenter' on host 'fe-1.cc.pc2.uni-paderborn.de' (Linux_x86_64 version 3.10.0-693.17.1.el7.x86_64) on Sun Mar 24 18:37:25 CET 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.3.1611 (Core) "
INFO: [HLS 200-10] In directory '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/vscale5_short/vscale'
INFO: [HLS 200-10] Creating and opening project '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/vscale5_short/vscale/vscale'.
INFO: [HLS 200-10] Adding design file '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/vscale5_short/vscale/vscale/solution'.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -profile' configuration: config_rtl -stall_sig_gen=1
INFO: [HLS 200-435] Setting 'config_sdx -profile' configuration: config_rtl -profile=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=256
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -enable_maxiConservative=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Starting synthesis with clang3.9 flow ...
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl' ... 
WARNING: [HLS 200-40] clang: warning: argument unused during compilation: '--gcc-toolchain=/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc' [-Wunused-command-line-argument]
WARNING: [HLS 200-40] In file included from /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl:1:
WARNING: [HLS 200-40] /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/macros.h:2:26: warning: unknown OpenCL extension 'cl_intel_channels' - ignoring [-Wignored-pragmas]
WARNING: [HLS 200-40] #pragma OPENCL EXTENSION cl_intel_channels : enable
                         ^
WARNING: [HLS 200-40] 1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 531.297 ; gain = 4.254 ; free physical = 218607 ; free virtual = 248474
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 531.297 ; gain = 4.254 ; free physical = 218607 ; free virtual = 248474
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 531.297 ; gain = 4.254 ; free physical = 218472 ; free virtual = 248355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 531.297 ; gain = 4.254 ; free physical = 218466 ; free virtual = 248349
INFO: [XFORM 203-510] Pipelining loop 'vscale' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl:11) in function 'vscale' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 659.168 ; gain = 132.125 ; free physical = 218427 ; free virtual = 248311
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 659.168 ; gain = 132.125 ; free physical = 218433 ; free virtual = 248317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vscale' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'vscale'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 147.
WARNING: [SCHED 204-21] Estimated clock period (2.477ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.9ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'vscale' consists of the following:
	s_axi read on port 'size' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl:5) [16]  (1 ns)
	'icmp' operation ('cmp1', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale5_short.cl:11) [20]  (1.14 ns)
	blocking operation 0.337 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.58 seconds; current allocated memory: 63.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 64.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vscale/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vscale/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vscale/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vscale/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vscale/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vscale' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'x', 'y', 'a' and 'size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'vscale_mul_mul_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 68.119 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 667.172 ; gain = 140.129 ; free physical = 219101 ; free virtual = 249004
INFO: [SYSC 207-301] Generating SystemC RTL for vscale with prefix vscale_.
INFO: [VHDL 208-304] Generating VHDL RTL for vscale with prefix vscale_.
INFO: [VLOG 209-307] Generating Verilog RTL for vscale with prefix vscale_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /upb/departments/pc2/users/k/kenter/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/upb/departments/pc2/users/k/kenter/.Xilinx/Vivado/init.tcl'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:37:56 2019...
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 31.67 seconds; peak allocated memory: 68.119 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 24 18:37:57 2019...
