/// Auto-generated bit field definitions for SYSCFG
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::syscfg {

using namespace alloy::hal::bitfields;

// ============================================================================
// SYSCFG Bit Field Definitions
// ============================================================================

/// MEMRM - memory remap register
namespace memrm {
    /// MEM_MODE
    /// Position: 0, Width: 2
    using MEM_MODE = BitField<0, 2>;
    constexpr uint32_t MEM_MODE_Pos = 0;
    constexpr uint32_t MEM_MODE_Msk = MEM_MODE::mask;

}  // namespace memrm

/// PMC - peripheral mode configuration
          register
namespace pmc {
    /// Ethernet PHY interface
              selection
    /// Position: 23, Width: 1
    using MII_RMII_SEL = BitField<23, 1>;
    constexpr uint32_t MII_RMII_SEL_Pos = 23;
    constexpr uint32_t MII_RMII_SEL_Msk = MII_RMII_SEL::mask;

}  // namespace pmc

/// EXTICR1 - external interrupt configuration register
          1
namespace exticr1 {
    /// EXTI x configuration (x = 0 to
              3)
    /// Position: 0, Width: 4
    using EXTI0 = BitField<0, 4>;
    constexpr uint32_t EXTI0_Pos = 0;
    constexpr uint32_t EXTI0_Msk = EXTI0::mask;

    /// EXTI x configuration (x = 0 to
              3)
    /// Position: 4, Width: 4
    using EXTI1 = BitField<4, 4>;
    constexpr uint32_t EXTI1_Pos = 4;
    constexpr uint32_t EXTI1_Msk = EXTI1::mask;

    /// EXTI x configuration (x = 0 to
              3)
    /// Position: 8, Width: 4
    using EXTI2 = BitField<8, 4>;
    constexpr uint32_t EXTI2_Pos = 8;
    constexpr uint32_t EXTI2_Msk = EXTI2::mask;

    /// EXTI x configuration (x = 0 to
              3)
    /// Position: 12, Width: 4
    using EXTI3 = BitField<12, 4>;
    constexpr uint32_t EXTI3_Pos = 12;
    constexpr uint32_t EXTI3_Msk = EXTI3::mask;

}  // namespace exticr1

/// EXTICR2 - external interrupt configuration register
          2
namespace exticr2 {
    /// EXTI x configuration (x = 4 to
              7)
    /// Position: 0, Width: 4
    using EXTI4 = BitField<0, 4>;
    constexpr uint32_t EXTI4_Pos = 0;
    constexpr uint32_t EXTI4_Msk = EXTI4::mask;

    /// EXTI x configuration (x = 4 to
              7)
    /// Position: 4, Width: 4
    using EXTI5 = BitField<4, 4>;
    constexpr uint32_t EXTI5_Pos = 4;
    constexpr uint32_t EXTI5_Msk = EXTI5::mask;

    /// EXTI x configuration (x = 4 to
              7)
    /// Position: 8, Width: 4
    using EXTI6 = BitField<8, 4>;
    constexpr uint32_t EXTI6_Pos = 8;
    constexpr uint32_t EXTI6_Msk = EXTI6::mask;

    /// EXTI x configuration (x = 4 to
              7)
    /// Position: 12, Width: 4
    using EXTI7 = BitField<12, 4>;
    constexpr uint32_t EXTI7_Pos = 12;
    constexpr uint32_t EXTI7_Msk = EXTI7::mask;

}  // namespace exticr2

/// EXTICR3 - external interrupt configuration register
          3
namespace exticr3 {
    /// EXTI x configuration (x = 8 to
              11)
    /// Position: 0, Width: 4
    using EXTI8 = BitField<0, 4>;
    constexpr uint32_t EXTI8_Pos = 0;
    constexpr uint32_t EXTI8_Msk = EXTI8::mask;

    /// EXTI x configuration (x = 8 to
              11)
    /// Position: 4, Width: 4
    using EXTI9 = BitField<4, 4>;
    constexpr uint32_t EXTI9_Pos = 4;
    constexpr uint32_t EXTI9_Msk = EXTI9::mask;

    /// EXTI10
    /// Position: 8, Width: 4
    using EXTI10 = BitField<8, 4>;
    constexpr uint32_t EXTI10_Pos = 8;
    constexpr uint32_t EXTI10_Msk = EXTI10::mask;

    /// EXTI x configuration (x = 8 to
              11)
    /// Position: 12, Width: 4
    using EXTI11 = BitField<12, 4>;
    constexpr uint32_t EXTI11_Pos = 12;
    constexpr uint32_t EXTI11_Msk = EXTI11::mask;

}  // namespace exticr3

/// EXTICR4 - external interrupt configuration register
          4
namespace exticr4 {
    /// EXTI x configuration (x = 12 to
              15)
    /// Position: 0, Width: 4
    using EXTI12 = BitField<0, 4>;
    constexpr uint32_t EXTI12_Pos = 0;
    constexpr uint32_t EXTI12_Msk = EXTI12::mask;

    /// EXTI x configuration (x = 12 to
              15)
    /// Position: 4, Width: 4
    using EXTI13 = BitField<4, 4>;
    constexpr uint32_t EXTI13_Pos = 4;
    constexpr uint32_t EXTI13_Msk = EXTI13::mask;

    /// EXTI x configuration (x = 12 to
              15)
    /// Position: 8, Width: 4
    using EXTI14 = BitField<8, 4>;
    constexpr uint32_t EXTI14_Pos = 8;
    constexpr uint32_t EXTI14_Msk = EXTI14::mask;

    /// EXTI x configuration (x = 12 to
              15)
    /// Position: 12, Width: 4
    using EXTI15 = BitField<12, 4>;
    constexpr uint32_t EXTI15_Pos = 12;
    constexpr uint32_t EXTI15_Msk = EXTI15::mask;

}  // namespace exticr4

/// CMPCR - Compensation cell control
          register
namespace cmpcr {
    /// Compensation cell
              power-down
    /// Position: 0, Width: 1
    using CMP_PD = BitField<0, 1>;
    constexpr uint32_t CMP_PD_Pos = 0;
    constexpr uint32_t CMP_PD_Msk = CMP_PD::mask;

    /// READY
    /// Position: 8, Width: 1
    using READY = BitField<8, 1>;
    constexpr uint32_t READY_Pos = 8;
    constexpr uint32_t READY_Msk = READY::mask;

}  // namespace cmpcr

}  // namespace alloy::hal::st::stm32f4::stm32f407::syscfg
