module KM2_Denis(din, sel, dout0, dout1, dout2, dout3);

//input 	  		  in;
//output reg	  [2:0] out;

input din;
input [1:0] sel;
output reg dout0;
output reg dout1;
output reg dout2;
output reg dout3;

always @(*)
	case (sel)
		32'b0000_0000_0000_0000_0000_0000_0000_0001: 
			begin
		
				dout0 = din;
				dout1 = 0;
				dout2 = 0;
				dout3 = 0;
				

			end
			
		32'b0000_0000_0000_0000_0000_0000_0000_0010: 
			begin
			
				dout0 = 0;
				dout1 = din;
				dout2 = 0;
				dout3 = 0;

			end
		
		32'b0000_0000_0000_0000_0000_0000_0000_0011: 
			begin
			
				dout0 = 0;
				dout1 = 0;
				dout2 = din;
				dout3 = 0;

			end
		
		32'b0000_0000_0000_0000_0000_0000_0000_0100: 
			begin
			
				dout0 = 0;
				dout1 = 0;
				dout2 = 0;
				dout3 = din;

			end
		
		default:

			begin
			
				dout0 = 0;
				dout1 = 0;
				dout2 = 0;
				dout3 = 0;
				
			end

	endcase



//always @(*)
//	case (in)
//		16'b0000_0000_0000_0001: out = 3'b001;
//		16'b0000_0000_0000_0010: out = 3'b010;
//		16'b0000_0000_0000_0011: out = 3'b100;
//							default : out = 0;
//	endcase
	 
endmodule 