INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/melay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module melay_2s_complement
INFO: [VRFC 10-311] analyzing module MSL_using_LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_melay_2s_complement
