Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sat Sep  2 22:45:09 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file RFSoC_Main_blk_wrapper_clock_utilization_routed.rpt
| Design            : RFSoC_Main_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X2Y0
12. Clock Region Cell Placement per Global Clock: Region X3Y0
13. Clock Region Cell Placement per Global Clock: Region X4Y0
14. Clock Region Cell Placement per Global Clock: Region X5Y0
15. Clock Region Cell Placement per Global Clock: Region X1Y1
16. Clock Region Cell Placement per Global Clock: Region X2Y1
17. Clock Region Cell Placement per Global Clock: Region X3Y1
18. Clock Region Cell Placement per Global Clock: Region X4Y1
19. Clock Region Cell Placement per Global Clock: Region X5Y1
20. Clock Region Cell Placement per Global Clock: Region X1Y2
21. Clock Region Cell Placement per Global Clock: Region X2Y2
22. Clock Region Cell Placement per Global Clock: Region X3Y2
23. Clock Region Cell Placement per Global Clock: Region X4Y2
24. Clock Region Cell Placement per Global Clock: Region X5Y2
25. Clock Region Cell Placement per Global Clock: Region X0Y3
26. Clock Region Cell Placement per Global Clock: Region X1Y3
27. Clock Region Cell Placement per Global Clock: Region X2Y3
28. Clock Region Cell Placement per Global Clock: Region X3Y3
29. Clock Region Cell Placement per Global Clock: Region X4Y3
30. Clock Region Cell Placement per Global Clock: Region X5Y3
31. Clock Region Cell Placement per Global Clock: Region X0Y4
32. Clock Region Cell Placement per Global Clock: Region X1Y4
33. Clock Region Cell Placement per Global Clock: Region X2Y4
34. Clock Region Cell Placement per Global Clock: Region X3Y4
35. Clock Region Cell Placement per Global Clock: Region X4Y4
36. Clock Region Cell Placement per Global Clock: Region X5Y4
37. Clock Region Cell Placement per Global Clock: Region X0Y5
38. Clock Region Cell Placement per Global Clock: Region X1Y5
39. Clock Region Cell Placement per Global Clock: Region X2Y5
40. Clock Region Cell Placement per Global Clock: Region X3Y5
41. Clock Region Cell Placement per Global Clock: Region X4Y5
42. Clock Region Cell Placement per Global Clock: Region X5Y5

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |       216 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       312 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                            | Net                                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y58 | X1Y2         | X2Y2 |                   |                34 |       10554 |               0 |       10.000 | clk_pl_0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O               | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y50  | X4Y2         | X4Y2 | n/a               |                30 |           0 |            2909 |          n/a | n/a      | RFSoC_Main_blk_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                 | Net                                                                   |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0     | X0Y0         |           1 |               0 |              10.000 | clk_pl_0     | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                     | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]          |
| src1      | g1        | FDRE/Q          | None       | SLICE_X35Y93 | X1Y1         |           1 |               0 |                     |              | RFSoC_Main_blk_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     2 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     2 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |   2412 |   15360 |      9 |    4320 |     46 |      48 |      0 |       0 |     42 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |     62 |   22080 |      0 |    4800 |     42 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      2 |      24 |     81 |   19200 |      0 |    5280 |     24 |      48 |      0 |       0 |      8 |      96 |      0 |       0 |      0 |       0 |
| X4Y0              |      2 |      24 |     69 |   15360 |      0 |    4320 |     42 |      48 |      0 |       0 |     59 |     120 |      0 |       0 |      0 |       0 |
| X5Y0              |      2 |      24 |     95 |   21120 |      0 |    5280 |     16 |      48 |      0 |       0 |      4 |      72 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |   1178 |   15360 |     37 |    4320 |     48 |      48 |      0 |       0 |     23 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |    367 |   22080 |      0 |    4800 |     46 |      48 |      0 |       0 |      9 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |    422 |   19200 |      0 |    5280 |     40 |      48 |      0 |       0 |      7 |      96 |      0 |       0 |      0 |       0 |
| X4Y1              |      2 |      24 |    153 |   15360 |      0 |    4320 |     48 |      48 |      0 |       0 |     34 |     120 |      0 |       0 |      0 |       0 |
| X5Y1              |      2 |      24 |   2381 |   21120 |      0 |    5280 |     26 |      48 |      0 |       0 |      5 |      72 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |    208 |   15360 |      0 |    4320 |     48 |      48 |      0 |       0 |     17 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |    318 |   22080 |      0 |    4800 |     48 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |    248 |   19200 |      0 |    5280 |     48 |      48 |      0 |       0 |     11 |      96 |      0 |       0 |      0 |       0 |
| X4Y2              |      2 |      24 |    125 |   15360 |      0 |    4320 |     36 |      48 |      0 |       0 |     10 |     120 |      0 |       0 |      0 |       0 |
| X5Y2              |      2 |      24 |      4 |   21120 |      0 |    5280 |      2 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y3              |      2 |      24 |     52 |   20160 |      0 |    3840 |     28 |      48 |      0 |      16 |     15 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      2 |      24 |    137 |   16320 |      0 |    4800 |     48 |      48 |      0 |       0 |     72 |     120 |      0 |       0 |      0 |       0 |
| X2Y3              |      2 |      24 |     89 |   22080 |      0 |    4800 |     48 |      48 |      0 |       0 |     40 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |     74 |   19200 |      0 |    5280 |     48 |      48 |      0 |       0 |     30 |      96 |      0 |       0 |      0 |       0 |
| X4Y3              |      2 |      24 |     73 |   15360 |      0 |    4320 |     32 |      48 |      0 |       0 |     79 |     120 |      0 |       0 |      0 |       0 |
| X5Y3              |      2 |      24 |     70 |   21120 |      0 |    5280 |     16 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y4              |      2 |      24 |     36 |   20160 |      0 |    3840 |     18 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      2 |      24 |    104 |   16320 |      0 |    4800 |     28 |      48 |      0 |       0 |      9 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      2 |      24 |     66 |   22080 |      0 |    4800 |     24 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      2 |      24 |     50 |   19200 |      0 |    5280 |     24 |      48 |      0 |       0 |      3 |      96 |      0 |       0 |      0 |       0 |
| X4Y4              |      2 |      24 |      8 |   15360 |      0 |    4320 |      4 |      48 |      0 |       0 |      7 |     120 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y5              |      2 |      24 |     80 |   20160 |      0 |    3840 |     40 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      2 |      24 |     96 |   16320 |      0 |    4800 |     42 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      2 |      24 |     68 |   22080 |      0 |    4800 |     28 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      2 |      24 |     60 |   19200 |      0 |    5280 |     26 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y5              |      2 |      24 |     12 |   15360 |      0 |    4320 |     10 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y5              |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   16320 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   22080 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   16320 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   22080 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 |
+----+----+----+----+----+----+----+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5 |  2 |  2 |  2 |  2 |  2 |  1 |
| Y4 |  2 |  2 |  2 |  2 |  2 |  1 |
| Y3 |  2 |  2 |  2 |  2 |  2 |  2 |
| Y2 |  0 |  2 |  2 |  2 |  2 |  2 |
| Y1 |  0 |  2 |  2 |  2 |  2 |  2 |
| Y0 |  0 |  2 |  2 |  2 |  2 |  2 |
+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X2Y2     |       10283 |        0 |              0 |        0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----------+---------+------+------+-------+-----------------------+
|    | X0   | X1       | X2      | X3   | X4   | X5    | HORIZONTAL PROG DELAY |
+----+------+----------+---------+------+------+-------+-----------------------+
| Y7 |    0 |        0 |       0 |    0 |    0 |     0 |                     0 |
| Y6 |    0 |        0 |       0 |    0 |    0 |     0 |                     0 |
| Y5 |  100 |      117 |      82 |   73 |   17 |     1 |                     0 |
| Y4 |   45 |      127 |      90 |   65 |   17 |     1 |                     1 |
| Y3 |   81 |      233 |     153 |  128 |  168 |    79 |                     2 |
| Y2 |    0 |  (D) 249 | (R) 354 |  283 |  153 |     6 |                     2 |
| Y1 |    0 |     1262 |     399 |  449 |  211 |  2400 |                     1 |
| Y0 |    1 |     2486 |      95 |  101 |  149 |   108 |                     0 |
+----+------+----------+---------+------+------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g1        | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2909 |        0 |              0 |        0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+-----+-----+-----------+------+-----------------------+
|    | X0  | X1   | X2  | X3  | X4        | X5   | HORIZONTAL PROG DELAY |
+----+-----+------+-----+-----+-----------+------+-----------------------+
| Y7 |   0 |    0 |   0 |   0 |         0 |    0 |                     0 |
| Y6 |   0 |    0 |   0 |   0 |         0 |    0 |                     0 |
| Y5 |  80 |   84 |  56 |  60 |        12 |    0 |                     0 |
| Y4 |  36 |   56 |  32 |  40 |         8 |    0 |                     0 |
| Y3 |  40 |   44 |   8 |   8 |        32 |   32 |                     0 |
| Y2 |   0 |   41 |   6 |  17 | (R) (D) 0 |    4 |                     0 |
| Y1 |   0 |  422 |  57 |  86 |        28 |  828 |                     0 |
| Y0 |   0 |  684 |  16 |  20 |        48 |   24 |                     0 |
+----+-----+------+-----+-----+-----------+------+-----------------------+


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2486 |               0 | 2412 |      9 |   23 |    0 |  42 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             684 |  684 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          95 |               0 | 62 |      0 |   21 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              16 | 16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         101 |               0 | 81 |      0 |   12 |    0 |   8 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              20 | 20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         149 |               0 | 69 |      0 |   21 |    0 |  59 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              48 | 48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         108 |               0 | 95 |      0 |    8 |    0 |   4 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              24 | 24 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        1262 |               0 | 1178 |     37 |   24 |    0 |  23 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             422 |  422 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         399 |               0 | 367 |      0 |   23 |    0 |   9 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              57 |  57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         449 |               0 | 422 |      0 |   20 |    0 |   7 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              86 |  86 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         211 |               0 | 153 |      0 |   24 |    0 |  34 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              28 |  28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2400 |               0 | 2381 |      0 |   13 |    0 |   5 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             828 |  828 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         249 |               0 | 208 |      0 |   24 |    0 |  17 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              41 |  41 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         354 |               0 | 318 |      0 |   24 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               6 |   6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         283 |               0 | 248 |      0 |   24 |    0 |  11 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              17 |  17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         153 |               0 | 125 |      0 |   18 |    0 |  10 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1+       | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


24. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |           6 |               0 |  4 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               4 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          81 |               0 | 52 |      0 |   14 |    0 |  15 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              40 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         233 |               0 | 137 |      0 |   24 |    0 |  72 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              44 |  44 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         153 |               0 | 89 |      0 |   24 |    0 |  40 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               8 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         128 |               0 | 74 |      0 |   24 |    0 |  30 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               8 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         168 |               0 | 73 |      0 |   16 |    0 |  79 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              32 | 32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          79 |               0 | 70 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              32 | 32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          45 |               0 | 36 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              36 | 36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         127 |               0 | 104 |      0 |   14 |    0 |   9 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              56 |  56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          90 |               0 | 66 |      0 |   12 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              32 | 32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          65 |               0 | 50 |      0 |   12 |    0 |   3 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              40 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          17 |               0 |  8 |      0 |    2 |    0 |   7 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               8 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |           1 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         100 |               0 | 80 |      0 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              80 | 80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         117 |               0 | 96 |      0 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              84 | 84 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          82 |               0 | 68 |      0 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              56 | 56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          73 |               0 | 60 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              60 | 60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          17 |               0 | 12 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              12 | 12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |           1 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


