<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='105' type='bool llvm::TargetRegisterClass::isAllocatable() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='103'>/// Return true if this register class may be used to create virtual
  /// registers.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='90' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='59' u='c' c='_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='161' u='c' c='_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='327' u='c' c='_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='175' u='c' c='_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='181' u='c' c='_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='211' u='c' c='_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='227' u='c' c='_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='225' u='c' c='_ZN4llvm18HexagonBlockRangesC1ERNS_15MachineFunctionE'/>
