// Seed: 1623709701
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1) begin
    id_1 <= ~(1);
    id_2 <= 1;
  end
  wire id_3;
  id_4(
      .id_0(id_3), .id_1(id_2), .id_2(id_1), .id_3(id_2), .id_4(id_5), .id_5(id_3), .id_6(1)
  );
endmodule
module module_1;
  `define pp_1 (  pp_2  )  0
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  assign id_9 = 1;
  module_0(
      id_6, id_12
  );
  tri id_19 = `pp_1 & id_8;
  always @(negedge 1'b0) begin
    id_18 = #id_20 id_18;
  end
endmodule
