# ğŸ‘‹ Hi, Iâ€™m Taqi Ahmed  

ğŸ’» **Digital IC / RTL Design Engineer** | âš¡ Passionate about micro-architecture & RTL coding | ğŸ¯ Exploring efficient hardware solutions  

---

## ğŸš€ About Me  
- ğŸ”¹ Strong in **micro-architecture definition** and **spec-to-RTL translation**  
- ğŸ”¹ Skilled at writing **clean, reusable, synthesizable RTL (Verilog/SystemVerilog)**  
- ğŸ”¹ Passionate about **exploring different architectures** to optimize performance, power, and area  
- ğŸ”¹ Experienced with **FPGA prototyping, verification, and MATLAB simulations**  
- ğŸ”¹ Always curious about **digital systems, SoCs, and hardware accelerators**  

---

## ğŸ› ï¸ Skills & Tools  
- **Languages:** Verilog, SystemVerilog, VHDL, C, Python, MATLAB  
- **Digital Design:** RTL Design, FSMs, Pipelining, Low-Power Design, Protocols (AXI, SPI, I2C, UART)  
- **Verification:** Testbenches, Waveform Debugging, ModelSim/QuestaSim  
- **FPGA Tools:** Xilinx Vivado, Intel Quartus  
- **EDA Tools:** Synopsys Design Compiler, Cadence Genus, SpyGlass  
- **Other:** Git, Linux, Shell/Tcl scripting  

---

## ğŸ“‚ Featured Projects  
### ğŸ”¸ Solar Tracker (Single-Axis)  
- Designed and implemented a solar tracker using **LDR sensors, DC motor control (H-bridge, PWM), and MATLAB simulations**.  
- Implemented **noise mitigation with hysteresis comparator** for stable tracking.  

### ğŸ”¸ Traffic Light Controller  
- Built a digital **traffic light controller circuit** with decade counters, 7-segment displays, and a **555 timer as clock generator**.  
- Implemented **state-based transitions** and simulated in Proteus/Logisim before hardware testing.  

---

## ğŸŒ Portfolio Website  
ğŸ”— [My Portfolio](https://your-username.github.io/portfolio)  

---

## ğŸ“« Connect With Me  
- ğŸ’¼ LinkedIn: [Your LinkedIn Profile](https://linkedin.com/in/your-link)  
- ğŸ“§ Email: your.email@example.com  
- ğŸ—ï¸ Upwork: [Your Upwork Profile](https://www.upwork.com/freelancers/~your-profile)  

---

â­ï¸ *Always open to collaborating on digital design projects, hardware accelerators, or innovative RTL-based systems!*  
