
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 291.895 ; gain = 81.852
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/19079/lab06/lab06.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/19079/lab06/lab06.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 525.684 ; gain = 315.641
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 525.684 ; gain = 315.641
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 695.375 ; gain = 0.043
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 695.375 ; gain = 485.332
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 695.375 ; gain = 485.332

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT5       |    16|
|2     |LUT6       |   108|
|3     |MUXF7      |    54|
|4     |MUXF8      |    27|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |    45|
|7     |RAMB36E1_2 |     1|
|8     |RAMB36E1_3 |     1|
|9     |RAMB36E1_4 |     5|
|10    |RAMB36E1_5 |     1|
|11    |RAMB36E1_6 |     1|
|12    |RAMB36E1_7 |     1|
|13    |RAMB36E1_8 |     1|
|14    |RAMB36E1_9 |     1|
|15    |FDRE       |     8|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 695.375 ; gain = 485.332
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 695.375 ; gain = 481.211
