           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T20Q144" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 6.05685 seconds.
INFO     : 	BuildGraph process took 5.875 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 135.328 MB, end = 513.892 MB, delta = 378.564 MB
INFO     : 	BuildGraph process peak virtual memory usage = 518.56 MB
INFO     : BuildGraph process resident set memory usage: begin = 141.676 MB, end = 511.276 MB, delta = 369.6 MB
INFO     : 	BuildGraph process peak resident set memory usage = 515.704 MB
INFO     : check rr_graph process took 0.13004 seconds.
INFO     : 	check rr_graph process took 0.125 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 551.9 MB, end = 551.9 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 562.292 MB
INFO     : check rr_graph process resident set memory usage: begin = 549.232 MB, end = 549.284 MB, delta = 0.052 MB
INFO     : 	check rr_graph process peak resident set memory usage = 559.64 MB
INFO     : Generated 1176848 RR nodes and 4445430 RR edges
INFO     : This design has 0 global control net(s). See C:/Efinity/Embedded/Lab6/outflow\Lab5.route.rpt for details.
INFO     : Routing graph took 6.31047 seconds.
INFO     : 	Routing graph took 6.09375 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 133.692 MB, end = 512.736 MB, delta = 379.044 MB
INFO     : 	Routing graph peak virtual memory usage = 562.292 MB
INFO     : Routing graph resident set memory usage: begin = 140.612 MB, end = 510.264 MB, delta = 369.652 MB
INFO     : 	Routing graph peak resident set memory usage = 559.64 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab6/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1        19147              14.51               2.83
INFO     :          2         2131              20.04               2.74
INFO     :          3          477              19.48               2.24
INFO     :          4           13              19.48               1.17
INFO     :          5            0              19.48               2.13
           
INFO     : Successfully routed netlist after 5 routing iterations and 41793207 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 1928932612
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file 'C:/Efinity/Embedded/Lab6/outflow/Lab5.route'
INFO     : Routing took 12.5423 seconds.
INFO     : 	Routing took 12.4375 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 512.736 MB, end = 549.616 MB, delta = 36.88 MB
INFO     : 	Routing peak virtual memory usage = 683.352 MB
INFO     : Routing resident set memory usage: begin = 510.264 MB, end = 547.824 MB, delta = 37.56 MB
INFO     : 	Routing peak resident set memory usage = 661.088 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab6/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
io_systemClk    19.597        51.028         (R-R)

Geomean max period: 19.597

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        50.000           30.403           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        0.000            0.086            (R-R)

INFO     : Write Timing Report to "C:/Efinity/Embedded/Lab6/outflow\Lab5.timing.rpt" ...
INFO     : final timing analysis took 0.748639 seconds.
INFO     : 	final timing analysis took 0.75 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 519.932 MB, end = 554.756 MB, delta = 34.824 MB
INFO     : 	final timing analysis peak virtual memory usage = 683.352 MB
INFO     : final timing analysis resident set memory usage: begin = 517.2 MB, end = 548.096 MB, delta = 30.896 MB
INFO     : 	final timing analysis peak resident set memory usage = 661.088 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Finished writing bitstream file C:/Efinity/Embedded/Lab6/work_pnr\Lab5.lbf.
INFO     : Bitstream generation took 0.748677 seconds.
INFO     : 	Bitstream generation took 0.703125 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 554.756 MB, end = 582.992 MB, delta = 28.236 MB
INFO     : 	Bitstream generation peak virtual memory usage = 683.352 MB
INFO     : Bitstream generation resident set memory usage: begin = 548.124 MB, end = 576.896 MB, delta = 28.772 MB
INFO     : 	Bitstream generation peak resident set memory usage = 661.088 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 47.9737 seconds.
INFO     : 	The entire flow of EFX_PNR took 57.5938 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 4.528 MB, end = 79.78 MB, delta = 75.252 MB
INFO     : 	The entire flow of EFX_PNR peak virtual memory usage = 683.352 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 13.044 MB, end = 87.532 MB, delta = 74.488 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 661.088 MB
