Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar  5 20:24:57 2025
| Host         : MEDEA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           23 |
| Yes          | No                    | No                     |             104 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+--------------------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+--------------------------------+------------------+----------------+
| ~clock_6p25MHz_BUFG    |                       |                                |                1 |              2 |
| ~clock_6p25MHz_BUFG    |                       | oled/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clock_6p25MHz_BUFG    | oled/delay[0]_i_1_n_0 |                                |                5 |             40 |
| ~clock_6p25MHz_BUFG    | oled/state            |                                |               11 |             64 |
|  basys_clock_IBUF_BUFG |                       |                                |                9 |             66 |
| ~clock_6p25MHz_BUFG    |                       | oled/spi_word[39]_i_1_n_0      |               18 |             90 |
+------------------------+-----------------------+--------------------------------+------------------+----------------+


