package main

Instruction :: struct{
	function: proc(value: u16) -> bool,
	debug: string,
	offset: int,
}

instrTbl := [65536]Instruction{
	{cpu_ori, "ORI.b D0", 2},
	{cpu_ori, "ORI.b D1", 2},
	{cpu_ori, "ORI.b D2", 2},
	{cpu_ori, "ORI.b D3", 2},
	{cpu_ori, "ORI.b D4", 2},
	{cpu_ori, "ORI.b D5", 2},
	{cpu_ori, "ORI.b D6", 2},
	{cpu_ori, "ORI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori, "ORI.b (A0)", 2},
	{cpu_ori, "ORI.b (A1)", 2},
	{cpu_ori, "ORI.b (A2)", 2},
	{cpu_ori, "ORI.b (A3)", 2},
	{cpu_ori, "ORI.b (A4)", 2},
	{cpu_ori, "ORI.b (A5)", 2},
	{cpu_ori, "ORI.b (A6)", 2},
	{cpu_ori, "ORI.b (A7)", 2},
	{cpu_ori, "ORI.b (A0)+", 2},
	{cpu_ori, "ORI.b (A1)+", 2},
	{cpu_ori, "ORI.b (A2)+", 2},
	{cpu_ori, "ORI.b (A3)+", 2},
	{cpu_ori, "ORI.b (A4)+", 2},
	{cpu_ori, "ORI.b (A5)+", 2},
	{cpu_ori, "ORI.b (A6)+", 2},
	{cpu_ori, "ORI.b (A7)+", 2},
	{cpu_ori, "ORI.b -(A0)", 2},
	{cpu_ori, "ORI.b -(A1)", 2},
	{cpu_ori, "ORI.b -(A2)", 2},
	{cpu_ori, "ORI.b -(A3)", 2},
	{cpu_ori, "ORI.b -(A4)", 2},
	{cpu_ori, "ORI.b -(A5)", 2},
	{cpu_ori, "ORI.b -(A6)", 2},
	{cpu_ori, "ORI.b -(A7)", 2},
	{cpu_ori, "ORI.b (d16, A0)", 4},
	{cpu_ori, "ORI.b (d16, A1)", 4},
	{cpu_ori, "ORI.b (d16, A2)", 4},
	{cpu_ori, "ORI.b (d16, A3)", 4},
	{cpu_ori, "ORI.b (d16, A4)", 4},
	{cpu_ori, "ORI.b (d16, A5)", 4},
	{cpu_ori, "ORI.b (d16, A6)", 4},
	{cpu_ori, "ORI.b (d16, A7)", 4},
	{cpu_ori, "ORI.b (d8, A0, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A1, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A2, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A3, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A4, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A5, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A6, Xn)", 4},
	{cpu_ori, "ORI.b (d8, A7, Xn)", 4},
	{cpu_ori, "ORI.b (xxx).W", 4},
	{cpu_ori, "ORI.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori_ccr, "ORI to CCR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori, "ORI.w D0", 2},
	{cpu_ori, "ORI.w D1", 2},
	{cpu_ori, "ORI.w D2", 2},
	{cpu_ori, "ORI.w D3", 2},
	{cpu_ori, "ORI.w D4", 2},
	{cpu_ori, "ORI.w D5", 2},
	{cpu_ori, "ORI.w D6", 2},
	{cpu_ori, "ORI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori, "ORI.w (A0)", 2},
	{cpu_ori, "ORI.w (A1)", 2},
	{cpu_ori, "ORI.w (A2)", 2},
	{cpu_ori, "ORI.w (A3)", 2},
	{cpu_ori, "ORI.w (A4)", 2},
	{cpu_ori, "ORI.w (A5)", 2},
	{cpu_ori, "ORI.w (A6)", 2},
	{cpu_ori, "ORI.w (A7)", 2},
	{cpu_ori, "ORI.w (A0)+", 2},
	{cpu_ori, "ORI.w (A1)+", 2},
	{cpu_ori, "ORI.w (A2)+", 2},
	{cpu_ori, "ORI.w (A3)+", 2},
	{cpu_ori, "ORI.w (A4)+", 2},
	{cpu_ori, "ORI.w (A5)+", 2},
	{cpu_ori, "ORI.w (A6)+", 2},
	{cpu_ori, "ORI.w (A7)+", 2},
	{cpu_ori, "ORI.w -(A0)", 2},
	{cpu_ori, "ORI.w -(A1)", 2},
	{cpu_ori, "ORI.w -(A2)", 2},
	{cpu_ori, "ORI.w -(A3)", 2},
	{cpu_ori, "ORI.w -(A4)", 2},
	{cpu_ori, "ORI.w -(A5)", 2},
	{cpu_ori, "ORI.w -(A6)", 2},
	{cpu_ori, "ORI.w -(A7)", 2},
	{cpu_ori, "ORI.w (d16, A0)", 4},
	{cpu_ori, "ORI.w (d16, A1)", 4},
	{cpu_ori, "ORI.w (d16, A2)", 4},
	{cpu_ori, "ORI.w (d16, A3)", 4},
	{cpu_ori, "ORI.w (d16, A4)", 4},
	{cpu_ori, "ORI.w (d16, A5)", 4},
	{cpu_ori, "ORI.w (d16, A6)", 4},
	{cpu_ori, "ORI.w (d16, A7)", 4},
	{cpu_ori, "ORI.w (d8, A0, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A1, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A2, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A3, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A4, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A5, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A6, Xn)", 4},
	{cpu_ori, "ORI.w (d8, A7, Xn)", 4},
	{cpu_ori, "ORI.w (xxx).W", 4},
	{cpu_ori, "ORI.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori_sr, "ORI to SR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori, "ORI.l D0", 2},
	{cpu_ori, "ORI.l D1", 2},
	{cpu_ori, "ORI.l D2", 2},
	{cpu_ori, "ORI.l D3", 2},
	{cpu_ori, "ORI.l D4", 2},
	{cpu_ori, "ORI.l D5", 2},
	{cpu_ori, "ORI.l D6", 2},
	{cpu_ori, "ORI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ori, "ORI.l (A0)", 2},
	{cpu_ori, "ORI.l (A1)", 2},
	{cpu_ori, "ORI.l (A2)", 2},
	{cpu_ori, "ORI.l (A3)", 2},
	{cpu_ori, "ORI.l (A4)", 2},
	{cpu_ori, "ORI.l (A5)", 2},
	{cpu_ori, "ORI.l (A6)", 2},
	{cpu_ori, "ORI.l (A7)", 2},
	{cpu_ori, "ORI.l (A0)+", 2},
	{cpu_ori, "ORI.l (A1)+", 2},
	{cpu_ori, "ORI.l (A2)+", 2},
	{cpu_ori, "ORI.l (A3)+", 2},
	{cpu_ori, "ORI.l (A4)+", 2},
	{cpu_ori, "ORI.l (A5)+", 2},
	{cpu_ori, "ORI.l (A6)+", 2},
	{cpu_ori, "ORI.l (A7)+", 2},
	{cpu_ori, "ORI.l -(A0)", 2},
	{cpu_ori, "ORI.l -(A1)", 2},
	{cpu_ori, "ORI.l -(A2)", 2},
	{cpu_ori, "ORI.l -(A3)", 2},
	{cpu_ori, "ORI.l -(A4)", 2},
	{cpu_ori, "ORI.l -(A5)", 2},
	{cpu_ori, "ORI.l -(A6)", 2},
	{cpu_ori, "ORI.l -(A7)", 2},
	{cpu_ori, "ORI.l (d16, A0)", 4},
	{cpu_ori, "ORI.l (d16, A1)", 4},
	{cpu_ori, "ORI.l (d16, A2)", 4},
	{cpu_ori, "ORI.l (d16, A3)", 4},
	{cpu_ori, "ORI.l (d16, A4)", 4},
	{cpu_ori, "ORI.l (d16, A5)", 4},
	{cpu_ori, "ORI.l (d16, A6)", 4},
	{cpu_ori, "ORI.l (d16, A7)", 4},
	{cpu_ori, "ORI.l (d8, A0, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A1, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A2, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A3, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A4, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A5, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A6, Xn)", 4},
	{cpu_ori, "ORI.l (d8, A7, Xn)", 4},
	{cpu_ori, "ORI.l (xxx).W", 4},
	{cpu_ori, "ORI.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D0, D0", 2},
	{cpu_btst_reg, "BTST D0, D1", 2},
	{cpu_btst_reg, "BTST D0, D2", 2},
	{cpu_btst_reg, "BTST D0, D3", 2},
	{cpu_btst_reg, "BTST D0, D4", 2},
	{cpu_btst_reg, "BTST D0, D5", 2},
	{cpu_btst_reg, "BTST D0, D6", 2},
	{cpu_btst_reg, "BTST D0, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D0", 1},
	{cpu_btst_reg, "BTST D0, (A0)", 2},
	{cpu_btst_reg, "BTST D0, (A1)", 2},
	{cpu_btst_reg, "BTST D0, (A2)", 2},
	{cpu_btst_reg, "BTST D0, (A3)", 2},
	{cpu_btst_reg, "BTST D0, (A4)", 2},
	{cpu_btst_reg, "BTST D0, (A5)", 2},
	{cpu_btst_reg, "BTST D0, (A6)", 2},
	{cpu_btst_reg, "BTST D0, (A7)", 2},
	{cpu_btst_reg, "BTST D0, (A0)+", 2},
	{cpu_btst_reg, "BTST D0, (A1)+", 2},
	{cpu_btst_reg, "BTST D0, (A2)+", 2},
	{cpu_btst_reg, "BTST D0, (A3)+", 2},
	{cpu_btst_reg, "BTST D0, (A4)+", 2},
	{cpu_btst_reg, "BTST D0, (A5)+", 2},
	{cpu_btst_reg, "BTST D0, (A6)+", 2},
	{cpu_btst_reg, "BTST D0, (A7)+", 2},
	{cpu_btst_reg, "BTST D0, -(A0)", 2},
	{cpu_btst_reg, "BTST D0, -(A1)", 2},
	{cpu_btst_reg, "BTST D0, -(A2)", 2},
	{cpu_btst_reg, "BTST D0, -(A3)", 2},
	{cpu_btst_reg, "BTST D0, -(A4)", 2},
	{cpu_btst_reg, "BTST D0, -(A5)", 2},
	{cpu_btst_reg, "BTST D0, -(A6)", 2},
	{cpu_btst_reg, "BTST D0, -(A7)", 2},
	{cpu_btst_reg, "BTST D0, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D0, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D0, (xxx).W", 4},
	{cpu_btst_reg, "BTST D0, (xxx).L", 6},
	{cpu_btst_reg, "BTST D0, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D0, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D0, D0", 2},
	{cpu_bchg_reg, "BCHG D0, D1", 2},
	{cpu_bchg_reg, "BCHG D0, D2", 2},
	{cpu_bchg_reg, "BCHG D0, D3", 2},
	{cpu_bchg_reg, "BCHG D0, D4", 2},
	{cpu_bchg_reg, "BCHG D0, D5", 2},
	{cpu_bchg_reg, "BCHG D0, D6", 2},
	{cpu_bchg_reg, "BCHG D0, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D0", 1},
	{cpu_bchg_reg, "BCHG D0, (A0)", 2},
	{cpu_bchg_reg, "BCHG D0, (A1)", 2},
	{cpu_bchg_reg, "BCHG D0, (A2)", 2},
	{cpu_bchg_reg, "BCHG D0, (A3)", 2},
	{cpu_bchg_reg, "BCHG D0, (A4)", 2},
	{cpu_bchg_reg, "BCHG D0, (A5)", 2},
	{cpu_bchg_reg, "BCHG D0, (A6)", 2},
	{cpu_bchg_reg, "BCHG D0, (A7)", 2},
	{cpu_bchg_reg, "BCHG D0, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D0, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D0, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D0, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D0, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D0, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D0, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D0, D0", 2},
	{cpu_bclr_reg, "BCLR D0, D1", 2},
	{cpu_bclr_reg, "BCLR D0, D2", 2},
	{cpu_bclr_reg, "BCLR D0, D3", 2},
	{cpu_bclr_reg, "BCLR D0, D4", 2},
	{cpu_bclr_reg, "BCLR D0, D5", 2},
	{cpu_bclr_reg, "BCLR D0, D6", 2},
	{cpu_bclr_reg, "BCLR D0, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D0", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D0", 1},
	{cpu_bclr_reg, "BCLR D0, (A0)", 2},
	{cpu_bclr_reg, "BCLR D0, (A1)", 2},
	{cpu_bclr_reg, "BCLR D0, (A2)", 2},
	{cpu_bclr_reg, "BCLR D0, (A3)", 2},
	{cpu_bclr_reg, "BCLR D0, (A4)", 2},
	{cpu_bclr_reg, "BCLR D0, (A5)", 2},
	{cpu_bclr_reg, "BCLR D0, (A6)", 2},
	{cpu_bclr_reg, "BCLR D0, (A7)", 2},
	{cpu_bclr_reg, "BCLR D0, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D0, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D0, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D0, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D0, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D0, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D0, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D0, D0", 2},
	{cpu_bset_reg, "BSET D0, D1", 2},
	{cpu_bset_reg, "BSET D0, D2", 2},
	{cpu_bset_reg, "BSET D0, D3", 2},
	{cpu_bset_reg, "BSET D0, D4", 2},
	{cpu_bset_reg, "BSET D0, D5", 2},
	{cpu_bset_reg, "BSET D0, D6", 2},
	{cpu_bset_reg, "BSET D0, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D0", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D0", 1},
	{cpu_bset_reg, "BSET D0, (A0)", 2},
	{cpu_bset_reg, "BSET D0, (A1)", 2},
	{cpu_bset_reg, "BSET D0, (A2)", 2},
	{cpu_bset_reg, "BSET D0, (A3)", 2},
	{cpu_bset_reg, "BSET D0, (A4)", 2},
	{cpu_bset_reg, "BSET D0, (A5)", 2},
	{cpu_bset_reg, "BSET D0, (A6)", 2},
	{cpu_bset_reg, "BSET D0, (A7)", 2},
	{cpu_bset_reg, "BSET D0, (A0)+", 2},
	{cpu_bset_reg, "BSET D0, (A1)+", 2},
	{cpu_bset_reg, "BSET D0, (A2)+", 2},
	{cpu_bset_reg, "BSET D0, (A3)+", 2},
	{cpu_bset_reg, "BSET D0, (A4)+", 2},
	{cpu_bset_reg, "BSET D0, (A5)+", 2},
	{cpu_bset_reg, "BSET D0, (A6)+", 2},
	{cpu_bset_reg, "BSET D0, (A7)+", 2},
	{cpu_bset_reg, "BSET D0, -(A0)", 2},
	{cpu_bset_reg, "BSET D0, -(A1)", 2},
	{cpu_bset_reg, "BSET D0, -(A2)", 2},
	{cpu_bset_reg, "BSET D0, -(A3)", 2},
	{cpu_bset_reg, "BSET D0, -(A4)", 2},
	{cpu_bset_reg, "BSET D0, -(A5)", 2},
	{cpu_bset_reg, "BSET D0, -(A6)", 2},
	{cpu_bset_reg, "BSET D0, -(A7)", 2},
	{cpu_bset_reg, "BSET D0, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D0, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D0, (xxx).W", 4},
	{cpu_bset_reg, "BSET D0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.b D0", 2},
	{cpu_andi, "ANDI.b D1", 2},
	{cpu_andi, "ANDI.b D2", 2},
	{cpu_andi, "ANDI.b D3", 2},
	{cpu_andi, "ANDI.b D4", 2},
	{cpu_andi, "ANDI.b D5", 2},
	{cpu_andi, "ANDI.b D6", 2},
	{cpu_andi, "ANDI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.b (A0)", 2},
	{cpu_andi, "ANDI.b (A1)", 2},
	{cpu_andi, "ANDI.b (A2)", 2},
	{cpu_andi, "ANDI.b (A3)", 2},
	{cpu_andi, "ANDI.b (A4)", 2},
	{cpu_andi, "ANDI.b (A5)", 2},
	{cpu_andi, "ANDI.b (A6)", 2},
	{cpu_andi, "ANDI.b (A7)", 2},
	{cpu_andi, "ANDI.b (A0)+", 2},
	{cpu_andi, "ANDI.b (A1)+", 2},
	{cpu_andi, "ANDI.b (A2)+", 2},
	{cpu_andi, "ANDI.b (A3)+", 2},
	{cpu_andi, "ANDI.b (A4)+", 2},
	{cpu_andi, "ANDI.b (A5)+", 2},
	{cpu_andi, "ANDI.b (A6)+", 2},
	{cpu_andi, "ANDI.b (A7)+", 2},
	{cpu_andi, "ANDI.b -(A0)", 2},
	{cpu_andi, "ANDI.b -(A1)", 2},
	{cpu_andi, "ANDI.b -(A2)", 2},
	{cpu_andi, "ANDI.b -(A3)", 2},
	{cpu_andi, "ANDI.b -(A4)", 2},
	{cpu_andi, "ANDI.b -(A5)", 2},
	{cpu_andi, "ANDI.b -(A6)", 2},
	{cpu_andi, "ANDI.b -(A7)", 2},
	{cpu_andi, "ANDI.b (d16, A0)", 4},
	{cpu_andi, "ANDI.b (d16, A1)", 4},
	{cpu_andi, "ANDI.b (d16, A2)", 4},
	{cpu_andi, "ANDI.b (d16, A3)", 4},
	{cpu_andi, "ANDI.b (d16, A4)", 4},
	{cpu_andi, "ANDI.b (d16, A5)", 4},
	{cpu_andi, "ANDI.b (d16, A6)", 4},
	{cpu_andi, "ANDI.b (d16, A7)", 4},
	{cpu_andi, "ANDI.b (d8, A0, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A1, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A2, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A3, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A4, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A5, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A6, Xn)", 4},
	{cpu_andi, "ANDI.b (d8, A7, Xn)", 4},
	{cpu_andi, "ANDI.b (xxx).W", 4},
	{cpu_andi, "ANDI.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi_ccr, "ANDI to CCR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.w D0", 2},
	{cpu_andi, "ANDI.w D1", 2},
	{cpu_andi, "ANDI.w D2", 2},
	{cpu_andi, "ANDI.w D3", 2},
	{cpu_andi, "ANDI.w D4", 2},
	{cpu_andi, "ANDI.w D5", 2},
	{cpu_andi, "ANDI.w D6", 2},
	{cpu_andi, "ANDI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.w (A0)", 2},
	{cpu_andi, "ANDI.w (A1)", 2},
	{cpu_andi, "ANDI.w (A2)", 2},
	{cpu_andi, "ANDI.w (A3)", 2},
	{cpu_andi, "ANDI.w (A4)", 2},
	{cpu_andi, "ANDI.w (A5)", 2},
	{cpu_andi, "ANDI.w (A6)", 2},
	{cpu_andi, "ANDI.w (A7)", 2},
	{cpu_andi, "ANDI.w (A0)+", 2},
	{cpu_andi, "ANDI.w (A1)+", 2},
	{cpu_andi, "ANDI.w (A2)+", 2},
	{cpu_andi, "ANDI.w (A3)+", 2},
	{cpu_andi, "ANDI.w (A4)+", 2},
	{cpu_andi, "ANDI.w (A5)+", 2},
	{cpu_andi, "ANDI.w (A6)+", 2},
	{cpu_andi, "ANDI.w (A7)+", 2},
	{cpu_andi, "ANDI.w -(A0)", 2},
	{cpu_andi, "ANDI.w -(A1)", 2},
	{cpu_andi, "ANDI.w -(A2)", 2},
	{cpu_andi, "ANDI.w -(A3)", 2},
	{cpu_andi, "ANDI.w -(A4)", 2},
	{cpu_andi, "ANDI.w -(A5)", 2},
	{cpu_andi, "ANDI.w -(A6)", 2},
	{cpu_andi, "ANDI.w -(A7)", 2},
	{cpu_andi, "ANDI.w (d16, A0)", 4},
	{cpu_andi, "ANDI.w (d16, A1)", 4},
	{cpu_andi, "ANDI.w (d16, A2)", 4},
	{cpu_andi, "ANDI.w (d16, A3)", 4},
	{cpu_andi, "ANDI.w (d16, A4)", 4},
	{cpu_andi, "ANDI.w (d16, A5)", 4},
	{cpu_andi, "ANDI.w (d16, A6)", 4},
	{cpu_andi, "ANDI.w (d16, A7)", 4},
	{cpu_andi, "ANDI.w (d8, A0, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A1, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A2, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A3, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A4, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A5, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A6, Xn)", 4},
	{cpu_andi, "ANDI.w (d8, A7, Xn)", 4},
	{cpu_andi, "ANDI.w (xxx).W", 4},
	{cpu_andi, "ANDI.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi_sr, "ANDI to SR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.l D0", 2},
	{cpu_andi, "ANDI.l D1", 2},
	{cpu_andi, "ANDI.l D2", 2},
	{cpu_andi, "ANDI.l D3", 2},
	{cpu_andi, "ANDI.l D4", 2},
	{cpu_andi, "ANDI.l D5", 2},
	{cpu_andi, "ANDI.l D6", 2},
	{cpu_andi, "ANDI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_andi, "ANDI.l (A0)", 2},
	{cpu_andi, "ANDI.l (A1)", 2},
	{cpu_andi, "ANDI.l (A2)", 2},
	{cpu_andi, "ANDI.l (A3)", 2},
	{cpu_andi, "ANDI.l (A4)", 2},
	{cpu_andi, "ANDI.l (A5)", 2},
	{cpu_andi, "ANDI.l (A6)", 2},
	{cpu_andi, "ANDI.l (A7)", 2},
	{cpu_andi, "ANDI.l (A0)+", 2},
	{cpu_andi, "ANDI.l (A1)+", 2},
	{cpu_andi, "ANDI.l (A2)+", 2},
	{cpu_andi, "ANDI.l (A3)+", 2},
	{cpu_andi, "ANDI.l (A4)+", 2},
	{cpu_andi, "ANDI.l (A5)+", 2},
	{cpu_andi, "ANDI.l (A6)+", 2},
	{cpu_andi, "ANDI.l (A7)+", 2},
	{cpu_andi, "ANDI.l -(A0)", 2},
	{cpu_andi, "ANDI.l -(A1)", 2},
	{cpu_andi, "ANDI.l -(A2)", 2},
	{cpu_andi, "ANDI.l -(A3)", 2},
	{cpu_andi, "ANDI.l -(A4)", 2},
	{cpu_andi, "ANDI.l -(A5)", 2},
	{cpu_andi, "ANDI.l -(A6)", 2},
	{cpu_andi, "ANDI.l -(A7)", 2},
	{cpu_andi, "ANDI.l (d16, A0)", 4},
	{cpu_andi, "ANDI.l (d16, A1)", 4},
	{cpu_andi, "ANDI.l (d16, A2)", 4},
	{cpu_andi, "ANDI.l (d16, A3)", 4},
	{cpu_andi, "ANDI.l (d16, A4)", 4},
	{cpu_andi, "ANDI.l (d16, A5)", 4},
	{cpu_andi, "ANDI.l (d16, A6)", 4},
	{cpu_andi, "ANDI.l (d16, A7)", 4},
	{cpu_andi, "ANDI.l (d8, A0, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A1, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A2, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A3, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A4, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A5, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A6, Xn)", 4},
	{cpu_andi, "ANDI.l (d8, A7, Xn)", 4},
	{cpu_andi, "ANDI.l (xxx).W", 4},
	{cpu_andi, "ANDI.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D1, D0", 2},
	{cpu_btst_reg, "BTST D1, D1", 2},
	{cpu_btst_reg, "BTST D1, D2", 2},
	{cpu_btst_reg, "BTST D1, D3", 2},
	{cpu_btst_reg, "BTST D1, D4", 2},
	{cpu_btst_reg, "BTST D1, D5", 2},
	{cpu_btst_reg, "BTST D1, D6", 2},
	{cpu_btst_reg, "BTST D1, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D1", 1},
	{cpu_btst_reg, "BTST D1, (A0)", 2},
	{cpu_btst_reg, "BTST D1, (A1)", 2},
	{cpu_btst_reg, "BTST D1, (A2)", 2},
	{cpu_btst_reg, "BTST D1, (A3)", 2},
	{cpu_btst_reg, "BTST D1, (A4)", 2},
	{cpu_btst_reg, "BTST D1, (A5)", 2},
	{cpu_btst_reg, "BTST D1, (A6)", 2},
	{cpu_btst_reg, "BTST D1, (A7)", 2},
	{cpu_btst_reg, "BTST D1, (A0)+", 2},
	{cpu_btst_reg, "BTST D1, (A1)+", 2},
	{cpu_btst_reg, "BTST D1, (A2)+", 2},
	{cpu_btst_reg, "BTST D1, (A3)+", 2},
	{cpu_btst_reg, "BTST D1, (A4)+", 2},
	{cpu_btst_reg, "BTST D1, (A5)+", 2},
	{cpu_btst_reg, "BTST D1, (A6)+", 2},
	{cpu_btst_reg, "BTST D1, (A7)+", 2},
	{cpu_btst_reg, "BTST D1, -(A0)", 2},
	{cpu_btst_reg, "BTST D1, -(A1)", 2},
	{cpu_btst_reg, "BTST D1, -(A2)", 2},
	{cpu_btst_reg, "BTST D1, -(A3)", 2},
	{cpu_btst_reg, "BTST D1, -(A4)", 2},
	{cpu_btst_reg, "BTST D1, -(A5)", 2},
	{cpu_btst_reg, "BTST D1, -(A6)", 2},
	{cpu_btst_reg, "BTST D1, -(A7)", 2},
	{cpu_btst_reg, "BTST D1, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D1, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D1, (xxx).W", 4},
	{cpu_btst_reg, "BTST D1, (xxx).L", 6},
	{cpu_btst_reg, "BTST D1, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D1, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D1, D0", 2},
	{cpu_bchg_reg, "BCHG D1, D1", 2},
	{cpu_bchg_reg, "BCHG D1, D2", 2},
	{cpu_bchg_reg, "BCHG D1, D3", 2},
	{cpu_bchg_reg, "BCHG D1, D4", 2},
	{cpu_bchg_reg, "BCHG D1, D5", 2},
	{cpu_bchg_reg, "BCHG D1, D6", 2},
	{cpu_bchg_reg, "BCHG D1, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D1", 1},
	{cpu_bchg_reg, "BCHG D1, (A0)", 2},
	{cpu_bchg_reg, "BCHG D1, (A1)", 2},
	{cpu_bchg_reg, "BCHG D1, (A2)", 2},
	{cpu_bchg_reg, "BCHG D1, (A3)", 2},
	{cpu_bchg_reg, "BCHG D1, (A4)", 2},
	{cpu_bchg_reg, "BCHG D1, (A5)", 2},
	{cpu_bchg_reg, "BCHG D1, (A6)", 2},
	{cpu_bchg_reg, "BCHG D1, (A7)", 2},
	{cpu_bchg_reg, "BCHG D1, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D1, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D1, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D1, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D1, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D1, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D1, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D1, D0", 2},
	{cpu_bclr_reg, "BCLR D1, D1", 2},
	{cpu_bclr_reg, "BCLR D1, D2", 2},
	{cpu_bclr_reg, "BCLR D1, D3", 2},
	{cpu_bclr_reg, "BCLR D1, D4", 2},
	{cpu_bclr_reg, "BCLR D1, D5", 2},
	{cpu_bclr_reg, "BCLR D1, D6", 2},
	{cpu_bclr_reg, "BCLR D1, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D1", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D1", 1},
	{cpu_bclr_reg, "BCLR D1, (A0)", 2},
	{cpu_bclr_reg, "BCLR D1, (A1)", 2},
	{cpu_bclr_reg, "BCLR D1, (A2)", 2},
	{cpu_bclr_reg, "BCLR D1, (A3)", 2},
	{cpu_bclr_reg, "BCLR D1, (A4)", 2},
	{cpu_bclr_reg, "BCLR D1, (A5)", 2},
	{cpu_bclr_reg, "BCLR D1, (A6)", 2},
	{cpu_bclr_reg, "BCLR D1, (A7)", 2},
	{cpu_bclr_reg, "BCLR D1, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D1, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D1, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D1, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D1, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D1, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D1, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D1, D0", 2},
	{cpu_bset_reg, "BSET D1, D1", 2},
	{cpu_bset_reg, "BSET D1, D2", 2},
	{cpu_bset_reg, "BSET D1, D3", 2},
	{cpu_bset_reg, "BSET D1, D4", 2},
	{cpu_bset_reg, "BSET D1, D5", 2},
	{cpu_bset_reg, "BSET D1, D6", 2},
	{cpu_bset_reg, "BSET D1, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D1", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D1", 1},
	{cpu_bset_reg, "BSET D1, (A0)", 2},
	{cpu_bset_reg, "BSET D1, (A1)", 2},
	{cpu_bset_reg, "BSET D1, (A2)", 2},
	{cpu_bset_reg, "BSET D1, (A3)", 2},
	{cpu_bset_reg, "BSET D1, (A4)", 2},
	{cpu_bset_reg, "BSET D1, (A5)", 2},
	{cpu_bset_reg, "BSET D1, (A6)", 2},
	{cpu_bset_reg, "BSET D1, (A7)", 2},
	{cpu_bset_reg, "BSET D1, (A0)+", 2},
	{cpu_bset_reg, "BSET D1, (A1)+", 2},
	{cpu_bset_reg, "BSET D1, (A2)+", 2},
	{cpu_bset_reg, "BSET D1, (A3)+", 2},
	{cpu_bset_reg, "BSET D1, (A4)+", 2},
	{cpu_bset_reg, "BSET D1, (A5)+", 2},
	{cpu_bset_reg, "BSET D1, (A6)+", 2},
	{cpu_bset_reg, "BSET D1, (A7)+", 2},
	{cpu_bset_reg, "BSET D1, -(A0)", 2},
	{cpu_bset_reg, "BSET D1, -(A1)", 2},
	{cpu_bset_reg, "BSET D1, -(A2)", 2},
	{cpu_bset_reg, "BSET D1, -(A3)", 2},
	{cpu_bset_reg, "BSET D1, -(A4)", 2},
	{cpu_bset_reg, "BSET D1, -(A5)", 2},
	{cpu_bset_reg, "BSET D1, -(A6)", 2},
	{cpu_bset_reg, "BSET D1, -(A7)", 2},
	{cpu_bset_reg, "BSET D1, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D1, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D1, (xxx).W", 4},
	{cpu_bset_reg, "BSET D1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.b D0", 2},
	{cpu_subi, "SUBI.b D1", 2},
	{cpu_subi, "SUBI.b D2", 2},
	{cpu_subi, "SUBI.b D3", 2},
	{cpu_subi, "SUBI.b D4", 2},
	{cpu_subi, "SUBI.b D5", 2},
	{cpu_subi, "SUBI.b D6", 2},
	{cpu_subi, "SUBI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.b (A0)", 2},
	{cpu_subi, "SUBI.b (A1)", 2},
	{cpu_subi, "SUBI.b (A2)", 2},
	{cpu_subi, "SUBI.b (A3)", 2},
	{cpu_subi, "SUBI.b (A4)", 2},
	{cpu_subi, "SUBI.b (A5)", 2},
	{cpu_subi, "SUBI.b (A6)", 2},
	{cpu_subi, "SUBI.b (A7)", 2},
	{cpu_subi, "SUBI.b (A0)+", 2},
	{cpu_subi, "SUBI.b (A1)+", 2},
	{cpu_subi, "SUBI.b (A2)+", 2},
	{cpu_subi, "SUBI.b (A3)+", 2},
	{cpu_subi, "SUBI.b (A4)+", 2},
	{cpu_subi, "SUBI.b (A5)+", 2},
	{cpu_subi, "SUBI.b (A6)+", 2},
	{cpu_subi, "SUBI.b (A7)+", 2},
	{cpu_subi, "SUBI.b -(A0)", 2},
	{cpu_subi, "SUBI.b -(A1)", 2},
	{cpu_subi, "SUBI.b -(A2)", 2},
	{cpu_subi, "SUBI.b -(A3)", 2},
	{cpu_subi, "SUBI.b -(A4)", 2},
	{cpu_subi, "SUBI.b -(A5)", 2},
	{cpu_subi, "SUBI.b -(A6)", 2},
	{cpu_subi, "SUBI.b -(A7)", 2},
	{cpu_subi, "SUBI.b (d16, A0)", 4},
	{cpu_subi, "SUBI.b (d16, A1)", 4},
	{cpu_subi, "SUBI.b (d16, A2)", 4},
	{cpu_subi, "SUBI.b (d16, A3)", 4},
	{cpu_subi, "SUBI.b (d16, A4)", 4},
	{cpu_subi, "SUBI.b (d16, A5)", 4},
	{cpu_subi, "SUBI.b (d16, A6)", 4},
	{cpu_subi, "SUBI.b (d16, A7)", 4},
	{cpu_subi, "SUBI.b (d8, A0, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A1, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A2, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A3, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A4, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A5, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A6, Xn)", 4},
	{cpu_subi, "SUBI.b (d8, A7, Xn)", 4},
	{cpu_subi, "SUBI.b (xxx).W", 4},
	{cpu_subi, "SUBI.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.w D0", 2},
	{cpu_subi, "SUBI.w D1", 2},
	{cpu_subi, "SUBI.w D2", 2},
	{cpu_subi, "SUBI.w D3", 2},
	{cpu_subi, "SUBI.w D4", 2},
	{cpu_subi, "SUBI.w D5", 2},
	{cpu_subi, "SUBI.w D6", 2},
	{cpu_subi, "SUBI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.w (A0)", 2},
	{cpu_subi, "SUBI.w (A1)", 2},
	{cpu_subi, "SUBI.w (A2)", 2},
	{cpu_subi, "SUBI.w (A3)", 2},
	{cpu_subi, "SUBI.w (A4)", 2},
	{cpu_subi, "SUBI.w (A5)", 2},
	{cpu_subi, "SUBI.w (A6)", 2},
	{cpu_subi, "SUBI.w (A7)", 2},
	{cpu_subi, "SUBI.w (A0)+", 2},
	{cpu_subi, "SUBI.w (A1)+", 2},
	{cpu_subi, "SUBI.w (A2)+", 2},
	{cpu_subi, "SUBI.w (A3)+", 2},
	{cpu_subi, "SUBI.w (A4)+", 2},
	{cpu_subi, "SUBI.w (A5)+", 2},
	{cpu_subi, "SUBI.w (A6)+", 2},
	{cpu_subi, "SUBI.w (A7)+", 2},
	{cpu_subi, "SUBI.w -(A0)", 2},
	{cpu_subi, "SUBI.w -(A1)", 2},
	{cpu_subi, "SUBI.w -(A2)", 2},
	{cpu_subi, "SUBI.w -(A3)", 2},
	{cpu_subi, "SUBI.w -(A4)", 2},
	{cpu_subi, "SUBI.w -(A5)", 2},
	{cpu_subi, "SUBI.w -(A6)", 2},
	{cpu_subi, "SUBI.w -(A7)", 2},
	{cpu_subi, "SUBI.w (d16, A0)", 4},
	{cpu_subi, "SUBI.w (d16, A1)", 4},
	{cpu_subi, "SUBI.w (d16, A2)", 4},
	{cpu_subi, "SUBI.w (d16, A3)", 4},
	{cpu_subi, "SUBI.w (d16, A4)", 4},
	{cpu_subi, "SUBI.w (d16, A5)", 4},
	{cpu_subi, "SUBI.w (d16, A6)", 4},
	{cpu_subi, "SUBI.w (d16, A7)", 4},
	{cpu_subi, "SUBI.w (d8, A0, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A1, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A2, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A3, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A4, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A5, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A6, Xn)", 4},
	{cpu_subi, "SUBI.w (d8, A7, Xn)", 4},
	{cpu_subi, "SUBI.w (xxx).W", 4},
	{cpu_subi, "SUBI.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.l D0", 2},
	{cpu_subi, "SUBI.l D1", 2},
	{cpu_subi, "SUBI.l D2", 2},
	{cpu_subi, "SUBI.l D3", 2},
	{cpu_subi, "SUBI.l D4", 2},
	{cpu_subi, "SUBI.l D5", 2},
	{cpu_subi, "SUBI.l D6", 2},
	{cpu_subi, "SUBI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subi, "SUBI.l (A0)", 2},
	{cpu_subi, "SUBI.l (A1)", 2},
	{cpu_subi, "SUBI.l (A2)", 2},
	{cpu_subi, "SUBI.l (A3)", 2},
	{cpu_subi, "SUBI.l (A4)", 2},
	{cpu_subi, "SUBI.l (A5)", 2},
	{cpu_subi, "SUBI.l (A6)", 2},
	{cpu_subi, "SUBI.l (A7)", 2},
	{cpu_subi, "SUBI.l (A0)+", 2},
	{cpu_subi, "SUBI.l (A1)+", 2},
	{cpu_subi, "SUBI.l (A2)+", 2},
	{cpu_subi, "SUBI.l (A3)+", 2},
	{cpu_subi, "SUBI.l (A4)+", 2},
	{cpu_subi, "SUBI.l (A5)+", 2},
	{cpu_subi, "SUBI.l (A6)+", 2},
	{cpu_subi, "SUBI.l (A7)+", 2},
	{cpu_subi, "SUBI.l -(A0)", 2},
	{cpu_subi, "SUBI.l -(A1)", 2},
	{cpu_subi, "SUBI.l -(A2)", 2},
	{cpu_subi, "SUBI.l -(A3)", 2},
	{cpu_subi, "SUBI.l -(A4)", 2},
	{cpu_subi, "SUBI.l -(A5)", 2},
	{cpu_subi, "SUBI.l -(A6)", 2},
	{cpu_subi, "SUBI.l -(A7)", 2},
	{cpu_subi, "SUBI.l (d16, A0)", 4},
	{cpu_subi, "SUBI.l (d16, A1)", 4},
	{cpu_subi, "SUBI.l (d16, A2)", 4},
	{cpu_subi, "SUBI.l (d16, A3)", 4},
	{cpu_subi, "SUBI.l (d16, A4)", 4},
	{cpu_subi, "SUBI.l (d16, A5)", 4},
	{cpu_subi, "SUBI.l (d16, A6)", 4},
	{cpu_subi, "SUBI.l (d16, A7)", 4},
	{cpu_subi, "SUBI.l (d8, A0, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A1, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A2, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A3, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A4, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A5, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A6, Xn)", 4},
	{cpu_subi, "SUBI.l (d8, A7, Xn)", 4},
	{cpu_subi, "SUBI.l (xxx).W", 4},
	{cpu_subi, "SUBI.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D2, D0", 2},
	{cpu_btst_reg, "BTST D2, D1", 2},
	{cpu_btst_reg, "BTST D2, D2", 2},
	{cpu_btst_reg, "BTST D2, D3", 2},
	{cpu_btst_reg, "BTST D2, D4", 2},
	{cpu_btst_reg, "BTST D2, D5", 2},
	{cpu_btst_reg, "BTST D2, D6", 2},
	{cpu_btst_reg, "BTST D2, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D2", 1},
	{cpu_btst_reg, "BTST D2, (A0)", 2},
	{cpu_btst_reg, "BTST D2, (A1)", 2},
	{cpu_btst_reg, "BTST D2, (A2)", 2},
	{cpu_btst_reg, "BTST D2, (A3)", 2},
	{cpu_btst_reg, "BTST D2, (A4)", 2},
	{cpu_btst_reg, "BTST D2, (A5)", 2},
	{cpu_btst_reg, "BTST D2, (A6)", 2},
	{cpu_btst_reg, "BTST D2, (A7)", 2},
	{cpu_btst_reg, "BTST D2, (A0)+", 2},
	{cpu_btst_reg, "BTST D2, (A1)+", 2},
	{cpu_btst_reg, "BTST D2, (A2)+", 2},
	{cpu_btst_reg, "BTST D2, (A3)+", 2},
	{cpu_btst_reg, "BTST D2, (A4)+", 2},
	{cpu_btst_reg, "BTST D2, (A5)+", 2},
	{cpu_btst_reg, "BTST D2, (A6)+", 2},
	{cpu_btst_reg, "BTST D2, (A7)+", 2},
	{cpu_btst_reg, "BTST D2, -(A0)", 2},
	{cpu_btst_reg, "BTST D2, -(A1)", 2},
	{cpu_btst_reg, "BTST D2, -(A2)", 2},
	{cpu_btst_reg, "BTST D2, -(A3)", 2},
	{cpu_btst_reg, "BTST D2, -(A4)", 2},
	{cpu_btst_reg, "BTST D2, -(A5)", 2},
	{cpu_btst_reg, "BTST D2, -(A6)", 2},
	{cpu_btst_reg, "BTST D2, -(A7)", 2},
	{cpu_btst_reg, "BTST D2, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D2, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D2, (xxx).W", 4},
	{cpu_btst_reg, "BTST D2, (xxx).L", 6},
	{cpu_btst_reg, "BTST D2, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D2, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D2, D0", 2},
	{cpu_bchg_reg, "BCHG D2, D1", 2},
	{cpu_bchg_reg, "BCHG D2, D2", 2},
	{cpu_bchg_reg, "BCHG D2, D3", 2},
	{cpu_bchg_reg, "BCHG D2, D4", 2},
	{cpu_bchg_reg, "BCHG D2, D5", 2},
	{cpu_bchg_reg, "BCHG D2, D6", 2},
	{cpu_bchg_reg, "BCHG D2, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D2", 1},
	{cpu_bchg_reg, "BCHG D2, (A0)", 2},
	{cpu_bchg_reg, "BCHG D2, (A1)", 2},
	{cpu_bchg_reg, "BCHG D2, (A2)", 2},
	{cpu_bchg_reg, "BCHG D2, (A3)", 2},
	{cpu_bchg_reg, "BCHG D2, (A4)", 2},
	{cpu_bchg_reg, "BCHG D2, (A5)", 2},
	{cpu_bchg_reg, "BCHG D2, (A6)", 2},
	{cpu_bchg_reg, "BCHG D2, (A7)", 2},
	{cpu_bchg_reg, "BCHG D2, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D2, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D2, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D2, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D2, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D2, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D2, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D2, D0", 2},
	{cpu_bclr_reg, "BCLR D2, D1", 2},
	{cpu_bclr_reg, "BCLR D2, D2", 2},
	{cpu_bclr_reg, "BCLR D2, D3", 2},
	{cpu_bclr_reg, "BCLR D2, D4", 2},
	{cpu_bclr_reg, "BCLR D2, D5", 2},
	{cpu_bclr_reg, "BCLR D2, D6", 2},
	{cpu_bclr_reg, "BCLR D2, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D2", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D2", 1},
	{cpu_bclr_reg, "BCLR D2, (A0)", 2},
	{cpu_bclr_reg, "BCLR D2, (A1)", 2},
	{cpu_bclr_reg, "BCLR D2, (A2)", 2},
	{cpu_bclr_reg, "BCLR D2, (A3)", 2},
	{cpu_bclr_reg, "BCLR D2, (A4)", 2},
	{cpu_bclr_reg, "BCLR D2, (A5)", 2},
	{cpu_bclr_reg, "BCLR D2, (A6)", 2},
	{cpu_bclr_reg, "BCLR D2, (A7)", 2},
	{cpu_bclr_reg, "BCLR D2, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D2, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D2, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D2, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D2, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D2, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D2, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D2, D0", 2},
	{cpu_bset_reg, "BSET D2, D1", 2},
	{cpu_bset_reg, "BSET D2, D2", 2},
	{cpu_bset_reg, "BSET D2, D3", 2},
	{cpu_bset_reg, "BSET D2, D4", 2},
	{cpu_bset_reg, "BSET D2, D5", 2},
	{cpu_bset_reg, "BSET D2, D6", 2},
	{cpu_bset_reg, "BSET D2, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D2", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D2", 1},
	{cpu_bset_reg, "BSET D2, (A0)", 2},
	{cpu_bset_reg, "BSET D2, (A1)", 2},
	{cpu_bset_reg, "BSET D2, (A2)", 2},
	{cpu_bset_reg, "BSET D2, (A3)", 2},
	{cpu_bset_reg, "BSET D2, (A4)", 2},
	{cpu_bset_reg, "BSET D2, (A5)", 2},
	{cpu_bset_reg, "BSET D2, (A6)", 2},
	{cpu_bset_reg, "BSET D2, (A7)", 2},
	{cpu_bset_reg, "BSET D2, (A0)+", 2},
	{cpu_bset_reg, "BSET D2, (A1)+", 2},
	{cpu_bset_reg, "BSET D2, (A2)+", 2},
	{cpu_bset_reg, "BSET D2, (A3)+", 2},
	{cpu_bset_reg, "BSET D2, (A4)+", 2},
	{cpu_bset_reg, "BSET D2, (A5)+", 2},
	{cpu_bset_reg, "BSET D2, (A6)+", 2},
	{cpu_bset_reg, "BSET D2, (A7)+", 2},
	{cpu_bset_reg, "BSET D2, -(A0)", 2},
	{cpu_bset_reg, "BSET D2, -(A1)", 2},
	{cpu_bset_reg, "BSET D2, -(A2)", 2},
	{cpu_bset_reg, "BSET D2, -(A3)", 2},
	{cpu_bset_reg, "BSET D2, -(A4)", 2},
	{cpu_bset_reg, "BSET D2, -(A5)", 2},
	{cpu_bset_reg, "BSET D2, -(A6)", 2},
	{cpu_bset_reg, "BSET D2, -(A7)", 2},
	{cpu_bset_reg, "BSET D2, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D2, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D2, (xxx).W", 4},
	{cpu_bset_reg, "BSET D2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.b D0", 2},
	{cpu_addi, "ADDI.b D1", 2},
	{cpu_addi, "ADDI.b D2", 2},
	{cpu_addi, "ADDI.b D3", 2},
	{cpu_addi, "ADDI.b D4", 2},
	{cpu_addi, "ADDI.b D5", 2},
	{cpu_addi, "ADDI.b D6", 2},
	{cpu_addi, "ADDI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.b (A0)", 2},
	{cpu_addi, "ADDI.b (A1)", 2},
	{cpu_addi, "ADDI.b (A2)", 2},
	{cpu_addi, "ADDI.b (A3)", 2},
	{cpu_addi, "ADDI.b (A4)", 2},
	{cpu_addi, "ADDI.b (A5)", 2},
	{cpu_addi, "ADDI.b (A6)", 2},
	{cpu_addi, "ADDI.b (A7)", 2},
	{cpu_addi, "ADDI.b (A0)+", 2},
	{cpu_addi, "ADDI.b (A1)+", 2},
	{cpu_addi, "ADDI.b (A2)+", 2},
	{cpu_addi, "ADDI.b (A3)+", 2},
	{cpu_addi, "ADDI.b (A4)+", 2},
	{cpu_addi, "ADDI.b (A5)+", 2},
	{cpu_addi, "ADDI.b (A6)+", 2},
	{cpu_addi, "ADDI.b (A7)+", 2},
	{cpu_addi, "ADDI.b -(A0)", 2},
	{cpu_addi, "ADDI.b -(A1)", 2},
	{cpu_addi, "ADDI.b -(A2)", 2},
	{cpu_addi, "ADDI.b -(A3)", 2},
	{cpu_addi, "ADDI.b -(A4)", 2},
	{cpu_addi, "ADDI.b -(A5)", 2},
	{cpu_addi, "ADDI.b -(A6)", 2},
	{cpu_addi, "ADDI.b -(A7)", 2},
	{cpu_addi, "ADDI.b (d16, A0)", 4},
	{cpu_addi, "ADDI.b (d16, A1)", 4},
	{cpu_addi, "ADDI.b (d16, A2)", 4},
	{cpu_addi, "ADDI.b (d16, A3)", 4},
	{cpu_addi, "ADDI.b (d16, A4)", 4},
	{cpu_addi, "ADDI.b (d16, A5)", 4},
	{cpu_addi, "ADDI.b (d16, A6)", 4},
	{cpu_addi, "ADDI.b (d16, A7)", 4},
	{cpu_addi, "ADDI.b (d8, A0, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A1, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A2, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A3, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A4, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A5, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A6, Xn)", 4},
	{cpu_addi, "ADDI.b (d8, A7, Xn)", 4},
	{cpu_addi, "ADDI.b (xxx).W", 4},
	{cpu_addi, "ADDI.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.w D0", 2},
	{cpu_addi, "ADDI.w D1", 2},
	{cpu_addi, "ADDI.w D2", 2},
	{cpu_addi, "ADDI.w D3", 2},
	{cpu_addi, "ADDI.w D4", 2},
	{cpu_addi, "ADDI.w D5", 2},
	{cpu_addi, "ADDI.w D6", 2},
	{cpu_addi, "ADDI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.w (A0)", 2},
	{cpu_addi, "ADDI.w (A1)", 2},
	{cpu_addi, "ADDI.w (A2)", 2},
	{cpu_addi, "ADDI.w (A3)", 2},
	{cpu_addi, "ADDI.w (A4)", 2},
	{cpu_addi, "ADDI.w (A5)", 2},
	{cpu_addi, "ADDI.w (A6)", 2},
	{cpu_addi, "ADDI.w (A7)", 2},
	{cpu_addi, "ADDI.w (A0)+", 2},
	{cpu_addi, "ADDI.w (A1)+", 2},
	{cpu_addi, "ADDI.w (A2)+", 2},
	{cpu_addi, "ADDI.w (A3)+", 2},
	{cpu_addi, "ADDI.w (A4)+", 2},
	{cpu_addi, "ADDI.w (A5)+", 2},
	{cpu_addi, "ADDI.w (A6)+", 2},
	{cpu_addi, "ADDI.w (A7)+", 2},
	{cpu_addi, "ADDI.w -(A0)", 2},
	{cpu_addi, "ADDI.w -(A1)", 2},
	{cpu_addi, "ADDI.w -(A2)", 2},
	{cpu_addi, "ADDI.w -(A3)", 2},
	{cpu_addi, "ADDI.w -(A4)", 2},
	{cpu_addi, "ADDI.w -(A5)", 2},
	{cpu_addi, "ADDI.w -(A6)", 2},
	{cpu_addi, "ADDI.w -(A7)", 2},
	{cpu_addi, "ADDI.w (d16, A0)", 4},
	{cpu_addi, "ADDI.w (d16, A1)", 4},
	{cpu_addi, "ADDI.w (d16, A2)", 4},
	{cpu_addi, "ADDI.w (d16, A3)", 4},
	{cpu_addi, "ADDI.w (d16, A4)", 4},
	{cpu_addi, "ADDI.w (d16, A5)", 4},
	{cpu_addi, "ADDI.w (d16, A6)", 4},
	{cpu_addi, "ADDI.w (d16, A7)", 4},
	{cpu_addi, "ADDI.w (d8, A0, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A1, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A2, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A3, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A4, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A5, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A6, Xn)", 4},
	{cpu_addi, "ADDI.w (d8, A7, Xn)", 4},
	{cpu_addi, "ADDI.w (xxx).W", 4},
	{cpu_addi, "ADDI.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.l D0", 2},
	{cpu_addi, "ADDI.l D1", 2},
	{cpu_addi, "ADDI.l D2", 2},
	{cpu_addi, "ADDI.l D3", 2},
	{cpu_addi, "ADDI.l D4", 2},
	{cpu_addi, "ADDI.l D5", 2},
	{cpu_addi, "ADDI.l D6", 2},
	{cpu_addi, "ADDI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addi, "ADDI.l (A0)", 2},
	{cpu_addi, "ADDI.l (A1)", 2},
	{cpu_addi, "ADDI.l (A2)", 2},
	{cpu_addi, "ADDI.l (A3)", 2},
	{cpu_addi, "ADDI.l (A4)", 2},
	{cpu_addi, "ADDI.l (A5)", 2},
	{cpu_addi, "ADDI.l (A6)", 2},
	{cpu_addi, "ADDI.l (A7)", 2},
	{cpu_addi, "ADDI.l (A0)+", 2},
	{cpu_addi, "ADDI.l (A1)+", 2},
	{cpu_addi, "ADDI.l (A2)+", 2},
	{cpu_addi, "ADDI.l (A3)+", 2},
	{cpu_addi, "ADDI.l (A4)+", 2},
	{cpu_addi, "ADDI.l (A5)+", 2},
	{cpu_addi, "ADDI.l (A6)+", 2},
	{cpu_addi, "ADDI.l (A7)+", 2},
	{cpu_addi, "ADDI.l -(A0)", 2},
	{cpu_addi, "ADDI.l -(A1)", 2},
	{cpu_addi, "ADDI.l -(A2)", 2},
	{cpu_addi, "ADDI.l -(A3)", 2},
	{cpu_addi, "ADDI.l -(A4)", 2},
	{cpu_addi, "ADDI.l -(A5)", 2},
	{cpu_addi, "ADDI.l -(A6)", 2},
	{cpu_addi, "ADDI.l -(A7)", 2},
	{cpu_addi, "ADDI.l (d16, A0)", 4},
	{cpu_addi, "ADDI.l (d16, A1)", 4},
	{cpu_addi, "ADDI.l (d16, A2)", 4},
	{cpu_addi, "ADDI.l (d16, A3)", 4},
	{cpu_addi, "ADDI.l (d16, A4)", 4},
	{cpu_addi, "ADDI.l (d16, A5)", 4},
	{cpu_addi, "ADDI.l (d16, A6)", 4},
	{cpu_addi, "ADDI.l (d16, A7)", 4},
	{cpu_addi, "ADDI.l (d8, A0, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A1, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A2, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A3, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A4, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A5, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A6, Xn)", 4},
	{cpu_addi, "ADDI.l (d8, A7, Xn)", 4},
	{cpu_addi, "ADDI.l (xxx).W", 4},
	{cpu_addi, "ADDI.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D3, D0", 2},
	{cpu_btst_reg, "BTST D3, D1", 2},
	{cpu_btst_reg, "BTST D3, D2", 2},
	{cpu_btst_reg, "BTST D3, D3", 2},
	{cpu_btst_reg, "BTST D3, D4", 2},
	{cpu_btst_reg, "BTST D3, D5", 2},
	{cpu_btst_reg, "BTST D3, D6", 2},
	{cpu_btst_reg, "BTST D3, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D3", 1},
	{cpu_btst_reg, "BTST D3, (A0)", 2},
	{cpu_btst_reg, "BTST D3, (A1)", 2},
	{cpu_btst_reg, "BTST D3, (A2)", 2},
	{cpu_btst_reg, "BTST D3, (A3)", 2},
	{cpu_btst_reg, "BTST D3, (A4)", 2},
	{cpu_btst_reg, "BTST D3, (A5)", 2},
	{cpu_btst_reg, "BTST D3, (A6)", 2},
	{cpu_btst_reg, "BTST D3, (A7)", 2},
	{cpu_btst_reg, "BTST D3, (A0)+", 2},
	{cpu_btst_reg, "BTST D3, (A1)+", 2},
	{cpu_btst_reg, "BTST D3, (A2)+", 2},
	{cpu_btst_reg, "BTST D3, (A3)+", 2},
	{cpu_btst_reg, "BTST D3, (A4)+", 2},
	{cpu_btst_reg, "BTST D3, (A5)+", 2},
	{cpu_btst_reg, "BTST D3, (A6)+", 2},
	{cpu_btst_reg, "BTST D3, (A7)+", 2},
	{cpu_btst_reg, "BTST D3, -(A0)", 2},
	{cpu_btst_reg, "BTST D3, -(A1)", 2},
	{cpu_btst_reg, "BTST D3, -(A2)", 2},
	{cpu_btst_reg, "BTST D3, -(A3)", 2},
	{cpu_btst_reg, "BTST D3, -(A4)", 2},
	{cpu_btst_reg, "BTST D3, -(A5)", 2},
	{cpu_btst_reg, "BTST D3, -(A6)", 2},
	{cpu_btst_reg, "BTST D3, -(A7)", 2},
	{cpu_btst_reg, "BTST D3, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D3, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D3, (xxx).W", 4},
	{cpu_btst_reg, "BTST D3, (xxx).L", 6},
	{cpu_btst_reg, "BTST D3, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D3, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D3, D0", 2},
	{cpu_bchg_reg, "BCHG D3, D1", 2},
	{cpu_bchg_reg, "BCHG D3, D2", 2},
	{cpu_bchg_reg, "BCHG D3, D3", 2},
	{cpu_bchg_reg, "BCHG D3, D4", 2},
	{cpu_bchg_reg, "BCHG D3, D5", 2},
	{cpu_bchg_reg, "BCHG D3, D6", 2},
	{cpu_bchg_reg, "BCHG D3, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D3", 1},
	{cpu_bchg_reg, "BCHG D3, (A0)", 2},
	{cpu_bchg_reg, "BCHG D3, (A1)", 2},
	{cpu_bchg_reg, "BCHG D3, (A2)", 2},
	{cpu_bchg_reg, "BCHG D3, (A3)", 2},
	{cpu_bchg_reg, "BCHG D3, (A4)", 2},
	{cpu_bchg_reg, "BCHG D3, (A5)", 2},
	{cpu_bchg_reg, "BCHG D3, (A6)", 2},
	{cpu_bchg_reg, "BCHG D3, (A7)", 2},
	{cpu_bchg_reg, "BCHG D3, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D3, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D3, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D3, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D3, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D3, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D3, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D3, D0", 2},
	{cpu_bclr_reg, "BCLR D3, D1", 2},
	{cpu_bclr_reg, "BCLR D3, D2", 2},
	{cpu_bclr_reg, "BCLR D3, D3", 2},
	{cpu_bclr_reg, "BCLR D3, D4", 2},
	{cpu_bclr_reg, "BCLR D3, D5", 2},
	{cpu_bclr_reg, "BCLR D3, D6", 2},
	{cpu_bclr_reg, "BCLR D3, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D3", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D3", 1},
	{cpu_bclr_reg, "BCLR D3, (A0)", 2},
	{cpu_bclr_reg, "BCLR D3, (A1)", 2},
	{cpu_bclr_reg, "BCLR D3, (A2)", 2},
	{cpu_bclr_reg, "BCLR D3, (A3)", 2},
	{cpu_bclr_reg, "BCLR D3, (A4)", 2},
	{cpu_bclr_reg, "BCLR D3, (A5)", 2},
	{cpu_bclr_reg, "BCLR D3, (A6)", 2},
	{cpu_bclr_reg, "BCLR D3, (A7)", 2},
	{cpu_bclr_reg, "BCLR D3, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D3, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D3, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D3, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D3, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D3, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D3, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D3, D0", 2},
	{cpu_bset_reg, "BSET D3, D1", 2},
	{cpu_bset_reg, "BSET D3, D2", 2},
	{cpu_bset_reg, "BSET D3, D3", 2},
	{cpu_bset_reg, "BSET D3, D4", 2},
	{cpu_bset_reg, "BSET D3, D5", 2},
	{cpu_bset_reg, "BSET D3, D6", 2},
	{cpu_bset_reg, "BSET D3, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D3", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D3", 1},
	{cpu_bset_reg, "BSET D3, (A0)", 2},
	{cpu_bset_reg, "BSET D3, (A1)", 2},
	{cpu_bset_reg, "BSET D3, (A2)", 2},
	{cpu_bset_reg, "BSET D3, (A3)", 2},
	{cpu_bset_reg, "BSET D3, (A4)", 2},
	{cpu_bset_reg, "BSET D3, (A5)", 2},
	{cpu_bset_reg, "BSET D3, (A6)", 2},
	{cpu_bset_reg, "BSET D3, (A7)", 2},
	{cpu_bset_reg, "BSET D3, (A0)+", 2},
	{cpu_bset_reg, "BSET D3, (A1)+", 2},
	{cpu_bset_reg, "BSET D3, (A2)+", 2},
	{cpu_bset_reg, "BSET D3, (A3)+", 2},
	{cpu_bset_reg, "BSET D3, (A4)+", 2},
	{cpu_bset_reg, "BSET D3, (A5)+", 2},
	{cpu_bset_reg, "BSET D3, (A6)+", 2},
	{cpu_bset_reg, "BSET D3, (A7)+", 2},
	{cpu_bset_reg, "BSET D3, -(A0)", 2},
	{cpu_bset_reg, "BSET D3, -(A1)", 2},
	{cpu_bset_reg, "BSET D3, -(A2)", 2},
	{cpu_bset_reg, "BSET D3, -(A3)", 2},
	{cpu_bset_reg, "BSET D3, -(A4)", 2},
	{cpu_bset_reg, "BSET D3, -(A5)", 2},
	{cpu_bset_reg, "BSET D3, -(A6)", 2},
	{cpu_bset_reg, "BSET D3, -(A7)", 2},
	{cpu_bset_reg, "BSET D3, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D3, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D3, (xxx).W", 4},
	{cpu_bset_reg, "BSET D3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_mem, "BTST #, D0", 2},
	{cpu_btst_mem, "BTST #, D1", 2},
	{cpu_btst_mem, "BTST #, D2", 2},
	{cpu_btst_mem, "BTST #, D3", 2},
	{cpu_btst_mem, "BTST #, D4", 2},
	{cpu_btst_mem, "BTST #, D5", 2},
	{cpu_btst_mem, "BTST #, D6", 2},
	{cpu_btst_mem, "BTST #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_mem, "BTST #, (A0)", 2},
	{cpu_btst_mem, "BTST #, (A1)", 2},
	{cpu_btst_mem, "BTST #, (A2)", 2},
	{cpu_btst_mem, "BTST #, (A3)", 2},
	{cpu_btst_mem, "BTST #, (A4)", 2},
	{cpu_btst_mem, "BTST #, (A5)", 2},
	{cpu_btst_mem, "BTST #, (A6)", 2},
	{cpu_btst_mem, "BTST #, (A7)", 2},
	{cpu_btst_mem, "BTST #, (A0)+", 2},
	{cpu_btst_mem, "BTST #, (A1)+", 2},
	{cpu_btst_mem, "BTST #, (A2)+", 2},
	{cpu_btst_mem, "BTST #, (A3)+", 2},
	{cpu_btst_mem, "BTST #, (A4)+", 2},
	{cpu_btst_mem, "BTST #, (A5)+", 2},
	{cpu_btst_mem, "BTST #, (A6)+", 2},
	{cpu_btst_mem, "BTST #, (A7)+", 2},
	{cpu_btst_mem, "BTST #, -(A0)", 2},
	{cpu_btst_mem, "BTST #, -(A1)", 2},
	{cpu_btst_mem, "BTST #, -(A2)", 2},
	{cpu_btst_mem, "BTST #, -(A3)", 2},
	{cpu_btst_mem, "BTST #, -(A4)", 2},
	{cpu_btst_mem, "BTST #, -(A5)", 2},
	{cpu_btst_mem, "BTST #, -(A6)", 2},
	{cpu_btst_mem, "BTST #, -(A7)", 2},
	{cpu_btst_mem, "BTST #, (d16, A0)", 4},
	{cpu_btst_mem, "BTST #, (d16, A1)", 4},
	{cpu_btst_mem, "BTST #, (d16, A2)", 4},
	{cpu_btst_mem, "BTST #, (d16, A3)", 4},
	{cpu_btst_mem, "BTST #, (d16, A4)", 4},
	{cpu_btst_mem, "BTST #, (d16, A5)", 4},
	{cpu_btst_mem, "BTST #, (d16, A6)", 4},
	{cpu_btst_mem, "BTST #, (d16, A7)", 4},
	{cpu_btst_mem, "BTST #, (d8, A0, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A1, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A2, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A3, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A4, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A5, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A6, Xn)", 4},
	{cpu_btst_mem, "BTST #, (d8, A7, Xn)", 4},
	{cpu_btst_mem, "BTST #, (xxx).W", 4},
	{cpu_btst_mem, "BTST #, (xxx).L", 6},
	{cpu_btst_mem, "BTST #, (d16, PC)", 4},
	{cpu_btst_mem, "BTST #, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_mem, "BCHG #, D0", 2},
	{cpu_bchg_mem, "BCHG #, D1", 2},
	{cpu_bchg_mem, "BCHG #, D2", 2},
	{cpu_bchg_mem, "BCHG #, D3", 2},
	{cpu_bchg_mem, "BCHG #, D4", 2},
	{cpu_bchg_mem, "BCHG #, D5", 2},
	{cpu_bchg_mem, "BCHG #, D6", 2},
	{cpu_bchg_mem, "BCHG #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_mem, "BCHG #, (A0)", 2},
	{cpu_bchg_mem, "BCHG #, (A1)", 2},
	{cpu_bchg_mem, "BCHG #, (A2)", 2},
	{cpu_bchg_mem, "BCHG #, (A3)", 2},
	{cpu_bchg_mem, "BCHG #, (A4)", 2},
	{cpu_bchg_mem, "BCHG #, (A5)", 2},
	{cpu_bchg_mem, "BCHG #, (A6)", 2},
	{cpu_bchg_mem, "BCHG #, (A7)", 2},
	{cpu_bchg_mem, "BCHG #, (A0)+", 2},
	{cpu_bchg_mem, "BCHG #, (A1)+", 2},
	{cpu_bchg_mem, "BCHG #, (A2)+", 2},
	{cpu_bchg_mem, "BCHG #, (A3)+", 2},
	{cpu_bchg_mem, "BCHG #, (A4)+", 2},
	{cpu_bchg_mem, "BCHG #, (A5)+", 2},
	{cpu_bchg_mem, "BCHG #, (A6)+", 2},
	{cpu_bchg_mem, "BCHG #, (A7)+", 2},
	{cpu_bchg_mem, "BCHG #, -(A0)", 2},
	{cpu_bchg_mem, "BCHG #, -(A1)", 2},
	{cpu_bchg_mem, "BCHG #, -(A2)", 2},
	{cpu_bchg_mem, "BCHG #, -(A3)", 2},
	{cpu_bchg_mem, "BCHG #, -(A4)", 2},
	{cpu_bchg_mem, "BCHG #, -(A5)", 2},
	{cpu_bchg_mem, "BCHG #, -(A6)", 2},
	{cpu_bchg_mem, "BCHG #, -(A7)", 2},
	{cpu_bchg_mem, "BCHG #, (d16, A0)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A1)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A2)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A3)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A4)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A5)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A6)", 4},
	{cpu_bchg_mem, "BCHG #, (d16, A7)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A0, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A1, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A2, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A3, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A4, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A5, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A6, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (d8, A7, Xn)", 4},
	{cpu_bchg_mem, "BCHG #, (xxx).W", 4},
	{cpu_bchg_mem, "BCHG #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_mem, "BCLR #, D0", 2},
	{cpu_bclr_mem, "BCLR #, D1", 2},
	{cpu_bclr_mem, "BCLR #, D2", 2},
	{cpu_bclr_mem, "BCLR #, D3", 2},
	{cpu_bclr_mem, "BCLR #, D4", 2},
	{cpu_bclr_mem, "BCLR #, D5", 2},
	{cpu_bclr_mem, "BCLR #, D6", 2},
	{cpu_bclr_mem, "BCLR #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_mem, "BCLR #, (A0)", 2},
	{cpu_bclr_mem, "BCLR #, (A1)", 2},
	{cpu_bclr_mem, "BCLR #, (A2)", 2},
	{cpu_bclr_mem, "BCLR #, (A3)", 2},
	{cpu_bclr_mem, "BCLR #, (A4)", 2},
	{cpu_bclr_mem, "BCLR #, (A5)", 2},
	{cpu_bclr_mem, "BCLR #, (A6)", 2},
	{cpu_bclr_mem, "BCLR #, (A7)", 2},
	{cpu_bclr_mem, "BCLR #, (A0)+", 2},
	{cpu_bclr_mem, "BCLR #, (A1)+", 2},
	{cpu_bclr_mem, "BCLR #, (A2)+", 2},
	{cpu_bclr_mem, "BCLR #, (A3)+", 2},
	{cpu_bclr_mem, "BCLR #, (A4)+", 2},
	{cpu_bclr_mem, "BCLR #, (A5)+", 2},
	{cpu_bclr_mem, "BCLR #, (A6)+", 2},
	{cpu_bclr_mem, "BCLR #, (A7)+", 2},
	{cpu_bclr_mem, "BCLR #, -(A0)", 2},
	{cpu_bclr_mem, "BCLR #, -(A1)", 2},
	{cpu_bclr_mem, "BCLR #, -(A2)", 2},
	{cpu_bclr_mem, "BCLR #, -(A3)", 2},
	{cpu_bclr_mem, "BCLR #, -(A4)", 2},
	{cpu_bclr_mem, "BCLR #, -(A5)", 2},
	{cpu_bclr_mem, "BCLR #, -(A6)", 2},
	{cpu_bclr_mem, "BCLR #, -(A7)", 2},
	{cpu_bclr_mem, "BCLR #, (d16, A0)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A1)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A2)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A3)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A4)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A5)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A6)", 4},
	{cpu_bclr_mem, "BCLR #, (d16, A7)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A0, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A1, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A2, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A3, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A4, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A5, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A6, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (d8, A7, Xn)", 4},
	{cpu_bclr_mem, "BCLR #, (xxx).W", 4},
	{cpu_bclr_mem, "BCLR #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_mem, "BSET #, D0", 2},
	{cpu_bset_mem, "BSET #, D1", 2},
	{cpu_bset_mem, "BSET #, D2", 2},
	{cpu_bset_mem, "BSET #, D3", 2},
	{cpu_bset_mem, "BSET #, D4", 2},
	{cpu_bset_mem, "BSET #, D5", 2},
	{cpu_bset_mem, "BSET #, D6", 2},
	{cpu_bset_mem, "BSET #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_mem, "BSET #, (A0)", 2},
	{cpu_bset_mem, "BSET #, (A1)", 2},
	{cpu_bset_mem, "BSET #, (A2)", 2},
	{cpu_bset_mem, "BSET #, (A3)", 2},
	{cpu_bset_mem, "BSET #, (A4)", 2},
	{cpu_bset_mem, "BSET #, (A5)", 2},
	{cpu_bset_mem, "BSET #, (A6)", 2},
	{cpu_bset_mem, "BSET #, (A7)", 2},
	{cpu_bset_mem, "BSET #, (A0)+", 2},
	{cpu_bset_mem, "BSET #, (A1)+", 2},
	{cpu_bset_mem, "BSET #, (A2)+", 2},
	{cpu_bset_mem, "BSET #, (A3)+", 2},
	{cpu_bset_mem, "BSET #, (A4)+", 2},
	{cpu_bset_mem, "BSET #, (A5)+", 2},
	{cpu_bset_mem, "BSET #, (A6)+", 2},
	{cpu_bset_mem, "BSET #, (A7)+", 2},
	{cpu_bset_mem, "BSET #, -(A0)", 2},
	{cpu_bset_mem, "BSET #, -(A1)", 2},
	{cpu_bset_mem, "BSET #, -(A2)", 2},
	{cpu_bset_mem, "BSET #, -(A3)", 2},
	{cpu_bset_mem, "BSET #, -(A4)", 2},
	{cpu_bset_mem, "BSET #, -(A5)", 2},
	{cpu_bset_mem, "BSET #, -(A6)", 2},
	{cpu_bset_mem, "BSET #, -(A7)", 2},
	{cpu_bset_mem, "BSET #, (d16, A0)", 4},
	{cpu_bset_mem, "BSET #, (d16, A1)", 4},
	{cpu_bset_mem, "BSET #, (d16, A2)", 4},
	{cpu_bset_mem, "BSET #, (d16, A3)", 4},
	{cpu_bset_mem, "BSET #, (d16, A4)", 4},
	{cpu_bset_mem, "BSET #, (d16, A5)", 4},
	{cpu_bset_mem, "BSET #, (d16, A6)", 4},
	{cpu_bset_mem, "BSET #, (d16, A7)", 4},
	{cpu_bset_mem, "BSET #, (d8, A0, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A1, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A2, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A3, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A4, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A5, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A6, Xn)", 4},
	{cpu_bset_mem, "BSET #, (d8, A7, Xn)", 4},
	{cpu_bset_mem, "BSET #, (xxx).W", 4},
	{cpu_bset_mem, "BSET #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D4, D0", 2},
	{cpu_btst_reg, "BTST D4, D1", 2},
	{cpu_btst_reg, "BTST D4, D2", 2},
	{cpu_btst_reg, "BTST D4, D3", 2},
	{cpu_btst_reg, "BTST D4, D4", 2},
	{cpu_btst_reg, "BTST D4, D5", 2},
	{cpu_btst_reg, "BTST D4, D6", 2},
	{cpu_btst_reg, "BTST D4, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D4", 1},
	{cpu_btst_reg, "BTST D4, (A0)", 2},
	{cpu_btst_reg, "BTST D4, (A1)", 2},
	{cpu_btst_reg, "BTST D4, (A2)", 2},
	{cpu_btst_reg, "BTST D4, (A3)", 2},
	{cpu_btst_reg, "BTST D4, (A4)", 2},
	{cpu_btst_reg, "BTST D4, (A5)", 2},
	{cpu_btst_reg, "BTST D4, (A6)", 2},
	{cpu_btst_reg, "BTST D4, (A7)", 2},
	{cpu_btst_reg, "BTST D4, (A0)+", 2},
	{cpu_btst_reg, "BTST D4, (A1)+", 2},
	{cpu_btst_reg, "BTST D4, (A2)+", 2},
	{cpu_btst_reg, "BTST D4, (A3)+", 2},
	{cpu_btst_reg, "BTST D4, (A4)+", 2},
	{cpu_btst_reg, "BTST D4, (A5)+", 2},
	{cpu_btst_reg, "BTST D4, (A6)+", 2},
	{cpu_btst_reg, "BTST D4, (A7)+", 2},
	{cpu_btst_reg, "BTST D4, -(A0)", 2},
	{cpu_btst_reg, "BTST D4, -(A1)", 2},
	{cpu_btst_reg, "BTST D4, -(A2)", 2},
	{cpu_btst_reg, "BTST D4, -(A3)", 2},
	{cpu_btst_reg, "BTST D4, -(A4)", 2},
	{cpu_btst_reg, "BTST D4, -(A5)", 2},
	{cpu_btst_reg, "BTST D4, -(A6)", 2},
	{cpu_btst_reg, "BTST D4, -(A7)", 2},
	{cpu_btst_reg, "BTST D4, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D4, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D4, (xxx).W", 4},
	{cpu_btst_reg, "BTST D4, (xxx).L", 6},
	{cpu_btst_reg, "BTST D4, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D4, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D4, D0", 2},
	{cpu_bchg_reg, "BCHG D4, D1", 2},
	{cpu_bchg_reg, "BCHG D4, D2", 2},
	{cpu_bchg_reg, "BCHG D4, D3", 2},
	{cpu_bchg_reg, "BCHG D4, D4", 2},
	{cpu_bchg_reg, "BCHG D4, D5", 2},
	{cpu_bchg_reg, "BCHG D4, D6", 2},
	{cpu_bchg_reg, "BCHG D4, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D4", 1},
	{cpu_bchg_reg, "BCHG D4, (A0)", 2},
	{cpu_bchg_reg, "BCHG D4, (A1)", 2},
	{cpu_bchg_reg, "BCHG D4, (A2)", 2},
	{cpu_bchg_reg, "BCHG D4, (A3)", 2},
	{cpu_bchg_reg, "BCHG D4, (A4)", 2},
	{cpu_bchg_reg, "BCHG D4, (A5)", 2},
	{cpu_bchg_reg, "BCHG D4, (A6)", 2},
	{cpu_bchg_reg, "BCHG D4, (A7)", 2},
	{cpu_bchg_reg, "BCHG D4, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D4, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D4, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D4, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D4, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D4, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D4, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D4, D0", 2},
	{cpu_bclr_reg, "BCLR D4, D1", 2},
	{cpu_bclr_reg, "BCLR D4, D2", 2},
	{cpu_bclr_reg, "BCLR D4, D3", 2},
	{cpu_bclr_reg, "BCLR D4, D4", 2},
	{cpu_bclr_reg, "BCLR D4, D5", 2},
	{cpu_bclr_reg, "BCLR D4, D6", 2},
	{cpu_bclr_reg, "BCLR D4, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D4", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D4", 1},
	{cpu_bclr_reg, "BCLR D4, (A0)", 2},
	{cpu_bclr_reg, "BCLR D4, (A1)", 2},
	{cpu_bclr_reg, "BCLR D4, (A2)", 2},
	{cpu_bclr_reg, "BCLR D4, (A3)", 2},
	{cpu_bclr_reg, "BCLR D4, (A4)", 2},
	{cpu_bclr_reg, "BCLR D4, (A5)", 2},
	{cpu_bclr_reg, "BCLR D4, (A6)", 2},
	{cpu_bclr_reg, "BCLR D4, (A7)", 2},
	{cpu_bclr_reg, "BCLR D4, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D4, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D4, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D4, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D4, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D4, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D4, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D4, D0", 2},
	{cpu_bset_reg, "BSET D4, D1", 2},
	{cpu_bset_reg, "BSET D4, D2", 2},
	{cpu_bset_reg, "BSET D4, D3", 2},
	{cpu_bset_reg, "BSET D4, D4", 2},
	{cpu_bset_reg, "BSET D4, D5", 2},
	{cpu_bset_reg, "BSET D4, D6", 2},
	{cpu_bset_reg, "BSET D4, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D4", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D4", 1},
	{cpu_bset_reg, "BSET D4, (A0)", 2},
	{cpu_bset_reg, "BSET D4, (A1)", 2},
	{cpu_bset_reg, "BSET D4, (A2)", 2},
	{cpu_bset_reg, "BSET D4, (A3)", 2},
	{cpu_bset_reg, "BSET D4, (A4)", 2},
	{cpu_bset_reg, "BSET D4, (A5)", 2},
	{cpu_bset_reg, "BSET D4, (A6)", 2},
	{cpu_bset_reg, "BSET D4, (A7)", 2},
	{cpu_bset_reg, "BSET D4, (A0)+", 2},
	{cpu_bset_reg, "BSET D4, (A1)+", 2},
	{cpu_bset_reg, "BSET D4, (A2)+", 2},
	{cpu_bset_reg, "BSET D4, (A3)+", 2},
	{cpu_bset_reg, "BSET D4, (A4)+", 2},
	{cpu_bset_reg, "BSET D4, (A5)+", 2},
	{cpu_bset_reg, "BSET D4, (A6)+", 2},
	{cpu_bset_reg, "BSET D4, (A7)+", 2},
	{cpu_bset_reg, "BSET D4, -(A0)", 2},
	{cpu_bset_reg, "BSET D4, -(A1)", 2},
	{cpu_bset_reg, "BSET D4, -(A2)", 2},
	{cpu_bset_reg, "BSET D4, -(A3)", 2},
	{cpu_bset_reg, "BSET D4, -(A4)", 2},
	{cpu_bset_reg, "BSET D4, -(A5)", 2},
	{cpu_bset_reg, "BSET D4, -(A6)", 2},
	{cpu_bset_reg, "BSET D4, -(A7)", 2},
	{cpu_bset_reg, "BSET D4, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D4, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D4, (xxx).W", 4},
	{cpu_bset_reg, "BSET D4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.b D0", 2},
	{cpu_eori, "EORI.b D1", 2},
	{cpu_eori, "EORI.b D2", 2},
	{cpu_eori, "EORI.b D3", 2},
	{cpu_eori, "EORI.b D4", 2},
	{cpu_eori, "EORI.b D5", 2},
	{cpu_eori, "EORI.b D6", 2},
	{cpu_eori, "EORI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.b (A0)", 2},
	{cpu_eori, "EORI.b (A1)", 2},
	{cpu_eori, "EORI.b (A2)", 2},
	{cpu_eori, "EORI.b (A3)", 2},
	{cpu_eori, "EORI.b (A4)", 2},
	{cpu_eori, "EORI.b (A5)", 2},
	{cpu_eori, "EORI.b (A6)", 2},
	{cpu_eori, "EORI.b (A7)", 2},
	{cpu_eori, "EORI.b (A0)+", 2},
	{cpu_eori, "EORI.b (A1)+", 2},
	{cpu_eori, "EORI.b (A2)+", 2},
	{cpu_eori, "EORI.b (A3)+", 2},
	{cpu_eori, "EORI.b (A4)+", 2},
	{cpu_eori, "EORI.b (A5)+", 2},
	{cpu_eori, "EORI.b (A6)+", 2},
	{cpu_eori, "EORI.b (A7)+", 2},
	{cpu_eori, "EORI.b -(A0)", 2},
	{cpu_eori, "EORI.b -(A1)", 2},
	{cpu_eori, "EORI.b -(A2)", 2},
	{cpu_eori, "EORI.b -(A3)", 2},
	{cpu_eori, "EORI.b -(A4)", 2},
	{cpu_eori, "EORI.b -(A5)", 2},
	{cpu_eori, "EORI.b -(A6)", 2},
	{cpu_eori, "EORI.b -(A7)", 2},
	{cpu_eori, "EORI.b (d16, A0)", 4},
	{cpu_eori, "EORI.b (d16, A1)", 4},
	{cpu_eori, "EORI.b (d16, A2)", 4},
	{cpu_eori, "EORI.b (d16, A3)", 4},
	{cpu_eori, "EORI.b (d16, A4)", 4},
	{cpu_eori, "EORI.b (d16, A5)", 4},
	{cpu_eori, "EORI.b (d16, A6)", 4},
	{cpu_eori, "EORI.b (d16, A7)", 4},
	{cpu_eori, "EORI.b (d8, A0, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A1, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A2, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A3, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A4, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A5, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A6, Xn)", 4},
	{cpu_eori, "EORI.b (d8, A7, Xn)", 4},
	{cpu_eori, "EORI.b (xxx).W", 4},
	{cpu_eori, "EORI.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori_ccr, "EORI to CCR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.w D0", 2},
	{cpu_eori, "EORI.w D1", 2},
	{cpu_eori, "EORI.w D2", 2},
	{cpu_eori, "EORI.w D3", 2},
	{cpu_eori, "EORI.w D4", 2},
	{cpu_eori, "EORI.w D5", 2},
	{cpu_eori, "EORI.w D6", 2},
	{cpu_eori, "EORI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.w (A0)", 2},
	{cpu_eori, "EORI.w (A1)", 2},
	{cpu_eori, "EORI.w (A2)", 2},
	{cpu_eori, "EORI.w (A3)", 2},
	{cpu_eori, "EORI.w (A4)", 2},
	{cpu_eori, "EORI.w (A5)", 2},
	{cpu_eori, "EORI.w (A6)", 2},
	{cpu_eori, "EORI.w (A7)", 2},
	{cpu_eori, "EORI.w (A0)+", 2},
	{cpu_eori, "EORI.w (A1)+", 2},
	{cpu_eori, "EORI.w (A2)+", 2},
	{cpu_eori, "EORI.w (A3)+", 2},
	{cpu_eori, "EORI.w (A4)+", 2},
	{cpu_eori, "EORI.w (A5)+", 2},
	{cpu_eori, "EORI.w (A6)+", 2},
	{cpu_eori, "EORI.w (A7)+", 2},
	{cpu_eori, "EORI.w -(A0)", 2},
	{cpu_eori, "EORI.w -(A1)", 2},
	{cpu_eori, "EORI.w -(A2)", 2},
	{cpu_eori, "EORI.w -(A3)", 2},
	{cpu_eori, "EORI.w -(A4)", 2},
	{cpu_eori, "EORI.w -(A5)", 2},
	{cpu_eori, "EORI.w -(A6)", 2},
	{cpu_eori, "EORI.w -(A7)", 2},
	{cpu_eori, "EORI.w (d16, A0)", 4},
	{cpu_eori, "EORI.w (d16, A1)", 4},
	{cpu_eori, "EORI.w (d16, A2)", 4},
	{cpu_eori, "EORI.w (d16, A3)", 4},
	{cpu_eori, "EORI.w (d16, A4)", 4},
	{cpu_eori, "EORI.w (d16, A5)", 4},
	{cpu_eori, "EORI.w (d16, A6)", 4},
	{cpu_eori, "EORI.w (d16, A7)", 4},
	{cpu_eori, "EORI.w (d8, A0, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A1, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A2, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A3, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A4, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A5, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A6, Xn)", 4},
	{cpu_eori, "EORI.w (d8, A7, Xn)", 4},
	{cpu_eori, "EORI.w (xxx).W", 4},
	{cpu_eori, "EORI.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori_sr, "EORI to SR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.l D0", 2},
	{cpu_eori, "EORI.l D1", 2},
	{cpu_eori, "EORI.l D2", 2},
	{cpu_eori, "EORI.l D3", 2},
	{cpu_eori, "EORI.l D4", 2},
	{cpu_eori, "EORI.l D5", 2},
	{cpu_eori, "EORI.l D6", 2},
	{cpu_eori, "EORI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eori, "EORI.l (A0)", 2},
	{cpu_eori, "EORI.l (A1)", 2},
	{cpu_eori, "EORI.l (A2)", 2},
	{cpu_eori, "EORI.l (A3)", 2},
	{cpu_eori, "EORI.l (A4)", 2},
	{cpu_eori, "EORI.l (A5)", 2},
	{cpu_eori, "EORI.l (A6)", 2},
	{cpu_eori, "EORI.l (A7)", 2},
	{cpu_eori, "EORI.l (A0)+", 2},
	{cpu_eori, "EORI.l (A1)+", 2},
	{cpu_eori, "EORI.l (A2)+", 2},
	{cpu_eori, "EORI.l (A3)+", 2},
	{cpu_eori, "EORI.l (A4)+", 2},
	{cpu_eori, "EORI.l (A5)+", 2},
	{cpu_eori, "EORI.l (A6)+", 2},
	{cpu_eori, "EORI.l (A7)+", 2},
	{cpu_eori, "EORI.l -(A0)", 2},
	{cpu_eori, "EORI.l -(A1)", 2},
	{cpu_eori, "EORI.l -(A2)", 2},
	{cpu_eori, "EORI.l -(A3)", 2},
	{cpu_eori, "EORI.l -(A4)", 2},
	{cpu_eori, "EORI.l -(A5)", 2},
	{cpu_eori, "EORI.l -(A6)", 2},
	{cpu_eori, "EORI.l -(A7)", 2},
	{cpu_eori, "EORI.l (d16, A0)", 4},
	{cpu_eori, "EORI.l (d16, A1)", 4},
	{cpu_eori, "EORI.l (d16, A2)", 4},
	{cpu_eori, "EORI.l (d16, A3)", 4},
	{cpu_eori, "EORI.l (d16, A4)", 4},
	{cpu_eori, "EORI.l (d16, A5)", 4},
	{cpu_eori, "EORI.l (d16, A6)", 4},
	{cpu_eori, "EORI.l (d16, A7)", 4},
	{cpu_eori, "EORI.l (d8, A0, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A1, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A2, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A3, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A4, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A5, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A6, Xn)", 4},
	{cpu_eori, "EORI.l (d8, A7, Xn)", 4},
	{cpu_eori, "EORI.l (xxx).W", 4},
	{cpu_eori, "EORI.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D5, D0", 2},
	{cpu_btst_reg, "BTST D5, D1", 2},
	{cpu_btst_reg, "BTST D5, D2", 2},
	{cpu_btst_reg, "BTST D5, D3", 2},
	{cpu_btst_reg, "BTST D5, D4", 2},
	{cpu_btst_reg, "BTST D5, D5", 2},
	{cpu_btst_reg, "BTST D5, D6", 2},
	{cpu_btst_reg, "BTST D5, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D5", 1},
	{cpu_btst_reg, "BTST D5, (A0)", 2},
	{cpu_btst_reg, "BTST D5, (A1)", 2},
	{cpu_btst_reg, "BTST D5, (A2)", 2},
	{cpu_btst_reg, "BTST D5, (A3)", 2},
	{cpu_btst_reg, "BTST D5, (A4)", 2},
	{cpu_btst_reg, "BTST D5, (A5)", 2},
	{cpu_btst_reg, "BTST D5, (A6)", 2},
	{cpu_btst_reg, "BTST D5, (A7)", 2},
	{cpu_btst_reg, "BTST D5, (A0)+", 2},
	{cpu_btst_reg, "BTST D5, (A1)+", 2},
	{cpu_btst_reg, "BTST D5, (A2)+", 2},
	{cpu_btst_reg, "BTST D5, (A3)+", 2},
	{cpu_btst_reg, "BTST D5, (A4)+", 2},
	{cpu_btst_reg, "BTST D5, (A5)+", 2},
	{cpu_btst_reg, "BTST D5, (A6)+", 2},
	{cpu_btst_reg, "BTST D5, (A7)+", 2},
	{cpu_btst_reg, "BTST D5, -(A0)", 2},
	{cpu_btst_reg, "BTST D5, -(A1)", 2},
	{cpu_btst_reg, "BTST D5, -(A2)", 2},
	{cpu_btst_reg, "BTST D5, -(A3)", 2},
	{cpu_btst_reg, "BTST D5, -(A4)", 2},
	{cpu_btst_reg, "BTST D5, -(A5)", 2},
	{cpu_btst_reg, "BTST D5, -(A6)", 2},
	{cpu_btst_reg, "BTST D5, -(A7)", 2},
	{cpu_btst_reg, "BTST D5, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D5, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D5, (xxx).W", 4},
	{cpu_btst_reg, "BTST D5, (xxx).L", 6},
	{cpu_btst_reg, "BTST D5, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D5, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D5, D0", 2},
	{cpu_bchg_reg, "BCHG D5, D1", 2},
	{cpu_bchg_reg, "BCHG D5, D2", 2},
	{cpu_bchg_reg, "BCHG D5, D3", 2},
	{cpu_bchg_reg, "BCHG D5, D4", 2},
	{cpu_bchg_reg, "BCHG D5, D5", 2},
	{cpu_bchg_reg, "BCHG D5, D6", 2},
	{cpu_bchg_reg, "BCHG D5, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D5", 1},
	{cpu_bchg_reg, "BCHG D5, (A0)", 2},
	{cpu_bchg_reg, "BCHG D5, (A1)", 2},
	{cpu_bchg_reg, "BCHG D5, (A2)", 2},
	{cpu_bchg_reg, "BCHG D5, (A3)", 2},
	{cpu_bchg_reg, "BCHG D5, (A4)", 2},
	{cpu_bchg_reg, "BCHG D5, (A5)", 2},
	{cpu_bchg_reg, "BCHG D5, (A6)", 2},
	{cpu_bchg_reg, "BCHG D5, (A7)", 2},
	{cpu_bchg_reg, "BCHG D5, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D5, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D5, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D5, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D5, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D5, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D5, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D5, D0", 2},
	{cpu_bclr_reg, "BCLR D5, D1", 2},
	{cpu_bclr_reg, "BCLR D5, D2", 2},
	{cpu_bclr_reg, "BCLR D5, D3", 2},
	{cpu_bclr_reg, "BCLR D5, D4", 2},
	{cpu_bclr_reg, "BCLR D5, D5", 2},
	{cpu_bclr_reg, "BCLR D5, D6", 2},
	{cpu_bclr_reg, "BCLR D5, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D5", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D5", 1},
	{cpu_bclr_reg, "BCLR D5, (A0)", 2},
	{cpu_bclr_reg, "BCLR D5, (A1)", 2},
	{cpu_bclr_reg, "BCLR D5, (A2)", 2},
	{cpu_bclr_reg, "BCLR D5, (A3)", 2},
	{cpu_bclr_reg, "BCLR D5, (A4)", 2},
	{cpu_bclr_reg, "BCLR D5, (A5)", 2},
	{cpu_bclr_reg, "BCLR D5, (A6)", 2},
	{cpu_bclr_reg, "BCLR D5, (A7)", 2},
	{cpu_bclr_reg, "BCLR D5, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D5, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D5, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D5, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D5, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D5, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D5, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D5, D0", 2},
	{cpu_bset_reg, "BSET D5, D1", 2},
	{cpu_bset_reg, "BSET D5, D2", 2},
	{cpu_bset_reg, "BSET D5, D3", 2},
	{cpu_bset_reg, "BSET D5, D4", 2},
	{cpu_bset_reg, "BSET D5, D5", 2},
	{cpu_bset_reg, "BSET D5, D6", 2},
	{cpu_bset_reg, "BSET D5, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D5", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D5", 1},
	{cpu_bset_reg, "BSET D5, (A0)", 2},
	{cpu_bset_reg, "BSET D5, (A1)", 2},
	{cpu_bset_reg, "BSET D5, (A2)", 2},
	{cpu_bset_reg, "BSET D5, (A3)", 2},
	{cpu_bset_reg, "BSET D5, (A4)", 2},
	{cpu_bset_reg, "BSET D5, (A5)", 2},
	{cpu_bset_reg, "BSET D5, (A6)", 2},
	{cpu_bset_reg, "BSET D5, (A7)", 2},
	{cpu_bset_reg, "BSET D5, (A0)+", 2},
	{cpu_bset_reg, "BSET D5, (A1)+", 2},
	{cpu_bset_reg, "BSET D5, (A2)+", 2},
	{cpu_bset_reg, "BSET D5, (A3)+", 2},
	{cpu_bset_reg, "BSET D5, (A4)+", 2},
	{cpu_bset_reg, "BSET D5, (A5)+", 2},
	{cpu_bset_reg, "BSET D5, (A6)+", 2},
	{cpu_bset_reg, "BSET D5, (A7)+", 2},
	{cpu_bset_reg, "BSET D5, -(A0)", 2},
	{cpu_bset_reg, "BSET D5, -(A1)", 2},
	{cpu_bset_reg, "BSET D5, -(A2)", 2},
	{cpu_bset_reg, "BSET D5, -(A3)", 2},
	{cpu_bset_reg, "BSET D5, -(A4)", 2},
	{cpu_bset_reg, "BSET D5, -(A5)", 2},
	{cpu_bset_reg, "BSET D5, -(A6)", 2},
	{cpu_bset_reg, "BSET D5, -(A7)", 2},
	{cpu_bset_reg, "BSET D5, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D5, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D5, (xxx).W", 4},
	{cpu_bset_reg, "BSET D5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.b D0", 2},
	{cpu_cmpi, "CMPI.b D1", 2},
	{cpu_cmpi, "CMPI.b D2", 2},
	{cpu_cmpi, "CMPI.b D3", 2},
	{cpu_cmpi, "CMPI.b D4", 2},
	{cpu_cmpi, "CMPI.b D5", 2},
	{cpu_cmpi, "CMPI.b D6", 2},
	{cpu_cmpi, "CMPI.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.b (A0)", 2},
	{cpu_cmpi, "CMPI.b (A1)", 2},
	{cpu_cmpi, "CMPI.b (A2)", 2},
	{cpu_cmpi, "CMPI.b (A3)", 2},
	{cpu_cmpi, "CMPI.b (A4)", 2},
	{cpu_cmpi, "CMPI.b (A5)", 2},
	{cpu_cmpi, "CMPI.b (A6)", 2},
	{cpu_cmpi, "CMPI.b (A7)", 2},
	{cpu_cmpi, "CMPI.b (A0)+", 2},
	{cpu_cmpi, "CMPI.b (A1)+", 2},
	{cpu_cmpi, "CMPI.b (A2)+", 2},
	{cpu_cmpi, "CMPI.b (A3)+", 2},
	{cpu_cmpi, "CMPI.b (A4)+", 2},
	{cpu_cmpi, "CMPI.b (A5)+", 2},
	{cpu_cmpi, "CMPI.b (A6)+", 2},
	{cpu_cmpi, "CMPI.b (A7)+", 2},
	{cpu_cmpi, "CMPI.b -(A0)", 2},
	{cpu_cmpi, "CMPI.b -(A1)", 2},
	{cpu_cmpi, "CMPI.b -(A2)", 2},
	{cpu_cmpi, "CMPI.b -(A3)", 2},
	{cpu_cmpi, "CMPI.b -(A4)", 2},
	{cpu_cmpi, "CMPI.b -(A5)", 2},
	{cpu_cmpi, "CMPI.b -(A6)", 2},
	{cpu_cmpi, "CMPI.b -(A7)", 2},
	{cpu_cmpi, "CMPI.b (d16, A0)", 4},
	{cpu_cmpi, "CMPI.b (d16, A1)", 4},
	{cpu_cmpi, "CMPI.b (d16, A2)", 4},
	{cpu_cmpi, "CMPI.b (d16, A3)", 4},
	{cpu_cmpi, "CMPI.b (d16, A4)", 4},
	{cpu_cmpi, "CMPI.b (d16, A5)", 4},
	{cpu_cmpi, "CMPI.b (d16, A6)", 4},
	{cpu_cmpi, "CMPI.b (d16, A7)", 4},
	{cpu_cmpi, "CMPI.b (d8, A0, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A1, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A2, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A3, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A4, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A5, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A6, Xn)", 4},
	{cpu_cmpi, "CMPI.b (d8, A7, Xn)", 4},
	{cpu_cmpi, "CMPI.b (xxx).W", 4},
	{cpu_cmpi, "CMPI.b (xxx).L", 6},
	{cpu_cmpi, "CMPI.b (d16, PC)", 4},
	{cpu_cmpi, "CMPI.b (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.w D0", 2},
	{cpu_cmpi, "CMPI.w D1", 2},
	{cpu_cmpi, "CMPI.w D2", 2},
	{cpu_cmpi, "CMPI.w D3", 2},
	{cpu_cmpi, "CMPI.w D4", 2},
	{cpu_cmpi, "CMPI.w D5", 2},
	{cpu_cmpi, "CMPI.w D6", 2},
	{cpu_cmpi, "CMPI.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.w (A0)", 2},
	{cpu_cmpi, "CMPI.w (A1)", 2},
	{cpu_cmpi, "CMPI.w (A2)", 2},
	{cpu_cmpi, "CMPI.w (A3)", 2},
	{cpu_cmpi, "CMPI.w (A4)", 2},
	{cpu_cmpi, "CMPI.w (A5)", 2},
	{cpu_cmpi, "CMPI.w (A6)", 2},
	{cpu_cmpi, "CMPI.w (A7)", 2},
	{cpu_cmpi, "CMPI.w (A0)+", 2},
	{cpu_cmpi, "CMPI.w (A1)+", 2},
	{cpu_cmpi, "CMPI.w (A2)+", 2},
	{cpu_cmpi, "CMPI.w (A3)+", 2},
	{cpu_cmpi, "CMPI.w (A4)+", 2},
	{cpu_cmpi, "CMPI.w (A5)+", 2},
	{cpu_cmpi, "CMPI.w (A6)+", 2},
	{cpu_cmpi, "CMPI.w (A7)+", 2},
	{cpu_cmpi, "CMPI.w -(A0)", 2},
	{cpu_cmpi, "CMPI.w -(A1)", 2},
	{cpu_cmpi, "CMPI.w -(A2)", 2},
	{cpu_cmpi, "CMPI.w -(A3)", 2},
	{cpu_cmpi, "CMPI.w -(A4)", 2},
	{cpu_cmpi, "CMPI.w -(A5)", 2},
	{cpu_cmpi, "CMPI.w -(A6)", 2},
	{cpu_cmpi, "CMPI.w -(A7)", 2},
	{cpu_cmpi, "CMPI.w (d16, A0)", 4},
	{cpu_cmpi, "CMPI.w (d16, A1)", 4},
	{cpu_cmpi, "CMPI.w (d16, A2)", 4},
	{cpu_cmpi, "CMPI.w (d16, A3)", 4},
	{cpu_cmpi, "CMPI.w (d16, A4)", 4},
	{cpu_cmpi, "CMPI.w (d16, A5)", 4},
	{cpu_cmpi, "CMPI.w (d16, A6)", 4},
	{cpu_cmpi, "CMPI.w (d16, A7)", 4},
	{cpu_cmpi, "CMPI.w (d8, A0, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A1, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A2, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A3, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A4, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A5, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A6, Xn)", 4},
	{cpu_cmpi, "CMPI.w (d8, A7, Xn)", 4},
	{cpu_cmpi, "CMPI.w (xxx).W", 4},
	{cpu_cmpi, "CMPI.w (xxx).L", 6},
	{cpu_cmpi, "CMPI.w (d16, PC)", 4},
	{cpu_cmpi, "CMPI.w (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.l D0", 2},
	{cpu_cmpi, "CMPI.l D1", 2},
	{cpu_cmpi, "CMPI.l D2", 2},
	{cpu_cmpi, "CMPI.l D3", 2},
	{cpu_cmpi, "CMPI.l D4", 2},
	{cpu_cmpi, "CMPI.l D5", 2},
	{cpu_cmpi, "CMPI.l D6", 2},
	{cpu_cmpi, "CMPI.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpi, "CMPI.l (A0)", 2},
	{cpu_cmpi, "CMPI.l (A1)", 2},
	{cpu_cmpi, "CMPI.l (A2)", 2},
	{cpu_cmpi, "CMPI.l (A3)", 2},
	{cpu_cmpi, "CMPI.l (A4)", 2},
	{cpu_cmpi, "CMPI.l (A5)", 2},
	{cpu_cmpi, "CMPI.l (A6)", 2},
	{cpu_cmpi, "CMPI.l (A7)", 2},
	{cpu_cmpi, "CMPI.l (A0)+", 2},
	{cpu_cmpi, "CMPI.l (A1)+", 2},
	{cpu_cmpi, "CMPI.l (A2)+", 2},
	{cpu_cmpi, "CMPI.l (A3)+", 2},
	{cpu_cmpi, "CMPI.l (A4)+", 2},
	{cpu_cmpi, "CMPI.l (A5)+", 2},
	{cpu_cmpi, "CMPI.l (A6)+", 2},
	{cpu_cmpi, "CMPI.l (A7)+", 2},
	{cpu_cmpi, "CMPI.l -(A0)", 2},
	{cpu_cmpi, "CMPI.l -(A1)", 2},
	{cpu_cmpi, "CMPI.l -(A2)", 2},
	{cpu_cmpi, "CMPI.l -(A3)", 2},
	{cpu_cmpi, "CMPI.l -(A4)", 2},
	{cpu_cmpi, "CMPI.l -(A5)", 2},
	{cpu_cmpi, "CMPI.l -(A6)", 2},
	{cpu_cmpi, "CMPI.l -(A7)", 2},
	{cpu_cmpi, "CMPI.l (d16, A0)", 4},
	{cpu_cmpi, "CMPI.l (d16, A1)", 4},
	{cpu_cmpi, "CMPI.l (d16, A2)", 4},
	{cpu_cmpi, "CMPI.l (d16, A3)", 4},
	{cpu_cmpi, "CMPI.l (d16, A4)", 4},
	{cpu_cmpi, "CMPI.l (d16, A5)", 4},
	{cpu_cmpi, "CMPI.l (d16, A6)", 4},
	{cpu_cmpi, "CMPI.l (d16, A7)", 4},
	{cpu_cmpi, "CMPI.l (d8, A0, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A1, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A2, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A3, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A4, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A5, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A6, Xn)", 4},
	{cpu_cmpi, "CMPI.l (d8, A7, Xn)", 4},
	{cpu_cmpi, "CMPI.l (xxx).W", 4},
	{cpu_cmpi, "CMPI.l (xxx).L", 6},
	{cpu_cmpi, "CMPI.l (d16, PC)", 4},
	{cpu_cmpi, "CMPI.l (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D6, D0", 2},
	{cpu_btst_reg, "BTST D6, D1", 2},
	{cpu_btst_reg, "BTST D6, D2", 2},
	{cpu_btst_reg, "BTST D6, D3", 2},
	{cpu_btst_reg, "BTST D6, D4", 2},
	{cpu_btst_reg, "BTST D6, D5", 2},
	{cpu_btst_reg, "BTST D6, D6", 2},
	{cpu_btst_reg, "BTST D6, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D6", 1},
	{cpu_btst_reg, "BTST D6, (A0)", 2},
	{cpu_btst_reg, "BTST D6, (A1)", 2},
	{cpu_btst_reg, "BTST D6, (A2)", 2},
	{cpu_btst_reg, "BTST D6, (A3)", 2},
	{cpu_btst_reg, "BTST D6, (A4)", 2},
	{cpu_btst_reg, "BTST D6, (A5)", 2},
	{cpu_btst_reg, "BTST D6, (A6)", 2},
	{cpu_btst_reg, "BTST D6, (A7)", 2},
	{cpu_btst_reg, "BTST D6, (A0)+", 2},
	{cpu_btst_reg, "BTST D6, (A1)+", 2},
	{cpu_btst_reg, "BTST D6, (A2)+", 2},
	{cpu_btst_reg, "BTST D6, (A3)+", 2},
	{cpu_btst_reg, "BTST D6, (A4)+", 2},
	{cpu_btst_reg, "BTST D6, (A5)+", 2},
	{cpu_btst_reg, "BTST D6, (A6)+", 2},
	{cpu_btst_reg, "BTST D6, (A7)+", 2},
	{cpu_btst_reg, "BTST D6, -(A0)", 2},
	{cpu_btst_reg, "BTST D6, -(A1)", 2},
	{cpu_btst_reg, "BTST D6, -(A2)", 2},
	{cpu_btst_reg, "BTST D6, -(A3)", 2},
	{cpu_btst_reg, "BTST D6, -(A4)", 2},
	{cpu_btst_reg, "BTST D6, -(A5)", 2},
	{cpu_btst_reg, "BTST D6, -(A6)", 2},
	{cpu_btst_reg, "BTST D6, -(A7)", 2},
	{cpu_btst_reg, "BTST D6, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D6, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D6, (xxx).W", 4},
	{cpu_btst_reg, "BTST D6, (xxx).L", 6},
	{cpu_btst_reg, "BTST D6, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D6, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D6, D0", 2},
	{cpu_bchg_reg, "BCHG D6, D1", 2},
	{cpu_bchg_reg, "BCHG D6, D2", 2},
	{cpu_bchg_reg, "BCHG D6, D3", 2},
	{cpu_bchg_reg, "BCHG D6, D4", 2},
	{cpu_bchg_reg, "BCHG D6, D5", 2},
	{cpu_bchg_reg, "BCHG D6, D6", 2},
	{cpu_bchg_reg, "BCHG D6, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D6", 1},
	{cpu_bchg_reg, "BCHG D6, (A0)", 2},
	{cpu_bchg_reg, "BCHG D6, (A1)", 2},
	{cpu_bchg_reg, "BCHG D6, (A2)", 2},
	{cpu_bchg_reg, "BCHG D6, (A3)", 2},
	{cpu_bchg_reg, "BCHG D6, (A4)", 2},
	{cpu_bchg_reg, "BCHG D6, (A5)", 2},
	{cpu_bchg_reg, "BCHG D6, (A6)", 2},
	{cpu_bchg_reg, "BCHG D6, (A7)", 2},
	{cpu_bchg_reg, "BCHG D6, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D6, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D6, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D6, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D6, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D6, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D6, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D6, D0", 2},
	{cpu_bclr_reg, "BCLR D6, D1", 2},
	{cpu_bclr_reg, "BCLR D6, D2", 2},
	{cpu_bclr_reg, "BCLR D6, D3", 2},
	{cpu_bclr_reg, "BCLR D6, D4", 2},
	{cpu_bclr_reg, "BCLR D6, D5", 2},
	{cpu_bclr_reg, "BCLR D6, D6", 2},
	{cpu_bclr_reg, "BCLR D6, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D6", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D6", 1},
	{cpu_bclr_reg, "BCLR D6, (A0)", 2},
	{cpu_bclr_reg, "BCLR D6, (A1)", 2},
	{cpu_bclr_reg, "BCLR D6, (A2)", 2},
	{cpu_bclr_reg, "BCLR D6, (A3)", 2},
	{cpu_bclr_reg, "BCLR D6, (A4)", 2},
	{cpu_bclr_reg, "BCLR D6, (A5)", 2},
	{cpu_bclr_reg, "BCLR D6, (A6)", 2},
	{cpu_bclr_reg, "BCLR D6, (A7)", 2},
	{cpu_bclr_reg, "BCLR D6, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D6, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D6, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D6, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D6, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D6, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D6, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D6, D0", 2},
	{cpu_bset_reg, "BSET D6, D1", 2},
	{cpu_bset_reg, "BSET D6, D2", 2},
	{cpu_bset_reg, "BSET D6, D3", 2},
	{cpu_bset_reg, "BSET D6, D4", 2},
	{cpu_bset_reg, "BSET D6, D5", 2},
	{cpu_bset_reg, "BSET D6, D6", 2},
	{cpu_bset_reg, "BSET D6, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D6", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D6", 1},
	{cpu_bset_reg, "BSET D6, (A0)", 2},
	{cpu_bset_reg, "BSET D6, (A1)", 2},
	{cpu_bset_reg, "BSET D6, (A2)", 2},
	{cpu_bset_reg, "BSET D6, (A3)", 2},
	{cpu_bset_reg, "BSET D6, (A4)", 2},
	{cpu_bset_reg, "BSET D6, (A5)", 2},
	{cpu_bset_reg, "BSET D6, (A6)", 2},
	{cpu_bset_reg, "BSET D6, (A7)", 2},
	{cpu_bset_reg, "BSET D6, (A0)+", 2},
	{cpu_bset_reg, "BSET D6, (A1)+", 2},
	{cpu_bset_reg, "BSET D6, (A2)+", 2},
	{cpu_bset_reg, "BSET D6, (A3)+", 2},
	{cpu_bset_reg, "BSET D6, (A4)+", 2},
	{cpu_bset_reg, "BSET D6, (A5)+", 2},
	{cpu_bset_reg, "BSET D6, (A6)+", 2},
	{cpu_bset_reg, "BSET D6, (A7)+", 2},
	{cpu_bset_reg, "BSET D6, -(A0)", 2},
	{cpu_bset_reg, "BSET D6, -(A1)", 2},
	{cpu_bset_reg, "BSET D6, -(A2)", 2},
	{cpu_bset_reg, "BSET D6, -(A3)", 2},
	{cpu_bset_reg, "BSET D6, -(A4)", 2},
	{cpu_bset_reg, "BSET D6, -(A5)", 2},
	{cpu_bset_reg, "BSET D6, -(A6)", 2},
	{cpu_bset_reg, "BSET D6, -(A7)", 2},
	{cpu_bset_reg, "BSET D6, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D6, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D6, (xxx).W", 4},
	{cpu_bset_reg, "BSET D6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_btst_reg, "BTST D7, D0", 2},
	{cpu_btst_reg, "BTST D7, D1", 2},
	{cpu_btst_reg, "BTST D7, D2", 2},
	{cpu_btst_reg, "BTST D7, D3", 2},
	{cpu_btst_reg, "BTST D7, D4", 2},
	{cpu_btst_reg, "BTST D7, D5", 2},
	{cpu_btst_reg, "BTST D7, D6", 2},
	{cpu_btst_reg, "BTST D7, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D7", 1},
	{cpu_btst_reg, "BTST D7, (A0)", 2},
	{cpu_btst_reg, "BTST D7, (A1)", 2},
	{cpu_btst_reg, "BTST D7, (A2)", 2},
	{cpu_btst_reg, "BTST D7, (A3)", 2},
	{cpu_btst_reg, "BTST D7, (A4)", 2},
	{cpu_btst_reg, "BTST D7, (A5)", 2},
	{cpu_btst_reg, "BTST D7, (A6)", 2},
	{cpu_btst_reg, "BTST D7, (A7)", 2},
	{cpu_btst_reg, "BTST D7, (A0)+", 2},
	{cpu_btst_reg, "BTST D7, (A1)+", 2},
	{cpu_btst_reg, "BTST D7, (A2)+", 2},
	{cpu_btst_reg, "BTST D7, (A3)+", 2},
	{cpu_btst_reg, "BTST D7, (A4)+", 2},
	{cpu_btst_reg, "BTST D7, (A5)+", 2},
	{cpu_btst_reg, "BTST D7, (A6)+", 2},
	{cpu_btst_reg, "BTST D7, (A7)+", 2},
	{cpu_btst_reg, "BTST D7, -(A0)", 2},
	{cpu_btst_reg, "BTST D7, -(A1)", 2},
	{cpu_btst_reg, "BTST D7, -(A2)", 2},
	{cpu_btst_reg, "BTST D7, -(A3)", 2},
	{cpu_btst_reg, "BTST D7, -(A4)", 2},
	{cpu_btst_reg, "BTST D7, -(A5)", 2},
	{cpu_btst_reg, "BTST D7, -(A6)", 2},
	{cpu_btst_reg, "BTST D7, -(A7)", 2},
	{cpu_btst_reg, "BTST D7, (d16, A0)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A1)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A2)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A3)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A4)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A5)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A6)", 4},
	{cpu_btst_reg, "BTST D7, (d16, A7)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A0, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A1, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A2, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A3, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A4, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A5, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A6, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (d8, A7, Xn)", 4},
	{cpu_btst_reg, "BTST D7, (xxx).W", 4},
	{cpu_btst_reg, "BTST D7, (xxx).L", 6},
	{cpu_btst_reg, "BTST D7, (d16, PC)", 4},
	{cpu_btst_reg, "BTST D7, (d16, PC, Xn)", 4},
	{cpu_btst_reg, "BTST D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bchg_reg, "BCHG D7, D0", 2},
	{cpu_bchg_reg, "BCHG D7, D1", 2},
	{cpu_bchg_reg, "BCHG D7, D2", 2},
	{cpu_bchg_reg, "BCHG D7, D3", 2},
	{cpu_bchg_reg, "BCHG D7, D4", 2},
	{cpu_bchg_reg, "BCHG D7, D5", 2},
	{cpu_bchg_reg, "BCHG D7, D6", 2},
	{cpu_bchg_reg, "BCHG D7, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D7", 1},
	{cpu_bchg_reg, "BCHG D7, (A0)", 2},
	{cpu_bchg_reg, "BCHG D7, (A1)", 2},
	{cpu_bchg_reg, "BCHG D7, (A2)", 2},
	{cpu_bchg_reg, "BCHG D7, (A3)", 2},
	{cpu_bchg_reg, "BCHG D7, (A4)", 2},
	{cpu_bchg_reg, "BCHG D7, (A5)", 2},
	{cpu_bchg_reg, "BCHG D7, (A6)", 2},
	{cpu_bchg_reg, "BCHG D7, (A7)", 2},
	{cpu_bchg_reg, "BCHG D7, (A0)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A1)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A2)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A3)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A4)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A5)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A6)+", 2},
	{cpu_bchg_reg, "BCHG D7, (A7)+", 2},
	{cpu_bchg_reg, "BCHG D7, -(A0)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A1)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A2)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A3)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A4)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A5)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A6)", 2},
	{cpu_bchg_reg, "BCHG D7, -(A7)", 2},
	{cpu_bchg_reg, "BCHG D7, (d16, A0)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A1)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A2)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A3)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A4)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A5)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A6)", 4},
	{cpu_bchg_reg, "BCHG D7, (d16, A7)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A0, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A1, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A2, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A3, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A4, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A5, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A6, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (d8, A7, Xn)", 4},
	{cpu_bchg_reg, "BCHG D7, (xxx).W", 4},
	{cpu_bchg_reg, "BCHG D7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bclr_reg, "BCLR D7, D0", 2},
	{cpu_bclr_reg, "BCLR D7, D1", 2},
	{cpu_bclr_reg, "BCLR D7, D2", 2},
	{cpu_bclr_reg, "BCLR D7, D3", 2},
	{cpu_bclr_reg, "BCLR D7, D4", 2},
	{cpu_bclr_reg, "BCLR D7, D5", 2},
	{cpu_bclr_reg, "BCLR D7, D6", 2},
	{cpu_bclr_reg, "BCLR D7, D7", 2},
	{cpu_movep, "MOVEP.w (d16, A0), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A1), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A2), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A3), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A4), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A5), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A6), D7", 1},
	{cpu_movep, "MOVEP.w (d16, A7), D7", 1},
	{cpu_bclr_reg, "BCLR D7, (A0)", 2},
	{cpu_bclr_reg, "BCLR D7, (A1)", 2},
	{cpu_bclr_reg, "BCLR D7, (A2)", 2},
	{cpu_bclr_reg, "BCLR D7, (A3)", 2},
	{cpu_bclr_reg, "BCLR D7, (A4)", 2},
	{cpu_bclr_reg, "BCLR D7, (A5)", 2},
	{cpu_bclr_reg, "BCLR D7, (A6)", 2},
	{cpu_bclr_reg, "BCLR D7, (A7)", 2},
	{cpu_bclr_reg, "BCLR D7, (A0)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A1)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A2)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A3)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A4)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A5)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A6)+", 2},
	{cpu_bclr_reg, "BCLR D7, (A7)+", 2},
	{cpu_bclr_reg, "BCLR D7, -(A0)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A1)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A2)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A3)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A4)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A5)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A6)", 2},
	{cpu_bclr_reg, "BCLR D7, -(A7)", 2},
	{cpu_bclr_reg, "BCLR D7, (d16, A0)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A1)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A2)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A3)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A4)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A5)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A6)", 4},
	{cpu_bclr_reg, "BCLR D7, (d16, A7)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A0, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A1, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A2, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A3, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A4, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A5, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A6, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (d8, A7, Xn)", 4},
	{cpu_bclr_reg, "BCLR D7, (xxx).W", 4},
	{cpu_bclr_reg, "BCLR D7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bset_reg, "BSET D7, D0", 2},
	{cpu_bset_reg, "BSET D7, D1", 2},
	{cpu_bset_reg, "BSET D7, D2", 2},
	{cpu_bset_reg, "BSET D7, D3", 2},
	{cpu_bset_reg, "BSET D7, D4", 2},
	{cpu_bset_reg, "BSET D7, D5", 2},
	{cpu_bset_reg, "BSET D7, D6", 2},
	{cpu_bset_reg, "BSET D7, D7", 2},
	{cpu_movep, "MOVEP.l (d16, A0), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A1), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A2), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A3), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A4), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A5), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A6), D7", 1},
	{cpu_movep, "MOVEP.l (d16, A7), D7", 1},
	{cpu_bset_reg, "BSET D7, (A0)", 2},
	{cpu_bset_reg, "BSET D7, (A1)", 2},
	{cpu_bset_reg, "BSET D7, (A2)", 2},
	{cpu_bset_reg, "BSET D7, (A3)", 2},
	{cpu_bset_reg, "BSET D7, (A4)", 2},
	{cpu_bset_reg, "BSET D7, (A5)", 2},
	{cpu_bset_reg, "BSET D7, (A6)", 2},
	{cpu_bset_reg, "BSET D7, (A7)", 2},
	{cpu_bset_reg, "BSET D7, (A0)+", 2},
	{cpu_bset_reg, "BSET D7, (A1)+", 2},
	{cpu_bset_reg, "BSET D7, (A2)+", 2},
	{cpu_bset_reg, "BSET D7, (A3)+", 2},
	{cpu_bset_reg, "BSET D7, (A4)+", 2},
	{cpu_bset_reg, "BSET D7, (A5)+", 2},
	{cpu_bset_reg, "BSET D7, (A6)+", 2},
	{cpu_bset_reg, "BSET D7, (A7)+", 2},
	{cpu_bset_reg, "BSET D7, -(A0)", 2},
	{cpu_bset_reg, "BSET D7, -(A1)", 2},
	{cpu_bset_reg, "BSET D7, -(A2)", 2},
	{cpu_bset_reg, "BSET D7, -(A3)", 2},
	{cpu_bset_reg, "BSET D7, -(A4)", 2},
	{cpu_bset_reg, "BSET D7, -(A5)", 2},
	{cpu_bset_reg, "BSET D7, -(A6)", 2},
	{cpu_bset_reg, "BSET D7, -(A7)", 2},
	{cpu_bset_reg, "BSET D7, (d16, A0)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A1)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A2)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A3)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A4)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A5)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A6)", 4},
	{cpu_bset_reg, "BSET D7, (d16, A7)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A0, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A1, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A2, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A3, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A4, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A5, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A6, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (d8, A7, Xn)", 4},
	{cpu_bset_reg, "BSET D7, (xxx).W", 4},
	{cpu_bset_reg, "BSET D7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D0", 0},
	{cpu_move, "MOVE.b D1, D0", 0},
	{cpu_move, "MOVE.b D2, D0", 0},
	{cpu_move, "MOVE.b D3, D0", 0},
	{cpu_move, "MOVE.b D4, D0", 0},
	{cpu_move, "MOVE.b D5, D0", 0},
	{cpu_move, "MOVE.b D6, D0", 0},
	{cpu_move, "MOVE.b D7, D0", 0},
	{cpu_move, "MOVE.b A0, D0", 0},
	{cpu_move, "MOVE.b A1, D0", 0},
	{cpu_move, "MOVE.b A2, D0", 0},
	{cpu_move, "MOVE.b A3, D0", 0},
	{cpu_move, "MOVE.b A4, D0", 0},
	{cpu_move, "MOVE.b A5, D0", 0},
	{cpu_move, "MOVE.b A6, D0", 0},
	{cpu_move, "MOVE.b A7, D0", 0},
	{cpu_move, "MOVE.b (A0), D0", 0},
	{cpu_move, "MOVE.b (A1), D0", 0},
	{cpu_move, "MOVE.b (A2), D0", 0},
	{cpu_move, "MOVE.b (A3), D0", 0},
	{cpu_move, "MOVE.b (A4), D0", 0},
	{cpu_move, "MOVE.b (A5), D0", 0},
	{cpu_move, "MOVE.b (A6), D0", 0},
	{cpu_move, "MOVE.b (A7), D0", 0},
	{cpu_move, "MOVE.b (A0)+, D0", 0},
	{cpu_move, "MOVE.b (A1)+, D0", 0},
	{cpu_move, "MOVE.b (A2)+, D0", 0},
	{cpu_move, "MOVE.b (A3)+, D0", 0},
	{cpu_move, "MOVE.b (A4)+, D0", 0},
	{cpu_move, "MOVE.b (A5)+, D0", 0},
	{cpu_move, "MOVE.b (A6)+, D0", 0},
	{cpu_move, "MOVE.b (A7)+, D0", 0},
	{cpu_move, "MOVE.b -(A0), D0", 0},
	{cpu_move, "MOVE.b -(A1), D0", 0},
	{cpu_move, "MOVE.b -(A2), D0", 0},
	{cpu_move, "MOVE.b -(A3), D0", 0},
	{cpu_move, "MOVE.b -(A4), D0", 0},
	{cpu_move, "MOVE.b -(A5), D0", 0},
	{cpu_move, "MOVE.b -(A6), D0", 0},
	{cpu_move, "MOVE.b -(A7), D0", 0},
	{cpu_move, "MOVE.b (d16, A0), D0", 2},
	{cpu_move, "MOVE.b (d16, A1), D0", 2},
	{cpu_move, "MOVE.b (d16, A2), D0", 2},
	{cpu_move, "MOVE.b (d16, A3), D0", 2},
	{cpu_move, "MOVE.b (d16, A4), D0", 2},
	{cpu_move, "MOVE.b (d16, A5), D0", 2},
	{cpu_move, "MOVE.b (d16, A6), D0", 2},
	{cpu_move, "MOVE.b (d16, A7), D0", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D0", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D0", 2},
	{cpu_move, "MOVE.b (xxx).W, D0", 2},
	{cpu_move, "MOVE.b (xxx).L, D0", 4},
	{cpu_move, "MOVE.b (d16, PC), D0", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D0", 2},
	{cpu_move, "MOVE.b #, D0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A0)", 0},
	{cpu_move, "MOVE.b D1, (A0)", 0},
	{cpu_move, "MOVE.b D2, (A0)", 0},
	{cpu_move, "MOVE.b D3, (A0)", 0},
	{cpu_move, "MOVE.b D4, (A0)", 0},
	{cpu_move, "MOVE.b D5, (A0)", 0},
	{cpu_move, "MOVE.b D6, (A0)", 0},
	{cpu_move, "MOVE.b D7, (A0)", 0},
	{cpu_move, "MOVE.b A0, (A0)", 0},
	{cpu_move, "MOVE.b A1, (A0)", 0},
	{cpu_move, "MOVE.b A2, (A0)", 0},
	{cpu_move, "MOVE.b A3, (A0)", 0},
	{cpu_move, "MOVE.b A4, (A0)", 0},
	{cpu_move, "MOVE.b A5, (A0)", 0},
	{cpu_move, "MOVE.b A6, (A0)", 0},
	{cpu_move, "MOVE.b A7, (A0)", 0},
	{cpu_move, "MOVE.b (A0), (A0)", 0},
	{cpu_move, "MOVE.b (A1), (A0)", 0},
	{cpu_move, "MOVE.b (A2), (A0)", 0},
	{cpu_move, "MOVE.b (A3), (A0)", 0},
	{cpu_move, "MOVE.b (A4), (A0)", 0},
	{cpu_move, "MOVE.b (A5), (A0)", 0},
	{cpu_move, "MOVE.b (A6), (A0)", 0},
	{cpu_move, "MOVE.b (A7), (A0)", 0},
	{cpu_move, "MOVE.b (A0)+, (A0)", 0},
	{cpu_move, "MOVE.b (A1)+, (A0)", 0},
	{cpu_move, "MOVE.b (A2)+, (A0)", 0},
	{cpu_move, "MOVE.b (A3)+, (A0)", 0},
	{cpu_move, "MOVE.b (A4)+, (A0)", 0},
	{cpu_move, "MOVE.b (A5)+, (A0)", 0},
	{cpu_move, "MOVE.b (A6)+, (A0)", 0},
	{cpu_move, "MOVE.b (A7)+, (A0)", 0},
	{cpu_move, "MOVE.b -(A0), (A0)", 0},
	{cpu_move, "MOVE.b -(A1), (A0)", 0},
	{cpu_move, "MOVE.b -(A2), (A0)", 0},
	{cpu_move, "MOVE.b -(A3), (A0)", 0},
	{cpu_move, "MOVE.b -(A4), (A0)", 0},
	{cpu_move, "MOVE.b -(A5), (A0)", 0},
	{cpu_move, "MOVE.b -(A6), (A0)", 0},
	{cpu_move, "MOVE.b -(A7), (A0)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A0)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A0)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A0)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A0)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A0)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A0)", 2},
	{cpu_move, "MOVE.b #, (A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A0)+", 0},
	{cpu_move, "MOVE.b D1, (A0)+", 0},
	{cpu_move, "MOVE.b D2, (A0)+", 0},
	{cpu_move, "MOVE.b D3, (A0)+", 0},
	{cpu_move, "MOVE.b D4, (A0)+", 0},
	{cpu_move, "MOVE.b D5, (A0)+", 0},
	{cpu_move, "MOVE.b D6, (A0)+", 0},
	{cpu_move, "MOVE.b D7, (A0)+", 0},
	{cpu_move, "MOVE.b A0, (A0)+", 0},
	{cpu_move, "MOVE.b A1, (A0)+", 0},
	{cpu_move, "MOVE.b A2, (A0)+", 0},
	{cpu_move, "MOVE.b A3, (A0)+", 0},
	{cpu_move, "MOVE.b A4, (A0)+", 0},
	{cpu_move, "MOVE.b A5, (A0)+", 0},
	{cpu_move, "MOVE.b A6, (A0)+", 0},
	{cpu_move, "MOVE.b A7, (A0)+", 0},
	{cpu_move, "MOVE.b (A0), (A0)+", 0},
	{cpu_move, "MOVE.b (A1), (A0)+", 0},
	{cpu_move, "MOVE.b (A2), (A0)+", 0},
	{cpu_move, "MOVE.b (A3), (A0)+", 0},
	{cpu_move, "MOVE.b (A4), (A0)+", 0},
	{cpu_move, "MOVE.b (A5), (A0)+", 0},
	{cpu_move, "MOVE.b (A6), (A0)+", 0},
	{cpu_move, "MOVE.b (A7), (A0)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A0)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A0)+", 0},
	{cpu_move, "MOVE.b -(A0), (A0)+", 0},
	{cpu_move, "MOVE.b -(A1), (A0)+", 0},
	{cpu_move, "MOVE.b -(A2), (A0)+", 0},
	{cpu_move, "MOVE.b -(A3), (A0)+", 0},
	{cpu_move, "MOVE.b -(A4), (A0)+", 0},
	{cpu_move, "MOVE.b -(A5), (A0)+", 0},
	{cpu_move, "MOVE.b -(A6), (A0)+", 0},
	{cpu_move, "MOVE.b -(A7), (A0)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A0)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A0)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A0)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A0)+", 2},
	{cpu_move, "MOVE.b #, (A0)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A0)", 0},
	{cpu_move, "MOVE.b D1, -(A0)", 0},
	{cpu_move, "MOVE.b D2, -(A0)", 0},
	{cpu_move, "MOVE.b D3, -(A0)", 0},
	{cpu_move, "MOVE.b D4, -(A0)", 0},
	{cpu_move, "MOVE.b D5, -(A0)", 0},
	{cpu_move, "MOVE.b D6, -(A0)", 0},
	{cpu_move, "MOVE.b D7, -(A0)", 0},
	{cpu_move, "MOVE.b A0, -(A0)", 0},
	{cpu_move, "MOVE.b A1, -(A0)", 0},
	{cpu_move, "MOVE.b A2, -(A0)", 0},
	{cpu_move, "MOVE.b A3, -(A0)", 0},
	{cpu_move, "MOVE.b A4, -(A0)", 0},
	{cpu_move, "MOVE.b A5, -(A0)", 0},
	{cpu_move, "MOVE.b A6, -(A0)", 0},
	{cpu_move, "MOVE.b A7, -(A0)", 0},
	{cpu_move, "MOVE.b (A0), -(A0)", 0},
	{cpu_move, "MOVE.b (A1), -(A0)", 0},
	{cpu_move, "MOVE.b (A2), -(A0)", 0},
	{cpu_move, "MOVE.b (A3), -(A0)", 0},
	{cpu_move, "MOVE.b (A4), -(A0)", 0},
	{cpu_move, "MOVE.b (A5), -(A0)", 0},
	{cpu_move, "MOVE.b (A6), -(A0)", 0},
	{cpu_move, "MOVE.b (A7), -(A0)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A0)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A0)", 0},
	{cpu_move, "MOVE.b -(A0), -(A0)", 0},
	{cpu_move, "MOVE.b -(A1), -(A0)", 0},
	{cpu_move, "MOVE.b -(A2), -(A0)", 0},
	{cpu_move, "MOVE.b -(A3), -(A0)", 0},
	{cpu_move, "MOVE.b -(A4), -(A0)", 0},
	{cpu_move, "MOVE.b -(A5), -(A0)", 0},
	{cpu_move, "MOVE.b -(A6), -(A0)", 0},
	{cpu_move, "MOVE.b -(A7), -(A0)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A0)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A0)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A0)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A0)", 2},
	{cpu_move, "MOVE.b #, -(A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A0)", 2},
	{cpu_move, "MOVE.b D1, (d16, A0)", 2},
	{cpu_move, "MOVE.b D2, (d16, A0)", 2},
	{cpu_move, "MOVE.b D3, (d16, A0)", 2},
	{cpu_move, "MOVE.b D4, (d16, A0)", 2},
	{cpu_move, "MOVE.b D5, (d16, A0)", 2},
	{cpu_move, "MOVE.b D6, (d16, A0)", 2},
	{cpu_move, "MOVE.b D7, (d16, A0)", 2},
	{cpu_move, "MOVE.b A0, (d16, A0)", 2},
	{cpu_move, "MOVE.b A1, (d16, A0)", 2},
	{cpu_move, "MOVE.b A2, (d16, A0)", 2},
	{cpu_move, "MOVE.b A3, (d16, A0)", 2},
	{cpu_move, "MOVE.b A4, (d16, A0)", 2},
	{cpu_move, "MOVE.b A5, (d16, A0)", 2},
	{cpu_move, "MOVE.b A6, (d16, A0)", 2},
	{cpu_move, "MOVE.b A7, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A0)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A0)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A0)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A0)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A0)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A0)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.b #, (d16, A0)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A0, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A0, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (xxx).W", 2},
	{cpu_move, "MOVE.b D1, (xxx).W", 2},
	{cpu_move, "MOVE.b D2, (xxx).W", 2},
	{cpu_move, "MOVE.b D3, (xxx).W", 2},
	{cpu_move, "MOVE.b D4, (xxx).W", 2},
	{cpu_move, "MOVE.b D5, (xxx).W", 2},
	{cpu_move, "MOVE.b D6, (xxx).W", 2},
	{cpu_move, "MOVE.b D7, (xxx).W", 2},
	{cpu_move, "MOVE.b A0, (xxx).W", 2},
	{cpu_move, "MOVE.b A1, (xxx).W", 2},
	{cpu_move, "MOVE.b A2, (xxx).W", 2},
	{cpu_move, "MOVE.b A3, (xxx).W", 2},
	{cpu_move, "MOVE.b A4, (xxx).W", 2},
	{cpu_move, "MOVE.b A5, (xxx).W", 2},
	{cpu_move, "MOVE.b A6, (xxx).W", 2},
	{cpu_move, "MOVE.b A7, (xxx).W", 2},
	{cpu_move, "MOVE.b (A0), (xxx).W", 2},
	{cpu_move, "MOVE.b (A1), (xxx).W", 2},
	{cpu_move, "MOVE.b (A2), (xxx).W", 2},
	{cpu_move, "MOVE.b (A3), (xxx).W", 2},
	{cpu_move, "MOVE.b (A4), (xxx).W", 2},
	{cpu_move, "MOVE.b (A5), (xxx).W", 2},
	{cpu_move, "MOVE.b (A6), (xxx).W", 2},
	{cpu_move, "MOVE.b (A7), (xxx).W", 2},
	{cpu_move, "MOVE.b (A0)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A1)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A2)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A3)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A4)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A5)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A6)+, (xxx).W", 2},
	{cpu_move, "MOVE.b (A7)+, (xxx).W", 2},
	{cpu_move, "MOVE.b -(A0), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A1), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A2), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A3), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A4), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A5), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A6), (xxx).W", 2},
	{cpu_move, "MOVE.b -(A7), (xxx).W", 2},
	{cpu_move, "MOVE.b (d16, A0), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A1), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A2), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A3), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A4), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A5), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A6), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, A7), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b (xxx).W, (xxx).W", 4},
	{cpu_move, "MOVE.b (xxx).L, (xxx).W", 6},
	{cpu_move, "MOVE.b (d16, PC), (xxx).W", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.b #, (xxx).W", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D1", 0},
	{cpu_move, "MOVE.b D1, D1", 0},
	{cpu_move, "MOVE.b D2, D1", 0},
	{cpu_move, "MOVE.b D3, D1", 0},
	{cpu_move, "MOVE.b D4, D1", 0},
	{cpu_move, "MOVE.b D5, D1", 0},
	{cpu_move, "MOVE.b D6, D1", 0},
	{cpu_move, "MOVE.b D7, D1", 0},
	{cpu_move, "MOVE.b A0, D1", 0},
	{cpu_move, "MOVE.b A1, D1", 0},
	{cpu_move, "MOVE.b A2, D1", 0},
	{cpu_move, "MOVE.b A3, D1", 0},
	{cpu_move, "MOVE.b A4, D1", 0},
	{cpu_move, "MOVE.b A5, D1", 0},
	{cpu_move, "MOVE.b A6, D1", 0},
	{cpu_move, "MOVE.b A7, D1", 0},
	{cpu_move, "MOVE.b (A0), D1", 0},
	{cpu_move, "MOVE.b (A1), D1", 0},
	{cpu_move, "MOVE.b (A2), D1", 0},
	{cpu_move, "MOVE.b (A3), D1", 0},
	{cpu_move, "MOVE.b (A4), D1", 0},
	{cpu_move, "MOVE.b (A5), D1", 0},
	{cpu_move, "MOVE.b (A6), D1", 0},
	{cpu_move, "MOVE.b (A7), D1", 0},
	{cpu_move, "MOVE.b (A0)+, D1", 0},
	{cpu_move, "MOVE.b (A1)+, D1", 0},
	{cpu_move, "MOVE.b (A2)+, D1", 0},
	{cpu_move, "MOVE.b (A3)+, D1", 0},
	{cpu_move, "MOVE.b (A4)+, D1", 0},
	{cpu_move, "MOVE.b (A5)+, D1", 0},
	{cpu_move, "MOVE.b (A6)+, D1", 0},
	{cpu_move, "MOVE.b (A7)+, D1", 0},
	{cpu_move, "MOVE.b -(A0), D1", 0},
	{cpu_move, "MOVE.b -(A1), D1", 0},
	{cpu_move, "MOVE.b -(A2), D1", 0},
	{cpu_move, "MOVE.b -(A3), D1", 0},
	{cpu_move, "MOVE.b -(A4), D1", 0},
	{cpu_move, "MOVE.b -(A5), D1", 0},
	{cpu_move, "MOVE.b -(A6), D1", 0},
	{cpu_move, "MOVE.b -(A7), D1", 0},
	{cpu_move, "MOVE.b (d16, A0), D1", 2},
	{cpu_move, "MOVE.b (d16, A1), D1", 2},
	{cpu_move, "MOVE.b (d16, A2), D1", 2},
	{cpu_move, "MOVE.b (d16, A3), D1", 2},
	{cpu_move, "MOVE.b (d16, A4), D1", 2},
	{cpu_move, "MOVE.b (d16, A5), D1", 2},
	{cpu_move, "MOVE.b (d16, A6), D1", 2},
	{cpu_move, "MOVE.b (d16, A7), D1", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D1", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D1", 2},
	{cpu_move, "MOVE.b (xxx).W, D1", 2},
	{cpu_move, "MOVE.b (xxx).L, D1", 4},
	{cpu_move, "MOVE.b (d16, PC), D1", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D1", 2},
	{cpu_move, "MOVE.b #, D1", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A1)", 0},
	{cpu_move, "MOVE.b D1, (A1)", 0},
	{cpu_move, "MOVE.b D2, (A1)", 0},
	{cpu_move, "MOVE.b D3, (A1)", 0},
	{cpu_move, "MOVE.b D4, (A1)", 0},
	{cpu_move, "MOVE.b D5, (A1)", 0},
	{cpu_move, "MOVE.b D6, (A1)", 0},
	{cpu_move, "MOVE.b D7, (A1)", 0},
	{cpu_move, "MOVE.b A0, (A1)", 0},
	{cpu_move, "MOVE.b A1, (A1)", 0},
	{cpu_move, "MOVE.b A2, (A1)", 0},
	{cpu_move, "MOVE.b A3, (A1)", 0},
	{cpu_move, "MOVE.b A4, (A1)", 0},
	{cpu_move, "MOVE.b A5, (A1)", 0},
	{cpu_move, "MOVE.b A6, (A1)", 0},
	{cpu_move, "MOVE.b A7, (A1)", 0},
	{cpu_move, "MOVE.b (A0), (A1)", 0},
	{cpu_move, "MOVE.b (A1), (A1)", 0},
	{cpu_move, "MOVE.b (A2), (A1)", 0},
	{cpu_move, "MOVE.b (A3), (A1)", 0},
	{cpu_move, "MOVE.b (A4), (A1)", 0},
	{cpu_move, "MOVE.b (A5), (A1)", 0},
	{cpu_move, "MOVE.b (A6), (A1)", 0},
	{cpu_move, "MOVE.b (A7), (A1)", 0},
	{cpu_move, "MOVE.b (A0)+, (A1)", 0},
	{cpu_move, "MOVE.b (A1)+, (A1)", 0},
	{cpu_move, "MOVE.b (A2)+, (A1)", 0},
	{cpu_move, "MOVE.b (A3)+, (A1)", 0},
	{cpu_move, "MOVE.b (A4)+, (A1)", 0},
	{cpu_move, "MOVE.b (A5)+, (A1)", 0},
	{cpu_move, "MOVE.b (A6)+, (A1)", 0},
	{cpu_move, "MOVE.b (A7)+, (A1)", 0},
	{cpu_move, "MOVE.b -(A0), (A1)", 0},
	{cpu_move, "MOVE.b -(A1), (A1)", 0},
	{cpu_move, "MOVE.b -(A2), (A1)", 0},
	{cpu_move, "MOVE.b -(A3), (A1)", 0},
	{cpu_move, "MOVE.b -(A4), (A1)", 0},
	{cpu_move, "MOVE.b -(A5), (A1)", 0},
	{cpu_move, "MOVE.b -(A6), (A1)", 0},
	{cpu_move, "MOVE.b -(A7), (A1)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A1)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A1)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A1)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A1)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A1)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A1)", 2},
	{cpu_move, "MOVE.b #, (A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A1)+", 0},
	{cpu_move, "MOVE.b D1, (A1)+", 0},
	{cpu_move, "MOVE.b D2, (A1)+", 0},
	{cpu_move, "MOVE.b D3, (A1)+", 0},
	{cpu_move, "MOVE.b D4, (A1)+", 0},
	{cpu_move, "MOVE.b D5, (A1)+", 0},
	{cpu_move, "MOVE.b D6, (A1)+", 0},
	{cpu_move, "MOVE.b D7, (A1)+", 0},
	{cpu_move, "MOVE.b A0, (A1)+", 0},
	{cpu_move, "MOVE.b A1, (A1)+", 0},
	{cpu_move, "MOVE.b A2, (A1)+", 0},
	{cpu_move, "MOVE.b A3, (A1)+", 0},
	{cpu_move, "MOVE.b A4, (A1)+", 0},
	{cpu_move, "MOVE.b A5, (A1)+", 0},
	{cpu_move, "MOVE.b A6, (A1)+", 0},
	{cpu_move, "MOVE.b A7, (A1)+", 0},
	{cpu_move, "MOVE.b (A0), (A1)+", 0},
	{cpu_move, "MOVE.b (A1), (A1)+", 0},
	{cpu_move, "MOVE.b (A2), (A1)+", 0},
	{cpu_move, "MOVE.b (A3), (A1)+", 0},
	{cpu_move, "MOVE.b (A4), (A1)+", 0},
	{cpu_move, "MOVE.b (A5), (A1)+", 0},
	{cpu_move, "MOVE.b (A6), (A1)+", 0},
	{cpu_move, "MOVE.b (A7), (A1)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A1)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A1)+", 0},
	{cpu_move, "MOVE.b -(A0), (A1)+", 0},
	{cpu_move, "MOVE.b -(A1), (A1)+", 0},
	{cpu_move, "MOVE.b -(A2), (A1)+", 0},
	{cpu_move, "MOVE.b -(A3), (A1)+", 0},
	{cpu_move, "MOVE.b -(A4), (A1)+", 0},
	{cpu_move, "MOVE.b -(A5), (A1)+", 0},
	{cpu_move, "MOVE.b -(A6), (A1)+", 0},
	{cpu_move, "MOVE.b -(A7), (A1)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A1)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A1)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A1)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A1)+", 2},
	{cpu_move, "MOVE.b #, (A1)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A1)", 0},
	{cpu_move, "MOVE.b D1, -(A1)", 0},
	{cpu_move, "MOVE.b D2, -(A1)", 0},
	{cpu_move, "MOVE.b D3, -(A1)", 0},
	{cpu_move, "MOVE.b D4, -(A1)", 0},
	{cpu_move, "MOVE.b D5, -(A1)", 0},
	{cpu_move, "MOVE.b D6, -(A1)", 0},
	{cpu_move, "MOVE.b D7, -(A1)", 0},
	{cpu_move, "MOVE.b A0, -(A1)", 0},
	{cpu_move, "MOVE.b A1, -(A1)", 0},
	{cpu_move, "MOVE.b A2, -(A1)", 0},
	{cpu_move, "MOVE.b A3, -(A1)", 0},
	{cpu_move, "MOVE.b A4, -(A1)", 0},
	{cpu_move, "MOVE.b A5, -(A1)", 0},
	{cpu_move, "MOVE.b A6, -(A1)", 0},
	{cpu_move, "MOVE.b A7, -(A1)", 0},
	{cpu_move, "MOVE.b (A0), -(A1)", 0},
	{cpu_move, "MOVE.b (A1), -(A1)", 0},
	{cpu_move, "MOVE.b (A2), -(A1)", 0},
	{cpu_move, "MOVE.b (A3), -(A1)", 0},
	{cpu_move, "MOVE.b (A4), -(A1)", 0},
	{cpu_move, "MOVE.b (A5), -(A1)", 0},
	{cpu_move, "MOVE.b (A6), -(A1)", 0},
	{cpu_move, "MOVE.b (A7), -(A1)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A1)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A1)", 0},
	{cpu_move, "MOVE.b -(A0), -(A1)", 0},
	{cpu_move, "MOVE.b -(A1), -(A1)", 0},
	{cpu_move, "MOVE.b -(A2), -(A1)", 0},
	{cpu_move, "MOVE.b -(A3), -(A1)", 0},
	{cpu_move, "MOVE.b -(A4), -(A1)", 0},
	{cpu_move, "MOVE.b -(A5), -(A1)", 0},
	{cpu_move, "MOVE.b -(A6), -(A1)", 0},
	{cpu_move, "MOVE.b -(A7), -(A1)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A1)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A1)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A1)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A1)", 2},
	{cpu_move, "MOVE.b #, -(A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A1)", 2},
	{cpu_move, "MOVE.b D1, (d16, A1)", 2},
	{cpu_move, "MOVE.b D2, (d16, A1)", 2},
	{cpu_move, "MOVE.b D3, (d16, A1)", 2},
	{cpu_move, "MOVE.b D4, (d16, A1)", 2},
	{cpu_move, "MOVE.b D5, (d16, A1)", 2},
	{cpu_move, "MOVE.b D6, (d16, A1)", 2},
	{cpu_move, "MOVE.b D7, (d16, A1)", 2},
	{cpu_move, "MOVE.b A0, (d16, A1)", 2},
	{cpu_move, "MOVE.b A1, (d16, A1)", 2},
	{cpu_move, "MOVE.b A2, (d16, A1)", 2},
	{cpu_move, "MOVE.b A3, (d16, A1)", 2},
	{cpu_move, "MOVE.b A4, (d16, A1)", 2},
	{cpu_move, "MOVE.b A5, (d16, A1)", 2},
	{cpu_move, "MOVE.b A6, (d16, A1)", 2},
	{cpu_move, "MOVE.b A7, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A1)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A1)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A1)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A1)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A1)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A1)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.b #, (d16, A1)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A1, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A1, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (xxx).L", 4},
	{cpu_move, "MOVE.b D1, (xxx).L", 4},
	{cpu_move, "MOVE.b D2, (xxx).L", 4},
	{cpu_move, "MOVE.b D3, (xxx).L", 4},
	{cpu_move, "MOVE.b D4, (xxx).L", 4},
	{cpu_move, "MOVE.b D5, (xxx).L", 4},
	{cpu_move, "MOVE.b D6, (xxx).L", 4},
	{cpu_move, "MOVE.b D7, (xxx).L", 4},
	{cpu_move, "MOVE.b A0, (xxx).L", 4},
	{cpu_move, "MOVE.b A1, (xxx).L", 4},
	{cpu_move, "MOVE.b A2, (xxx).L", 4},
	{cpu_move, "MOVE.b A3, (xxx).L", 4},
	{cpu_move, "MOVE.b A4, (xxx).L", 4},
	{cpu_move, "MOVE.b A5, (xxx).L", 4},
	{cpu_move, "MOVE.b A6, (xxx).L", 4},
	{cpu_move, "MOVE.b A7, (xxx).L", 4},
	{cpu_move, "MOVE.b (A0), (xxx).L", 4},
	{cpu_move, "MOVE.b (A1), (xxx).L", 4},
	{cpu_move, "MOVE.b (A2), (xxx).L", 4},
	{cpu_move, "MOVE.b (A3), (xxx).L", 4},
	{cpu_move, "MOVE.b (A4), (xxx).L", 4},
	{cpu_move, "MOVE.b (A5), (xxx).L", 4},
	{cpu_move, "MOVE.b (A6), (xxx).L", 4},
	{cpu_move, "MOVE.b (A7), (xxx).L", 4},
	{cpu_move, "MOVE.b (A0)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A1)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A2)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A3)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A4)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A5)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A6)+, (xxx).L", 4},
	{cpu_move, "MOVE.b (A7)+, (xxx).L", 4},
	{cpu_move, "MOVE.b -(A0), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A1), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A2), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A3), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A4), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A5), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A6), (xxx).L", 4},
	{cpu_move, "MOVE.b -(A7), (xxx).L", 4},
	{cpu_move, "MOVE.b (d16, A0), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A1), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A2), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A3), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A4), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A5), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A6), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, A7), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A0, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A1, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A2, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A3, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A4, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A5, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A6, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (d8, A7, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b (xxx).W, (xxx).L", 6},
	{cpu_move, "MOVE.b (xxx).L, (xxx).L", 8},
	{cpu_move, "MOVE.b (d16, PC), (xxx).L", 6},
	{cpu_move, "MOVE.b (d16, PC, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.b #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D2", 0},
	{cpu_move, "MOVE.b D1, D2", 0},
	{cpu_move, "MOVE.b D2, D2", 0},
	{cpu_move, "MOVE.b D3, D2", 0},
	{cpu_move, "MOVE.b D4, D2", 0},
	{cpu_move, "MOVE.b D5, D2", 0},
	{cpu_move, "MOVE.b D6, D2", 0},
	{cpu_move, "MOVE.b D7, D2", 0},
	{cpu_move, "MOVE.b A0, D2", 0},
	{cpu_move, "MOVE.b A1, D2", 0},
	{cpu_move, "MOVE.b A2, D2", 0},
	{cpu_move, "MOVE.b A3, D2", 0},
	{cpu_move, "MOVE.b A4, D2", 0},
	{cpu_move, "MOVE.b A5, D2", 0},
	{cpu_move, "MOVE.b A6, D2", 0},
	{cpu_move, "MOVE.b A7, D2", 0},
	{cpu_move, "MOVE.b (A0), D2", 0},
	{cpu_move, "MOVE.b (A1), D2", 0},
	{cpu_move, "MOVE.b (A2), D2", 0},
	{cpu_move, "MOVE.b (A3), D2", 0},
	{cpu_move, "MOVE.b (A4), D2", 0},
	{cpu_move, "MOVE.b (A5), D2", 0},
	{cpu_move, "MOVE.b (A6), D2", 0},
	{cpu_move, "MOVE.b (A7), D2", 0},
	{cpu_move, "MOVE.b (A0)+, D2", 0},
	{cpu_move, "MOVE.b (A1)+, D2", 0},
	{cpu_move, "MOVE.b (A2)+, D2", 0},
	{cpu_move, "MOVE.b (A3)+, D2", 0},
	{cpu_move, "MOVE.b (A4)+, D2", 0},
	{cpu_move, "MOVE.b (A5)+, D2", 0},
	{cpu_move, "MOVE.b (A6)+, D2", 0},
	{cpu_move, "MOVE.b (A7)+, D2", 0},
	{cpu_move, "MOVE.b -(A0), D2", 0},
	{cpu_move, "MOVE.b -(A1), D2", 0},
	{cpu_move, "MOVE.b -(A2), D2", 0},
	{cpu_move, "MOVE.b -(A3), D2", 0},
	{cpu_move, "MOVE.b -(A4), D2", 0},
	{cpu_move, "MOVE.b -(A5), D2", 0},
	{cpu_move, "MOVE.b -(A6), D2", 0},
	{cpu_move, "MOVE.b -(A7), D2", 0},
	{cpu_move, "MOVE.b (d16, A0), D2", 2},
	{cpu_move, "MOVE.b (d16, A1), D2", 2},
	{cpu_move, "MOVE.b (d16, A2), D2", 2},
	{cpu_move, "MOVE.b (d16, A3), D2", 2},
	{cpu_move, "MOVE.b (d16, A4), D2", 2},
	{cpu_move, "MOVE.b (d16, A5), D2", 2},
	{cpu_move, "MOVE.b (d16, A6), D2", 2},
	{cpu_move, "MOVE.b (d16, A7), D2", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D2", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D2", 2},
	{cpu_move, "MOVE.b (xxx).W, D2", 2},
	{cpu_move, "MOVE.b (xxx).L, D2", 4},
	{cpu_move, "MOVE.b (d16, PC), D2", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D2", 2},
	{cpu_move, "MOVE.b #, D2", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A2)", 0},
	{cpu_move, "MOVE.b D1, (A2)", 0},
	{cpu_move, "MOVE.b D2, (A2)", 0},
	{cpu_move, "MOVE.b D3, (A2)", 0},
	{cpu_move, "MOVE.b D4, (A2)", 0},
	{cpu_move, "MOVE.b D5, (A2)", 0},
	{cpu_move, "MOVE.b D6, (A2)", 0},
	{cpu_move, "MOVE.b D7, (A2)", 0},
	{cpu_move, "MOVE.b A0, (A2)", 0},
	{cpu_move, "MOVE.b A1, (A2)", 0},
	{cpu_move, "MOVE.b A2, (A2)", 0},
	{cpu_move, "MOVE.b A3, (A2)", 0},
	{cpu_move, "MOVE.b A4, (A2)", 0},
	{cpu_move, "MOVE.b A5, (A2)", 0},
	{cpu_move, "MOVE.b A6, (A2)", 0},
	{cpu_move, "MOVE.b A7, (A2)", 0},
	{cpu_move, "MOVE.b (A0), (A2)", 0},
	{cpu_move, "MOVE.b (A1), (A2)", 0},
	{cpu_move, "MOVE.b (A2), (A2)", 0},
	{cpu_move, "MOVE.b (A3), (A2)", 0},
	{cpu_move, "MOVE.b (A4), (A2)", 0},
	{cpu_move, "MOVE.b (A5), (A2)", 0},
	{cpu_move, "MOVE.b (A6), (A2)", 0},
	{cpu_move, "MOVE.b (A7), (A2)", 0},
	{cpu_move, "MOVE.b (A0)+, (A2)", 0},
	{cpu_move, "MOVE.b (A1)+, (A2)", 0},
	{cpu_move, "MOVE.b (A2)+, (A2)", 0},
	{cpu_move, "MOVE.b (A3)+, (A2)", 0},
	{cpu_move, "MOVE.b (A4)+, (A2)", 0},
	{cpu_move, "MOVE.b (A5)+, (A2)", 0},
	{cpu_move, "MOVE.b (A6)+, (A2)", 0},
	{cpu_move, "MOVE.b (A7)+, (A2)", 0},
	{cpu_move, "MOVE.b -(A0), (A2)", 0},
	{cpu_move, "MOVE.b -(A1), (A2)", 0},
	{cpu_move, "MOVE.b -(A2), (A2)", 0},
	{cpu_move, "MOVE.b -(A3), (A2)", 0},
	{cpu_move, "MOVE.b -(A4), (A2)", 0},
	{cpu_move, "MOVE.b -(A5), (A2)", 0},
	{cpu_move, "MOVE.b -(A6), (A2)", 0},
	{cpu_move, "MOVE.b -(A7), (A2)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A2)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A2)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A2)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A2)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A2)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A2)", 2},
	{cpu_move, "MOVE.b #, (A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A2)+", 0},
	{cpu_move, "MOVE.b D1, (A2)+", 0},
	{cpu_move, "MOVE.b D2, (A2)+", 0},
	{cpu_move, "MOVE.b D3, (A2)+", 0},
	{cpu_move, "MOVE.b D4, (A2)+", 0},
	{cpu_move, "MOVE.b D5, (A2)+", 0},
	{cpu_move, "MOVE.b D6, (A2)+", 0},
	{cpu_move, "MOVE.b D7, (A2)+", 0},
	{cpu_move, "MOVE.b A0, (A2)+", 0},
	{cpu_move, "MOVE.b A1, (A2)+", 0},
	{cpu_move, "MOVE.b A2, (A2)+", 0},
	{cpu_move, "MOVE.b A3, (A2)+", 0},
	{cpu_move, "MOVE.b A4, (A2)+", 0},
	{cpu_move, "MOVE.b A5, (A2)+", 0},
	{cpu_move, "MOVE.b A6, (A2)+", 0},
	{cpu_move, "MOVE.b A7, (A2)+", 0},
	{cpu_move, "MOVE.b (A0), (A2)+", 0},
	{cpu_move, "MOVE.b (A1), (A2)+", 0},
	{cpu_move, "MOVE.b (A2), (A2)+", 0},
	{cpu_move, "MOVE.b (A3), (A2)+", 0},
	{cpu_move, "MOVE.b (A4), (A2)+", 0},
	{cpu_move, "MOVE.b (A5), (A2)+", 0},
	{cpu_move, "MOVE.b (A6), (A2)+", 0},
	{cpu_move, "MOVE.b (A7), (A2)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A2)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A2)+", 0},
	{cpu_move, "MOVE.b -(A0), (A2)+", 0},
	{cpu_move, "MOVE.b -(A1), (A2)+", 0},
	{cpu_move, "MOVE.b -(A2), (A2)+", 0},
	{cpu_move, "MOVE.b -(A3), (A2)+", 0},
	{cpu_move, "MOVE.b -(A4), (A2)+", 0},
	{cpu_move, "MOVE.b -(A5), (A2)+", 0},
	{cpu_move, "MOVE.b -(A6), (A2)+", 0},
	{cpu_move, "MOVE.b -(A7), (A2)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A2)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A2)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A2)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A2)+", 2},
	{cpu_move, "MOVE.b #, (A2)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A2)", 0},
	{cpu_move, "MOVE.b D1, -(A2)", 0},
	{cpu_move, "MOVE.b D2, -(A2)", 0},
	{cpu_move, "MOVE.b D3, -(A2)", 0},
	{cpu_move, "MOVE.b D4, -(A2)", 0},
	{cpu_move, "MOVE.b D5, -(A2)", 0},
	{cpu_move, "MOVE.b D6, -(A2)", 0},
	{cpu_move, "MOVE.b D7, -(A2)", 0},
	{cpu_move, "MOVE.b A0, -(A2)", 0},
	{cpu_move, "MOVE.b A1, -(A2)", 0},
	{cpu_move, "MOVE.b A2, -(A2)", 0},
	{cpu_move, "MOVE.b A3, -(A2)", 0},
	{cpu_move, "MOVE.b A4, -(A2)", 0},
	{cpu_move, "MOVE.b A5, -(A2)", 0},
	{cpu_move, "MOVE.b A6, -(A2)", 0},
	{cpu_move, "MOVE.b A7, -(A2)", 0},
	{cpu_move, "MOVE.b (A0), -(A2)", 0},
	{cpu_move, "MOVE.b (A1), -(A2)", 0},
	{cpu_move, "MOVE.b (A2), -(A2)", 0},
	{cpu_move, "MOVE.b (A3), -(A2)", 0},
	{cpu_move, "MOVE.b (A4), -(A2)", 0},
	{cpu_move, "MOVE.b (A5), -(A2)", 0},
	{cpu_move, "MOVE.b (A6), -(A2)", 0},
	{cpu_move, "MOVE.b (A7), -(A2)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A2)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A2)", 0},
	{cpu_move, "MOVE.b -(A0), -(A2)", 0},
	{cpu_move, "MOVE.b -(A1), -(A2)", 0},
	{cpu_move, "MOVE.b -(A2), -(A2)", 0},
	{cpu_move, "MOVE.b -(A3), -(A2)", 0},
	{cpu_move, "MOVE.b -(A4), -(A2)", 0},
	{cpu_move, "MOVE.b -(A5), -(A2)", 0},
	{cpu_move, "MOVE.b -(A6), -(A2)", 0},
	{cpu_move, "MOVE.b -(A7), -(A2)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A2)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A2)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A2)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A2)", 2},
	{cpu_move, "MOVE.b #, -(A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A2)", 2},
	{cpu_move, "MOVE.b D1, (d16, A2)", 2},
	{cpu_move, "MOVE.b D2, (d16, A2)", 2},
	{cpu_move, "MOVE.b D3, (d16, A2)", 2},
	{cpu_move, "MOVE.b D4, (d16, A2)", 2},
	{cpu_move, "MOVE.b D5, (d16, A2)", 2},
	{cpu_move, "MOVE.b D6, (d16, A2)", 2},
	{cpu_move, "MOVE.b D7, (d16, A2)", 2},
	{cpu_move, "MOVE.b A0, (d16, A2)", 2},
	{cpu_move, "MOVE.b A1, (d16, A2)", 2},
	{cpu_move, "MOVE.b A2, (d16, A2)", 2},
	{cpu_move, "MOVE.b A3, (d16, A2)", 2},
	{cpu_move, "MOVE.b A4, (d16, A2)", 2},
	{cpu_move, "MOVE.b A5, (d16, A2)", 2},
	{cpu_move, "MOVE.b A6, (d16, A2)", 2},
	{cpu_move, "MOVE.b A7, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A2)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A2)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A2)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A2)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A2)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A2)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.b #, (d16, A2)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A2, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A2, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D3", 0},
	{cpu_move, "MOVE.b D1, D3", 0},
	{cpu_move, "MOVE.b D2, D3", 0},
	{cpu_move, "MOVE.b D3, D3", 0},
	{cpu_move, "MOVE.b D4, D3", 0},
	{cpu_move, "MOVE.b D5, D3", 0},
	{cpu_move, "MOVE.b D6, D3", 0},
	{cpu_move, "MOVE.b D7, D3", 0},
	{cpu_move, "MOVE.b A0, D3", 0},
	{cpu_move, "MOVE.b A1, D3", 0},
	{cpu_move, "MOVE.b A2, D3", 0},
	{cpu_move, "MOVE.b A3, D3", 0},
	{cpu_move, "MOVE.b A4, D3", 0},
	{cpu_move, "MOVE.b A5, D3", 0},
	{cpu_move, "MOVE.b A6, D3", 0},
	{cpu_move, "MOVE.b A7, D3", 0},
	{cpu_move, "MOVE.b (A0), D3", 0},
	{cpu_move, "MOVE.b (A1), D3", 0},
	{cpu_move, "MOVE.b (A2), D3", 0},
	{cpu_move, "MOVE.b (A3), D3", 0},
	{cpu_move, "MOVE.b (A4), D3", 0},
	{cpu_move, "MOVE.b (A5), D3", 0},
	{cpu_move, "MOVE.b (A6), D3", 0},
	{cpu_move, "MOVE.b (A7), D3", 0},
	{cpu_move, "MOVE.b (A0)+, D3", 0},
	{cpu_move, "MOVE.b (A1)+, D3", 0},
	{cpu_move, "MOVE.b (A2)+, D3", 0},
	{cpu_move, "MOVE.b (A3)+, D3", 0},
	{cpu_move, "MOVE.b (A4)+, D3", 0},
	{cpu_move, "MOVE.b (A5)+, D3", 0},
	{cpu_move, "MOVE.b (A6)+, D3", 0},
	{cpu_move, "MOVE.b (A7)+, D3", 0},
	{cpu_move, "MOVE.b -(A0), D3", 0},
	{cpu_move, "MOVE.b -(A1), D3", 0},
	{cpu_move, "MOVE.b -(A2), D3", 0},
	{cpu_move, "MOVE.b -(A3), D3", 0},
	{cpu_move, "MOVE.b -(A4), D3", 0},
	{cpu_move, "MOVE.b -(A5), D3", 0},
	{cpu_move, "MOVE.b -(A6), D3", 0},
	{cpu_move, "MOVE.b -(A7), D3", 0},
	{cpu_move, "MOVE.b (d16, A0), D3", 2},
	{cpu_move, "MOVE.b (d16, A1), D3", 2},
	{cpu_move, "MOVE.b (d16, A2), D3", 2},
	{cpu_move, "MOVE.b (d16, A3), D3", 2},
	{cpu_move, "MOVE.b (d16, A4), D3", 2},
	{cpu_move, "MOVE.b (d16, A5), D3", 2},
	{cpu_move, "MOVE.b (d16, A6), D3", 2},
	{cpu_move, "MOVE.b (d16, A7), D3", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D3", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D3", 2},
	{cpu_move, "MOVE.b (xxx).W, D3", 2},
	{cpu_move, "MOVE.b (xxx).L, D3", 4},
	{cpu_move, "MOVE.b (d16, PC), D3", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D3", 2},
	{cpu_move, "MOVE.b #, D3", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A3)", 0},
	{cpu_move, "MOVE.b D1, (A3)", 0},
	{cpu_move, "MOVE.b D2, (A3)", 0},
	{cpu_move, "MOVE.b D3, (A3)", 0},
	{cpu_move, "MOVE.b D4, (A3)", 0},
	{cpu_move, "MOVE.b D5, (A3)", 0},
	{cpu_move, "MOVE.b D6, (A3)", 0},
	{cpu_move, "MOVE.b D7, (A3)", 0},
	{cpu_move, "MOVE.b A0, (A3)", 0},
	{cpu_move, "MOVE.b A1, (A3)", 0},
	{cpu_move, "MOVE.b A2, (A3)", 0},
	{cpu_move, "MOVE.b A3, (A3)", 0},
	{cpu_move, "MOVE.b A4, (A3)", 0},
	{cpu_move, "MOVE.b A5, (A3)", 0},
	{cpu_move, "MOVE.b A6, (A3)", 0},
	{cpu_move, "MOVE.b A7, (A3)", 0},
	{cpu_move, "MOVE.b (A0), (A3)", 0},
	{cpu_move, "MOVE.b (A1), (A3)", 0},
	{cpu_move, "MOVE.b (A2), (A3)", 0},
	{cpu_move, "MOVE.b (A3), (A3)", 0},
	{cpu_move, "MOVE.b (A4), (A3)", 0},
	{cpu_move, "MOVE.b (A5), (A3)", 0},
	{cpu_move, "MOVE.b (A6), (A3)", 0},
	{cpu_move, "MOVE.b (A7), (A3)", 0},
	{cpu_move, "MOVE.b (A0)+, (A3)", 0},
	{cpu_move, "MOVE.b (A1)+, (A3)", 0},
	{cpu_move, "MOVE.b (A2)+, (A3)", 0},
	{cpu_move, "MOVE.b (A3)+, (A3)", 0},
	{cpu_move, "MOVE.b (A4)+, (A3)", 0},
	{cpu_move, "MOVE.b (A5)+, (A3)", 0},
	{cpu_move, "MOVE.b (A6)+, (A3)", 0},
	{cpu_move, "MOVE.b (A7)+, (A3)", 0},
	{cpu_move, "MOVE.b -(A0), (A3)", 0},
	{cpu_move, "MOVE.b -(A1), (A3)", 0},
	{cpu_move, "MOVE.b -(A2), (A3)", 0},
	{cpu_move, "MOVE.b -(A3), (A3)", 0},
	{cpu_move, "MOVE.b -(A4), (A3)", 0},
	{cpu_move, "MOVE.b -(A5), (A3)", 0},
	{cpu_move, "MOVE.b -(A6), (A3)", 0},
	{cpu_move, "MOVE.b -(A7), (A3)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A3)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A3)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A3)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A3)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A3)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A3)", 2},
	{cpu_move, "MOVE.b #, (A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A3)+", 0},
	{cpu_move, "MOVE.b D1, (A3)+", 0},
	{cpu_move, "MOVE.b D2, (A3)+", 0},
	{cpu_move, "MOVE.b D3, (A3)+", 0},
	{cpu_move, "MOVE.b D4, (A3)+", 0},
	{cpu_move, "MOVE.b D5, (A3)+", 0},
	{cpu_move, "MOVE.b D6, (A3)+", 0},
	{cpu_move, "MOVE.b D7, (A3)+", 0},
	{cpu_move, "MOVE.b A0, (A3)+", 0},
	{cpu_move, "MOVE.b A1, (A3)+", 0},
	{cpu_move, "MOVE.b A2, (A3)+", 0},
	{cpu_move, "MOVE.b A3, (A3)+", 0},
	{cpu_move, "MOVE.b A4, (A3)+", 0},
	{cpu_move, "MOVE.b A5, (A3)+", 0},
	{cpu_move, "MOVE.b A6, (A3)+", 0},
	{cpu_move, "MOVE.b A7, (A3)+", 0},
	{cpu_move, "MOVE.b (A0), (A3)+", 0},
	{cpu_move, "MOVE.b (A1), (A3)+", 0},
	{cpu_move, "MOVE.b (A2), (A3)+", 0},
	{cpu_move, "MOVE.b (A3), (A3)+", 0},
	{cpu_move, "MOVE.b (A4), (A3)+", 0},
	{cpu_move, "MOVE.b (A5), (A3)+", 0},
	{cpu_move, "MOVE.b (A6), (A3)+", 0},
	{cpu_move, "MOVE.b (A7), (A3)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A3)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A3)+", 0},
	{cpu_move, "MOVE.b -(A0), (A3)+", 0},
	{cpu_move, "MOVE.b -(A1), (A3)+", 0},
	{cpu_move, "MOVE.b -(A2), (A3)+", 0},
	{cpu_move, "MOVE.b -(A3), (A3)+", 0},
	{cpu_move, "MOVE.b -(A4), (A3)+", 0},
	{cpu_move, "MOVE.b -(A5), (A3)+", 0},
	{cpu_move, "MOVE.b -(A6), (A3)+", 0},
	{cpu_move, "MOVE.b -(A7), (A3)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A3)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A3)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A3)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A3)+", 2},
	{cpu_move, "MOVE.b #, (A3)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A3)", 0},
	{cpu_move, "MOVE.b D1, -(A3)", 0},
	{cpu_move, "MOVE.b D2, -(A3)", 0},
	{cpu_move, "MOVE.b D3, -(A3)", 0},
	{cpu_move, "MOVE.b D4, -(A3)", 0},
	{cpu_move, "MOVE.b D5, -(A3)", 0},
	{cpu_move, "MOVE.b D6, -(A3)", 0},
	{cpu_move, "MOVE.b D7, -(A3)", 0},
	{cpu_move, "MOVE.b A0, -(A3)", 0},
	{cpu_move, "MOVE.b A1, -(A3)", 0},
	{cpu_move, "MOVE.b A2, -(A3)", 0},
	{cpu_move, "MOVE.b A3, -(A3)", 0},
	{cpu_move, "MOVE.b A4, -(A3)", 0},
	{cpu_move, "MOVE.b A5, -(A3)", 0},
	{cpu_move, "MOVE.b A6, -(A3)", 0},
	{cpu_move, "MOVE.b A7, -(A3)", 0},
	{cpu_move, "MOVE.b (A0), -(A3)", 0},
	{cpu_move, "MOVE.b (A1), -(A3)", 0},
	{cpu_move, "MOVE.b (A2), -(A3)", 0},
	{cpu_move, "MOVE.b (A3), -(A3)", 0},
	{cpu_move, "MOVE.b (A4), -(A3)", 0},
	{cpu_move, "MOVE.b (A5), -(A3)", 0},
	{cpu_move, "MOVE.b (A6), -(A3)", 0},
	{cpu_move, "MOVE.b (A7), -(A3)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A3)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A3)", 0},
	{cpu_move, "MOVE.b -(A0), -(A3)", 0},
	{cpu_move, "MOVE.b -(A1), -(A3)", 0},
	{cpu_move, "MOVE.b -(A2), -(A3)", 0},
	{cpu_move, "MOVE.b -(A3), -(A3)", 0},
	{cpu_move, "MOVE.b -(A4), -(A3)", 0},
	{cpu_move, "MOVE.b -(A5), -(A3)", 0},
	{cpu_move, "MOVE.b -(A6), -(A3)", 0},
	{cpu_move, "MOVE.b -(A7), -(A3)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A3)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A3)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A3)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A3)", 2},
	{cpu_move, "MOVE.b #, -(A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A3)", 2},
	{cpu_move, "MOVE.b D1, (d16, A3)", 2},
	{cpu_move, "MOVE.b D2, (d16, A3)", 2},
	{cpu_move, "MOVE.b D3, (d16, A3)", 2},
	{cpu_move, "MOVE.b D4, (d16, A3)", 2},
	{cpu_move, "MOVE.b D5, (d16, A3)", 2},
	{cpu_move, "MOVE.b D6, (d16, A3)", 2},
	{cpu_move, "MOVE.b D7, (d16, A3)", 2},
	{cpu_move, "MOVE.b A0, (d16, A3)", 2},
	{cpu_move, "MOVE.b A1, (d16, A3)", 2},
	{cpu_move, "MOVE.b A2, (d16, A3)", 2},
	{cpu_move, "MOVE.b A3, (d16, A3)", 2},
	{cpu_move, "MOVE.b A4, (d16, A3)", 2},
	{cpu_move, "MOVE.b A5, (d16, A3)", 2},
	{cpu_move, "MOVE.b A6, (d16, A3)", 2},
	{cpu_move, "MOVE.b A7, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A3)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A3)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A3)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A3)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A3)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A3)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.b #, (d16, A3)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A3, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A3, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D4", 0},
	{cpu_move, "MOVE.b D1, D4", 0},
	{cpu_move, "MOVE.b D2, D4", 0},
	{cpu_move, "MOVE.b D3, D4", 0},
	{cpu_move, "MOVE.b D4, D4", 0},
	{cpu_move, "MOVE.b D5, D4", 0},
	{cpu_move, "MOVE.b D6, D4", 0},
	{cpu_move, "MOVE.b D7, D4", 0},
	{cpu_move, "MOVE.b A0, D4", 0},
	{cpu_move, "MOVE.b A1, D4", 0},
	{cpu_move, "MOVE.b A2, D4", 0},
	{cpu_move, "MOVE.b A3, D4", 0},
	{cpu_move, "MOVE.b A4, D4", 0},
	{cpu_move, "MOVE.b A5, D4", 0},
	{cpu_move, "MOVE.b A6, D4", 0},
	{cpu_move, "MOVE.b A7, D4", 0},
	{cpu_move, "MOVE.b (A0), D4", 0},
	{cpu_move, "MOVE.b (A1), D4", 0},
	{cpu_move, "MOVE.b (A2), D4", 0},
	{cpu_move, "MOVE.b (A3), D4", 0},
	{cpu_move, "MOVE.b (A4), D4", 0},
	{cpu_move, "MOVE.b (A5), D4", 0},
	{cpu_move, "MOVE.b (A6), D4", 0},
	{cpu_move, "MOVE.b (A7), D4", 0},
	{cpu_move, "MOVE.b (A0)+, D4", 0},
	{cpu_move, "MOVE.b (A1)+, D4", 0},
	{cpu_move, "MOVE.b (A2)+, D4", 0},
	{cpu_move, "MOVE.b (A3)+, D4", 0},
	{cpu_move, "MOVE.b (A4)+, D4", 0},
	{cpu_move, "MOVE.b (A5)+, D4", 0},
	{cpu_move, "MOVE.b (A6)+, D4", 0},
	{cpu_move, "MOVE.b (A7)+, D4", 0},
	{cpu_move, "MOVE.b -(A0), D4", 0},
	{cpu_move, "MOVE.b -(A1), D4", 0},
	{cpu_move, "MOVE.b -(A2), D4", 0},
	{cpu_move, "MOVE.b -(A3), D4", 0},
	{cpu_move, "MOVE.b -(A4), D4", 0},
	{cpu_move, "MOVE.b -(A5), D4", 0},
	{cpu_move, "MOVE.b -(A6), D4", 0},
	{cpu_move, "MOVE.b -(A7), D4", 0},
	{cpu_move, "MOVE.b (d16, A0), D4", 2},
	{cpu_move, "MOVE.b (d16, A1), D4", 2},
	{cpu_move, "MOVE.b (d16, A2), D4", 2},
	{cpu_move, "MOVE.b (d16, A3), D4", 2},
	{cpu_move, "MOVE.b (d16, A4), D4", 2},
	{cpu_move, "MOVE.b (d16, A5), D4", 2},
	{cpu_move, "MOVE.b (d16, A6), D4", 2},
	{cpu_move, "MOVE.b (d16, A7), D4", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D4", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D4", 2},
	{cpu_move, "MOVE.b (xxx).W, D4", 2},
	{cpu_move, "MOVE.b (xxx).L, D4", 4},
	{cpu_move, "MOVE.b (d16, PC), D4", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D4", 2},
	{cpu_move, "MOVE.b #, D4", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A4)", 0},
	{cpu_move, "MOVE.b D1, (A4)", 0},
	{cpu_move, "MOVE.b D2, (A4)", 0},
	{cpu_move, "MOVE.b D3, (A4)", 0},
	{cpu_move, "MOVE.b D4, (A4)", 0},
	{cpu_move, "MOVE.b D5, (A4)", 0},
	{cpu_move, "MOVE.b D6, (A4)", 0},
	{cpu_move, "MOVE.b D7, (A4)", 0},
	{cpu_move, "MOVE.b A0, (A4)", 0},
	{cpu_move, "MOVE.b A1, (A4)", 0},
	{cpu_move, "MOVE.b A2, (A4)", 0},
	{cpu_move, "MOVE.b A3, (A4)", 0},
	{cpu_move, "MOVE.b A4, (A4)", 0},
	{cpu_move, "MOVE.b A5, (A4)", 0},
	{cpu_move, "MOVE.b A6, (A4)", 0},
	{cpu_move, "MOVE.b A7, (A4)", 0},
	{cpu_move, "MOVE.b (A0), (A4)", 0},
	{cpu_move, "MOVE.b (A1), (A4)", 0},
	{cpu_move, "MOVE.b (A2), (A4)", 0},
	{cpu_move, "MOVE.b (A3), (A4)", 0},
	{cpu_move, "MOVE.b (A4), (A4)", 0},
	{cpu_move, "MOVE.b (A5), (A4)", 0},
	{cpu_move, "MOVE.b (A6), (A4)", 0},
	{cpu_move, "MOVE.b (A7), (A4)", 0},
	{cpu_move, "MOVE.b (A0)+, (A4)", 0},
	{cpu_move, "MOVE.b (A1)+, (A4)", 0},
	{cpu_move, "MOVE.b (A2)+, (A4)", 0},
	{cpu_move, "MOVE.b (A3)+, (A4)", 0},
	{cpu_move, "MOVE.b (A4)+, (A4)", 0},
	{cpu_move, "MOVE.b (A5)+, (A4)", 0},
	{cpu_move, "MOVE.b (A6)+, (A4)", 0},
	{cpu_move, "MOVE.b (A7)+, (A4)", 0},
	{cpu_move, "MOVE.b -(A0), (A4)", 0},
	{cpu_move, "MOVE.b -(A1), (A4)", 0},
	{cpu_move, "MOVE.b -(A2), (A4)", 0},
	{cpu_move, "MOVE.b -(A3), (A4)", 0},
	{cpu_move, "MOVE.b -(A4), (A4)", 0},
	{cpu_move, "MOVE.b -(A5), (A4)", 0},
	{cpu_move, "MOVE.b -(A6), (A4)", 0},
	{cpu_move, "MOVE.b -(A7), (A4)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A4)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A4)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A4)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A4)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A4)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A4)", 2},
	{cpu_move, "MOVE.b #, (A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A4)+", 0},
	{cpu_move, "MOVE.b D1, (A4)+", 0},
	{cpu_move, "MOVE.b D2, (A4)+", 0},
	{cpu_move, "MOVE.b D3, (A4)+", 0},
	{cpu_move, "MOVE.b D4, (A4)+", 0},
	{cpu_move, "MOVE.b D5, (A4)+", 0},
	{cpu_move, "MOVE.b D6, (A4)+", 0},
	{cpu_move, "MOVE.b D7, (A4)+", 0},
	{cpu_move, "MOVE.b A0, (A4)+", 0},
	{cpu_move, "MOVE.b A1, (A4)+", 0},
	{cpu_move, "MOVE.b A2, (A4)+", 0},
	{cpu_move, "MOVE.b A3, (A4)+", 0},
	{cpu_move, "MOVE.b A4, (A4)+", 0},
	{cpu_move, "MOVE.b A5, (A4)+", 0},
	{cpu_move, "MOVE.b A6, (A4)+", 0},
	{cpu_move, "MOVE.b A7, (A4)+", 0},
	{cpu_move, "MOVE.b (A0), (A4)+", 0},
	{cpu_move, "MOVE.b (A1), (A4)+", 0},
	{cpu_move, "MOVE.b (A2), (A4)+", 0},
	{cpu_move, "MOVE.b (A3), (A4)+", 0},
	{cpu_move, "MOVE.b (A4), (A4)+", 0},
	{cpu_move, "MOVE.b (A5), (A4)+", 0},
	{cpu_move, "MOVE.b (A6), (A4)+", 0},
	{cpu_move, "MOVE.b (A7), (A4)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A4)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A4)+", 0},
	{cpu_move, "MOVE.b -(A0), (A4)+", 0},
	{cpu_move, "MOVE.b -(A1), (A4)+", 0},
	{cpu_move, "MOVE.b -(A2), (A4)+", 0},
	{cpu_move, "MOVE.b -(A3), (A4)+", 0},
	{cpu_move, "MOVE.b -(A4), (A4)+", 0},
	{cpu_move, "MOVE.b -(A5), (A4)+", 0},
	{cpu_move, "MOVE.b -(A6), (A4)+", 0},
	{cpu_move, "MOVE.b -(A7), (A4)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A4)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A4)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A4)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A4)+", 2},
	{cpu_move, "MOVE.b #, (A4)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A4)", 0},
	{cpu_move, "MOVE.b D1, -(A4)", 0},
	{cpu_move, "MOVE.b D2, -(A4)", 0},
	{cpu_move, "MOVE.b D3, -(A4)", 0},
	{cpu_move, "MOVE.b D4, -(A4)", 0},
	{cpu_move, "MOVE.b D5, -(A4)", 0},
	{cpu_move, "MOVE.b D6, -(A4)", 0},
	{cpu_move, "MOVE.b D7, -(A4)", 0},
	{cpu_move, "MOVE.b A0, -(A4)", 0},
	{cpu_move, "MOVE.b A1, -(A4)", 0},
	{cpu_move, "MOVE.b A2, -(A4)", 0},
	{cpu_move, "MOVE.b A3, -(A4)", 0},
	{cpu_move, "MOVE.b A4, -(A4)", 0},
	{cpu_move, "MOVE.b A5, -(A4)", 0},
	{cpu_move, "MOVE.b A6, -(A4)", 0},
	{cpu_move, "MOVE.b A7, -(A4)", 0},
	{cpu_move, "MOVE.b (A0), -(A4)", 0},
	{cpu_move, "MOVE.b (A1), -(A4)", 0},
	{cpu_move, "MOVE.b (A2), -(A4)", 0},
	{cpu_move, "MOVE.b (A3), -(A4)", 0},
	{cpu_move, "MOVE.b (A4), -(A4)", 0},
	{cpu_move, "MOVE.b (A5), -(A4)", 0},
	{cpu_move, "MOVE.b (A6), -(A4)", 0},
	{cpu_move, "MOVE.b (A7), -(A4)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A4)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A4)", 0},
	{cpu_move, "MOVE.b -(A0), -(A4)", 0},
	{cpu_move, "MOVE.b -(A1), -(A4)", 0},
	{cpu_move, "MOVE.b -(A2), -(A4)", 0},
	{cpu_move, "MOVE.b -(A3), -(A4)", 0},
	{cpu_move, "MOVE.b -(A4), -(A4)", 0},
	{cpu_move, "MOVE.b -(A5), -(A4)", 0},
	{cpu_move, "MOVE.b -(A6), -(A4)", 0},
	{cpu_move, "MOVE.b -(A7), -(A4)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A4)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A4)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A4)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A4)", 2},
	{cpu_move, "MOVE.b #, -(A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A4)", 2},
	{cpu_move, "MOVE.b D1, (d16, A4)", 2},
	{cpu_move, "MOVE.b D2, (d16, A4)", 2},
	{cpu_move, "MOVE.b D3, (d16, A4)", 2},
	{cpu_move, "MOVE.b D4, (d16, A4)", 2},
	{cpu_move, "MOVE.b D5, (d16, A4)", 2},
	{cpu_move, "MOVE.b D6, (d16, A4)", 2},
	{cpu_move, "MOVE.b D7, (d16, A4)", 2},
	{cpu_move, "MOVE.b A0, (d16, A4)", 2},
	{cpu_move, "MOVE.b A1, (d16, A4)", 2},
	{cpu_move, "MOVE.b A2, (d16, A4)", 2},
	{cpu_move, "MOVE.b A3, (d16, A4)", 2},
	{cpu_move, "MOVE.b A4, (d16, A4)", 2},
	{cpu_move, "MOVE.b A5, (d16, A4)", 2},
	{cpu_move, "MOVE.b A6, (d16, A4)", 2},
	{cpu_move, "MOVE.b A7, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A4)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A4)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A4)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A4)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A4)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A4)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.b #, (d16, A4)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A4, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A4, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D5", 0},
	{cpu_move, "MOVE.b D1, D5", 0},
	{cpu_move, "MOVE.b D2, D5", 0},
	{cpu_move, "MOVE.b D3, D5", 0},
	{cpu_move, "MOVE.b D4, D5", 0},
	{cpu_move, "MOVE.b D5, D5", 0},
	{cpu_move, "MOVE.b D6, D5", 0},
	{cpu_move, "MOVE.b D7, D5", 0},
	{cpu_move, "MOVE.b A0, D5", 0},
	{cpu_move, "MOVE.b A1, D5", 0},
	{cpu_move, "MOVE.b A2, D5", 0},
	{cpu_move, "MOVE.b A3, D5", 0},
	{cpu_move, "MOVE.b A4, D5", 0},
	{cpu_move, "MOVE.b A5, D5", 0},
	{cpu_move, "MOVE.b A6, D5", 0},
	{cpu_move, "MOVE.b A7, D5", 0},
	{cpu_move, "MOVE.b (A0), D5", 0},
	{cpu_move, "MOVE.b (A1), D5", 0},
	{cpu_move, "MOVE.b (A2), D5", 0},
	{cpu_move, "MOVE.b (A3), D5", 0},
	{cpu_move, "MOVE.b (A4), D5", 0},
	{cpu_move, "MOVE.b (A5), D5", 0},
	{cpu_move, "MOVE.b (A6), D5", 0},
	{cpu_move, "MOVE.b (A7), D5", 0},
	{cpu_move, "MOVE.b (A0)+, D5", 0},
	{cpu_move, "MOVE.b (A1)+, D5", 0},
	{cpu_move, "MOVE.b (A2)+, D5", 0},
	{cpu_move, "MOVE.b (A3)+, D5", 0},
	{cpu_move, "MOVE.b (A4)+, D5", 0},
	{cpu_move, "MOVE.b (A5)+, D5", 0},
	{cpu_move, "MOVE.b (A6)+, D5", 0},
	{cpu_move, "MOVE.b (A7)+, D5", 0},
	{cpu_move, "MOVE.b -(A0), D5", 0},
	{cpu_move, "MOVE.b -(A1), D5", 0},
	{cpu_move, "MOVE.b -(A2), D5", 0},
	{cpu_move, "MOVE.b -(A3), D5", 0},
	{cpu_move, "MOVE.b -(A4), D5", 0},
	{cpu_move, "MOVE.b -(A5), D5", 0},
	{cpu_move, "MOVE.b -(A6), D5", 0},
	{cpu_move, "MOVE.b -(A7), D5", 0},
	{cpu_move, "MOVE.b (d16, A0), D5", 2},
	{cpu_move, "MOVE.b (d16, A1), D5", 2},
	{cpu_move, "MOVE.b (d16, A2), D5", 2},
	{cpu_move, "MOVE.b (d16, A3), D5", 2},
	{cpu_move, "MOVE.b (d16, A4), D5", 2},
	{cpu_move, "MOVE.b (d16, A5), D5", 2},
	{cpu_move, "MOVE.b (d16, A6), D5", 2},
	{cpu_move, "MOVE.b (d16, A7), D5", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D5", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D5", 2},
	{cpu_move, "MOVE.b (xxx).W, D5", 2},
	{cpu_move, "MOVE.b (xxx).L, D5", 4},
	{cpu_move, "MOVE.b (d16, PC), D5", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D5", 2},
	{cpu_move, "MOVE.b #, D5", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A5)", 0},
	{cpu_move, "MOVE.b D1, (A5)", 0},
	{cpu_move, "MOVE.b D2, (A5)", 0},
	{cpu_move, "MOVE.b D3, (A5)", 0},
	{cpu_move, "MOVE.b D4, (A5)", 0},
	{cpu_move, "MOVE.b D5, (A5)", 0},
	{cpu_move, "MOVE.b D6, (A5)", 0},
	{cpu_move, "MOVE.b D7, (A5)", 0},
	{cpu_move, "MOVE.b A0, (A5)", 0},
	{cpu_move, "MOVE.b A1, (A5)", 0},
	{cpu_move, "MOVE.b A2, (A5)", 0},
	{cpu_move, "MOVE.b A3, (A5)", 0},
	{cpu_move, "MOVE.b A4, (A5)", 0},
	{cpu_move, "MOVE.b A5, (A5)", 0},
	{cpu_move, "MOVE.b A6, (A5)", 0},
	{cpu_move, "MOVE.b A7, (A5)", 0},
	{cpu_move, "MOVE.b (A0), (A5)", 0},
	{cpu_move, "MOVE.b (A1), (A5)", 0},
	{cpu_move, "MOVE.b (A2), (A5)", 0},
	{cpu_move, "MOVE.b (A3), (A5)", 0},
	{cpu_move, "MOVE.b (A4), (A5)", 0},
	{cpu_move, "MOVE.b (A5), (A5)", 0},
	{cpu_move, "MOVE.b (A6), (A5)", 0},
	{cpu_move, "MOVE.b (A7), (A5)", 0},
	{cpu_move, "MOVE.b (A0)+, (A5)", 0},
	{cpu_move, "MOVE.b (A1)+, (A5)", 0},
	{cpu_move, "MOVE.b (A2)+, (A5)", 0},
	{cpu_move, "MOVE.b (A3)+, (A5)", 0},
	{cpu_move, "MOVE.b (A4)+, (A5)", 0},
	{cpu_move, "MOVE.b (A5)+, (A5)", 0},
	{cpu_move, "MOVE.b (A6)+, (A5)", 0},
	{cpu_move, "MOVE.b (A7)+, (A5)", 0},
	{cpu_move, "MOVE.b -(A0), (A5)", 0},
	{cpu_move, "MOVE.b -(A1), (A5)", 0},
	{cpu_move, "MOVE.b -(A2), (A5)", 0},
	{cpu_move, "MOVE.b -(A3), (A5)", 0},
	{cpu_move, "MOVE.b -(A4), (A5)", 0},
	{cpu_move, "MOVE.b -(A5), (A5)", 0},
	{cpu_move, "MOVE.b -(A6), (A5)", 0},
	{cpu_move, "MOVE.b -(A7), (A5)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A5)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A5)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A5)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A5)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A5)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A5)", 2},
	{cpu_move, "MOVE.b #, (A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A5)+", 0},
	{cpu_move, "MOVE.b D1, (A5)+", 0},
	{cpu_move, "MOVE.b D2, (A5)+", 0},
	{cpu_move, "MOVE.b D3, (A5)+", 0},
	{cpu_move, "MOVE.b D4, (A5)+", 0},
	{cpu_move, "MOVE.b D5, (A5)+", 0},
	{cpu_move, "MOVE.b D6, (A5)+", 0},
	{cpu_move, "MOVE.b D7, (A5)+", 0},
	{cpu_move, "MOVE.b A0, (A5)+", 0},
	{cpu_move, "MOVE.b A1, (A5)+", 0},
	{cpu_move, "MOVE.b A2, (A5)+", 0},
	{cpu_move, "MOVE.b A3, (A5)+", 0},
	{cpu_move, "MOVE.b A4, (A5)+", 0},
	{cpu_move, "MOVE.b A5, (A5)+", 0},
	{cpu_move, "MOVE.b A6, (A5)+", 0},
	{cpu_move, "MOVE.b A7, (A5)+", 0},
	{cpu_move, "MOVE.b (A0), (A5)+", 0},
	{cpu_move, "MOVE.b (A1), (A5)+", 0},
	{cpu_move, "MOVE.b (A2), (A5)+", 0},
	{cpu_move, "MOVE.b (A3), (A5)+", 0},
	{cpu_move, "MOVE.b (A4), (A5)+", 0},
	{cpu_move, "MOVE.b (A5), (A5)+", 0},
	{cpu_move, "MOVE.b (A6), (A5)+", 0},
	{cpu_move, "MOVE.b (A7), (A5)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A5)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A5)+", 0},
	{cpu_move, "MOVE.b -(A0), (A5)+", 0},
	{cpu_move, "MOVE.b -(A1), (A5)+", 0},
	{cpu_move, "MOVE.b -(A2), (A5)+", 0},
	{cpu_move, "MOVE.b -(A3), (A5)+", 0},
	{cpu_move, "MOVE.b -(A4), (A5)+", 0},
	{cpu_move, "MOVE.b -(A5), (A5)+", 0},
	{cpu_move, "MOVE.b -(A6), (A5)+", 0},
	{cpu_move, "MOVE.b -(A7), (A5)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A5)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A5)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A5)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A5)+", 2},
	{cpu_move, "MOVE.b #, (A5)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A5)", 0},
	{cpu_move, "MOVE.b D1, -(A5)", 0},
	{cpu_move, "MOVE.b D2, -(A5)", 0},
	{cpu_move, "MOVE.b D3, -(A5)", 0},
	{cpu_move, "MOVE.b D4, -(A5)", 0},
	{cpu_move, "MOVE.b D5, -(A5)", 0},
	{cpu_move, "MOVE.b D6, -(A5)", 0},
	{cpu_move, "MOVE.b D7, -(A5)", 0},
	{cpu_move, "MOVE.b A0, -(A5)", 0},
	{cpu_move, "MOVE.b A1, -(A5)", 0},
	{cpu_move, "MOVE.b A2, -(A5)", 0},
	{cpu_move, "MOVE.b A3, -(A5)", 0},
	{cpu_move, "MOVE.b A4, -(A5)", 0},
	{cpu_move, "MOVE.b A5, -(A5)", 0},
	{cpu_move, "MOVE.b A6, -(A5)", 0},
	{cpu_move, "MOVE.b A7, -(A5)", 0},
	{cpu_move, "MOVE.b (A0), -(A5)", 0},
	{cpu_move, "MOVE.b (A1), -(A5)", 0},
	{cpu_move, "MOVE.b (A2), -(A5)", 0},
	{cpu_move, "MOVE.b (A3), -(A5)", 0},
	{cpu_move, "MOVE.b (A4), -(A5)", 0},
	{cpu_move, "MOVE.b (A5), -(A5)", 0},
	{cpu_move, "MOVE.b (A6), -(A5)", 0},
	{cpu_move, "MOVE.b (A7), -(A5)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A5)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A5)", 0},
	{cpu_move, "MOVE.b -(A0), -(A5)", 0},
	{cpu_move, "MOVE.b -(A1), -(A5)", 0},
	{cpu_move, "MOVE.b -(A2), -(A5)", 0},
	{cpu_move, "MOVE.b -(A3), -(A5)", 0},
	{cpu_move, "MOVE.b -(A4), -(A5)", 0},
	{cpu_move, "MOVE.b -(A5), -(A5)", 0},
	{cpu_move, "MOVE.b -(A6), -(A5)", 0},
	{cpu_move, "MOVE.b -(A7), -(A5)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A5)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A5)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A5)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A5)", 2},
	{cpu_move, "MOVE.b #, -(A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A5)", 2},
	{cpu_move, "MOVE.b D1, (d16, A5)", 2},
	{cpu_move, "MOVE.b D2, (d16, A5)", 2},
	{cpu_move, "MOVE.b D3, (d16, A5)", 2},
	{cpu_move, "MOVE.b D4, (d16, A5)", 2},
	{cpu_move, "MOVE.b D5, (d16, A5)", 2},
	{cpu_move, "MOVE.b D6, (d16, A5)", 2},
	{cpu_move, "MOVE.b D7, (d16, A5)", 2},
	{cpu_move, "MOVE.b A0, (d16, A5)", 2},
	{cpu_move, "MOVE.b A1, (d16, A5)", 2},
	{cpu_move, "MOVE.b A2, (d16, A5)", 2},
	{cpu_move, "MOVE.b A3, (d16, A5)", 2},
	{cpu_move, "MOVE.b A4, (d16, A5)", 2},
	{cpu_move, "MOVE.b A5, (d16, A5)", 2},
	{cpu_move, "MOVE.b A6, (d16, A5)", 2},
	{cpu_move, "MOVE.b A7, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A5)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A5)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A5)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A5)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A5)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A5)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.b #, (d16, A5)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A5, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A5, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D6", 0},
	{cpu_move, "MOVE.b D1, D6", 0},
	{cpu_move, "MOVE.b D2, D6", 0},
	{cpu_move, "MOVE.b D3, D6", 0},
	{cpu_move, "MOVE.b D4, D6", 0},
	{cpu_move, "MOVE.b D5, D6", 0},
	{cpu_move, "MOVE.b D6, D6", 0},
	{cpu_move, "MOVE.b D7, D6", 0},
	{cpu_move, "MOVE.b A0, D6", 0},
	{cpu_move, "MOVE.b A1, D6", 0},
	{cpu_move, "MOVE.b A2, D6", 0},
	{cpu_move, "MOVE.b A3, D6", 0},
	{cpu_move, "MOVE.b A4, D6", 0},
	{cpu_move, "MOVE.b A5, D6", 0},
	{cpu_move, "MOVE.b A6, D6", 0},
	{cpu_move, "MOVE.b A7, D6", 0},
	{cpu_move, "MOVE.b (A0), D6", 0},
	{cpu_move, "MOVE.b (A1), D6", 0},
	{cpu_move, "MOVE.b (A2), D6", 0},
	{cpu_move, "MOVE.b (A3), D6", 0},
	{cpu_move, "MOVE.b (A4), D6", 0},
	{cpu_move, "MOVE.b (A5), D6", 0},
	{cpu_move, "MOVE.b (A6), D6", 0},
	{cpu_move, "MOVE.b (A7), D6", 0},
	{cpu_move, "MOVE.b (A0)+, D6", 0},
	{cpu_move, "MOVE.b (A1)+, D6", 0},
	{cpu_move, "MOVE.b (A2)+, D6", 0},
	{cpu_move, "MOVE.b (A3)+, D6", 0},
	{cpu_move, "MOVE.b (A4)+, D6", 0},
	{cpu_move, "MOVE.b (A5)+, D6", 0},
	{cpu_move, "MOVE.b (A6)+, D6", 0},
	{cpu_move, "MOVE.b (A7)+, D6", 0},
	{cpu_move, "MOVE.b -(A0), D6", 0},
	{cpu_move, "MOVE.b -(A1), D6", 0},
	{cpu_move, "MOVE.b -(A2), D6", 0},
	{cpu_move, "MOVE.b -(A3), D6", 0},
	{cpu_move, "MOVE.b -(A4), D6", 0},
	{cpu_move, "MOVE.b -(A5), D6", 0},
	{cpu_move, "MOVE.b -(A6), D6", 0},
	{cpu_move, "MOVE.b -(A7), D6", 0},
	{cpu_move, "MOVE.b (d16, A0), D6", 2},
	{cpu_move, "MOVE.b (d16, A1), D6", 2},
	{cpu_move, "MOVE.b (d16, A2), D6", 2},
	{cpu_move, "MOVE.b (d16, A3), D6", 2},
	{cpu_move, "MOVE.b (d16, A4), D6", 2},
	{cpu_move, "MOVE.b (d16, A5), D6", 2},
	{cpu_move, "MOVE.b (d16, A6), D6", 2},
	{cpu_move, "MOVE.b (d16, A7), D6", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D6", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D6", 2},
	{cpu_move, "MOVE.b (xxx).W, D6", 2},
	{cpu_move, "MOVE.b (xxx).L, D6", 4},
	{cpu_move, "MOVE.b (d16, PC), D6", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D6", 2},
	{cpu_move, "MOVE.b #, D6", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A6)", 0},
	{cpu_move, "MOVE.b D1, (A6)", 0},
	{cpu_move, "MOVE.b D2, (A6)", 0},
	{cpu_move, "MOVE.b D3, (A6)", 0},
	{cpu_move, "MOVE.b D4, (A6)", 0},
	{cpu_move, "MOVE.b D5, (A6)", 0},
	{cpu_move, "MOVE.b D6, (A6)", 0},
	{cpu_move, "MOVE.b D7, (A6)", 0},
	{cpu_move, "MOVE.b A0, (A6)", 0},
	{cpu_move, "MOVE.b A1, (A6)", 0},
	{cpu_move, "MOVE.b A2, (A6)", 0},
	{cpu_move, "MOVE.b A3, (A6)", 0},
	{cpu_move, "MOVE.b A4, (A6)", 0},
	{cpu_move, "MOVE.b A5, (A6)", 0},
	{cpu_move, "MOVE.b A6, (A6)", 0},
	{cpu_move, "MOVE.b A7, (A6)", 0},
	{cpu_move, "MOVE.b (A0), (A6)", 0},
	{cpu_move, "MOVE.b (A1), (A6)", 0},
	{cpu_move, "MOVE.b (A2), (A6)", 0},
	{cpu_move, "MOVE.b (A3), (A6)", 0},
	{cpu_move, "MOVE.b (A4), (A6)", 0},
	{cpu_move, "MOVE.b (A5), (A6)", 0},
	{cpu_move, "MOVE.b (A6), (A6)", 0},
	{cpu_move, "MOVE.b (A7), (A6)", 0},
	{cpu_move, "MOVE.b (A0)+, (A6)", 0},
	{cpu_move, "MOVE.b (A1)+, (A6)", 0},
	{cpu_move, "MOVE.b (A2)+, (A6)", 0},
	{cpu_move, "MOVE.b (A3)+, (A6)", 0},
	{cpu_move, "MOVE.b (A4)+, (A6)", 0},
	{cpu_move, "MOVE.b (A5)+, (A6)", 0},
	{cpu_move, "MOVE.b (A6)+, (A6)", 0},
	{cpu_move, "MOVE.b (A7)+, (A6)", 0},
	{cpu_move, "MOVE.b -(A0), (A6)", 0},
	{cpu_move, "MOVE.b -(A1), (A6)", 0},
	{cpu_move, "MOVE.b -(A2), (A6)", 0},
	{cpu_move, "MOVE.b -(A3), (A6)", 0},
	{cpu_move, "MOVE.b -(A4), (A6)", 0},
	{cpu_move, "MOVE.b -(A5), (A6)", 0},
	{cpu_move, "MOVE.b -(A6), (A6)", 0},
	{cpu_move, "MOVE.b -(A7), (A6)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A6)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A6)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A6)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A6)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A6)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A6)", 2},
	{cpu_move, "MOVE.b #, (A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A6)+", 0},
	{cpu_move, "MOVE.b D1, (A6)+", 0},
	{cpu_move, "MOVE.b D2, (A6)+", 0},
	{cpu_move, "MOVE.b D3, (A6)+", 0},
	{cpu_move, "MOVE.b D4, (A6)+", 0},
	{cpu_move, "MOVE.b D5, (A6)+", 0},
	{cpu_move, "MOVE.b D6, (A6)+", 0},
	{cpu_move, "MOVE.b D7, (A6)+", 0},
	{cpu_move, "MOVE.b A0, (A6)+", 0},
	{cpu_move, "MOVE.b A1, (A6)+", 0},
	{cpu_move, "MOVE.b A2, (A6)+", 0},
	{cpu_move, "MOVE.b A3, (A6)+", 0},
	{cpu_move, "MOVE.b A4, (A6)+", 0},
	{cpu_move, "MOVE.b A5, (A6)+", 0},
	{cpu_move, "MOVE.b A6, (A6)+", 0},
	{cpu_move, "MOVE.b A7, (A6)+", 0},
	{cpu_move, "MOVE.b (A0), (A6)+", 0},
	{cpu_move, "MOVE.b (A1), (A6)+", 0},
	{cpu_move, "MOVE.b (A2), (A6)+", 0},
	{cpu_move, "MOVE.b (A3), (A6)+", 0},
	{cpu_move, "MOVE.b (A4), (A6)+", 0},
	{cpu_move, "MOVE.b (A5), (A6)+", 0},
	{cpu_move, "MOVE.b (A6), (A6)+", 0},
	{cpu_move, "MOVE.b (A7), (A6)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A6)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A6)+", 0},
	{cpu_move, "MOVE.b -(A0), (A6)+", 0},
	{cpu_move, "MOVE.b -(A1), (A6)+", 0},
	{cpu_move, "MOVE.b -(A2), (A6)+", 0},
	{cpu_move, "MOVE.b -(A3), (A6)+", 0},
	{cpu_move, "MOVE.b -(A4), (A6)+", 0},
	{cpu_move, "MOVE.b -(A5), (A6)+", 0},
	{cpu_move, "MOVE.b -(A6), (A6)+", 0},
	{cpu_move, "MOVE.b -(A7), (A6)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A6)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A6)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A6)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A6)+", 2},
	{cpu_move, "MOVE.b #, (A6)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A6)", 0},
	{cpu_move, "MOVE.b D1, -(A6)", 0},
	{cpu_move, "MOVE.b D2, -(A6)", 0},
	{cpu_move, "MOVE.b D3, -(A6)", 0},
	{cpu_move, "MOVE.b D4, -(A6)", 0},
	{cpu_move, "MOVE.b D5, -(A6)", 0},
	{cpu_move, "MOVE.b D6, -(A6)", 0},
	{cpu_move, "MOVE.b D7, -(A6)", 0},
	{cpu_move, "MOVE.b A0, -(A6)", 0},
	{cpu_move, "MOVE.b A1, -(A6)", 0},
	{cpu_move, "MOVE.b A2, -(A6)", 0},
	{cpu_move, "MOVE.b A3, -(A6)", 0},
	{cpu_move, "MOVE.b A4, -(A6)", 0},
	{cpu_move, "MOVE.b A5, -(A6)", 0},
	{cpu_move, "MOVE.b A6, -(A6)", 0},
	{cpu_move, "MOVE.b A7, -(A6)", 0},
	{cpu_move, "MOVE.b (A0), -(A6)", 0},
	{cpu_move, "MOVE.b (A1), -(A6)", 0},
	{cpu_move, "MOVE.b (A2), -(A6)", 0},
	{cpu_move, "MOVE.b (A3), -(A6)", 0},
	{cpu_move, "MOVE.b (A4), -(A6)", 0},
	{cpu_move, "MOVE.b (A5), -(A6)", 0},
	{cpu_move, "MOVE.b (A6), -(A6)", 0},
	{cpu_move, "MOVE.b (A7), -(A6)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A6)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A6)", 0},
	{cpu_move, "MOVE.b -(A0), -(A6)", 0},
	{cpu_move, "MOVE.b -(A1), -(A6)", 0},
	{cpu_move, "MOVE.b -(A2), -(A6)", 0},
	{cpu_move, "MOVE.b -(A3), -(A6)", 0},
	{cpu_move, "MOVE.b -(A4), -(A6)", 0},
	{cpu_move, "MOVE.b -(A5), -(A6)", 0},
	{cpu_move, "MOVE.b -(A6), -(A6)", 0},
	{cpu_move, "MOVE.b -(A7), -(A6)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A6)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A6)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A6)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A6)", 2},
	{cpu_move, "MOVE.b #, -(A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A6)", 2},
	{cpu_move, "MOVE.b D1, (d16, A6)", 2},
	{cpu_move, "MOVE.b D2, (d16, A6)", 2},
	{cpu_move, "MOVE.b D3, (d16, A6)", 2},
	{cpu_move, "MOVE.b D4, (d16, A6)", 2},
	{cpu_move, "MOVE.b D5, (d16, A6)", 2},
	{cpu_move, "MOVE.b D6, (d16, A6)", 2},
	{cpu_move, "MOVE.b D7, (d16, A6)", 2},
	{cpu_move, "MOVE.b A0, (d16, A6)", 2},
	{cpu_move, "MOVE.b A1, (d16, A6)", 2},
	{cpu_move, "MOVE.b A2, (d16, A6)", 2},
	{cpu_move, "MOVE.b A3, (d16, A6)", 2},
	{cpu_move, "MOVE.b A4, (d16, A6)", 2},
	{cpu_move, "MOVE.b A5, (d16, A6)", 2},
	{cpu_move, "MOVE.b A6, (d16, A6)", 2},
	{cpu_move, "MOVE.b A7, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A6)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A6)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A6)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A6)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A6)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A6)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.b #, (d16, A6)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A6, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A6, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, D7", 0},
	{cpu_move, "MOVE.b D1, D7", 0},
	{cpu_move, "MOVE.b D2, D7", 0},
	{cpu_move, "MOVE.b D3, D7", 0},
	{cpu_move, "MOVE.b D4, D7", 0},
	{cpu_move, "MOVE.b D5, D7", 0},
	{cpu_move, "MOVE.b D6, D7", 0},
	{cpu_move, "MOVE.b D7, D7", 0},
	{cpu_move, "MOVE.b A0, D7", 0},
	{cpu_move, "MOVE.b A1, D7", 0},
	{cpu_move, "MOVE.b A2, D7", 0},
	{cpu_move, "MOVE.b A3, D7", 0},
	{cpu_move, "MOVE.b A4, D7", 0},
	{cpu_move, "MOVE.b A5, D7", 0},
	{cpu_move, "MOVE.b A6, D7", 0},
	{cpu_move, "MOVE.b A7, D7", 0},
	{cpu_move, "MOVE.b (A0), D7", 0},
	{cpu_move, "MOVE.b (A1), D7", 0},
	{cpu_move, "MOVE.b (A2), D7", 0},
	{cpu_move, "MOVE.b (A3), D7", 0},
	{cpu_move, "MOVE.b (A4), D7", 0},
	{cpu_move, "MOVE.b (A5), D7", 0},
	{cpu_move, "MOVE.b (A6), D7", 0},
	{cpu_move, "MOVE.b (A7), D7", 0},
	{cpu_move, "MOVE.b (A0)+, D7", 0},
	{cpu_move, "MOVE.b (A1)+, D7", 0},
	{cpu_move, "MOVE.b (A2)+, D7", 0},
	{cpu_move, "MOVE.b (A3)+, D7", 0},
	{cpu_move, "MOVE.b (A4)+, D7", 0},
	{cpu_move, "MOVE.b (A5)+, D7", 0},
	{cpu_move, "MOVE.b (A6)+, D7", 0},
	{cpu_move, "MOVE.b (A7)+, D7", 0},
	{cpu_move, "MOVE.b -(A0), D7", 0},
	{cpu_move, "MOVE.b -(A1), D7", 0},
	{cpu_move, "MOVE.b -(A2), D7", 0},
	{cpu_move, "MOVE.b -(A3), D7", 0},
	{cpu_move, "MOVE.b -(A4), D7", 0},
	{cpu_move, "MOVE.b -(A5), D7", 0},
	{cpu_move, "MOVE.b -(A6), D7", 0},
	{cpu_move, "MOVE.b -(A7), D7", 0},
	{cpu_move, "MOVE.b (d16, A0), D7", 2},
	{cpu_move, "MOVE.b (d16, A1), D7", 2},
	{cpu_move, "MOVE.b (d16, A2), D7", 2},
	{cpu_move, "MOVE.b (d16, A3), D7", 2},
	{cpu_move, "MOVE.b (d16, A4), D7", 2},
	{cpu_move, "MOVE.b (d16, A5), D7", 2},
	{cpu_move, "MOVE.b (d16, A6), D7", 2},
	{cpu_move, "MOVE.b (d16, A7), D7", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), D7", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), D7", 2},
	{cpu_move, "MOVE.b (xxx).W, D7", 2},
	{cpu_move, "MOVE.b (xxx).L, D7", 4},
	{cpu_move, "MOVE.b (d16, PC), D7", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), D7", 2},
	{cpu_move, "MOVE.b #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A7)", 0},
	{cpu_move, "MOVE.b D1, (A7)", 0},
	{cpu_move, "MOVE.b D2, (A7)", 0},
	{cpu_move, "MOVE.b D3, (A7)", 0},
	{cpu_move, "MOVE.b D4, (A7)", 0},
	{cpu_move, "MOVE.b D5, (A7)", 0},
	{cpu_move, "MOVE.b D6, (A7)", 0},
	{cpu_move, "MOVE.b D7, (A7)", 0},
	{cpu_move, "MOVE.b A0, (A7)", 0},
	{cpu_move, "MOVE.b A1, (A7)", 0},
	{cpu_move, "MOVE.b A2, (A7)", 0},
	{cpu_move, "MOVE.b A3, (A7)", 0},
	{cpu_move, "MOVE.b A4, (A7)", 0},
	{cpu_move, "MOVE.b A5, (A7)", 0},
	{cpu_move, "MOVE.b A6, (A7)", 0},
	{cpu_move, "MOVE.b A7, (A7)", 0},
	{cpu_move, "MOVE.b (A0), (A7)", 0},
	{cpu_move, "MOVE.b (A1), (A7)", 0},
	{cpu_move, "MOVE.b (A2), (A7)", 0},
	{cpu_move, "MOVE.b (A3), (A7)", 0},
	{cpu_move, "MOVE.b (A4), (A7)", 0},
	{cpu_move, "MOVE.b (A5), (A7)", 0},
	{cpu_move, "MOVE.b (A6), (A7)", 0},
	{cpu_move, "MOVE.b (A7), (A7)", 0},
	{cpu_move, "MOVE.b (A0)+, (A7)", 0},
	{cpu_move, "MOVE.b (A1)+, (A7)", 0},
	{cpu_move, "MOVE.b (A2)+, (A7)", 0},
	{cpu_move, "MOVE.b (A3)+, (A7)", 0},
	{cpu_move, "MOVE.b (A4)+, (A7)", 0},
	{cpu_move, "MOVE.b (A5)+, (A7)", 0},
	{cpu_move, "MOVE.b (A6)+, (A7)", 0},
	{cpu_move, "MOVE.b (A7)+, (A7)", 0},
	{cpu_move, "MOVE.b -(A0), (A7)", 0},
	{cpu_move, "MOVE.b -(A1), (A7)", 0},
	{cpu_move, "MOVE.b -(A2), (A7)", 0},
	{cpu_move, "MOVE.b -(A3), (A7)", 0},
	{cpu_move, "MOVE.b -(A4), (A7)", 0},
	{cpu_move, "MOVE.b -(A5), (A7)", 0},
	{cpu_move, "MOVE.b -(A6), (A7)", 0},
	{cpu_move, "MOVE.b -(A7), (A7)", 0},
	{cpu_move, "MOVE.b (d16, A0), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A1), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A2), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A3), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A4), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A5), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A6), (A7)", 2},
	{cpu_move, "MOVE.b (d16, A7), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A7)", 2},
	{cpu_move, "MOVE.b (xxx).W, (A7)", 2},
	{cpu_move, "MOVE.b (xxx).L, (A7)", 4},
	{cpu_move, "MOVE.b (d16, PC), (A7)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A7)", 2},
	{cpu_move, "MOVE.b #, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (A7)+", 0},
	{cpu_move, "MOVE.b D1, (A7)+", 0},
	{cpu_move, "MOVE.b D2, (A7)+", 0},
	{cpu_move, "MOVE.b D3, (A7)+", 0},
	{cpu_move, "MOVE.b D4, (A7)+", 0},
	{cpu_move, "MOVE.b D5, (A7)+", 0},
	{cpu_move, "MOVE.b D6, (A7)+", 0},
	{cpu_move, "MOVE.b D7, (A7)+", 0},
	{cpu_move, "MOVE.b A0, (A7)+", 0},
	{cpu_move, "MOVE.b A1, (A7)+", 0},
	{cpu_move, "MOVE.b A2, (A7)+", 0},
	{cpu_move, "MOVE.b A3, (A7)+", 0},
	{cpu_move, "MOVE.b A4, (A7)+", 0},
	{cpu_move, "MOVE.b A5, (A7)+", 0},
	{cpu_move, "MOVE.b A6, (A7)+", 0},
	{cpu_move, "MOVE.b A7, (A7)+", 0},
	{cpu_move, "MOVE.b (A0), (A7)+", 0},
	{cpu_move, "MOVE.b (A1), (A7)+", 0},
	{cpu_move, "MOVE.b (A2), (A7)+", 0},
	{cpu_move, "MOVE.b (A3), (A7)+", 0},
	{cpu_move, "MOVE.b (A4), (A7)+", 0},
	{cpu_move, "MOVE.b (A5), (A7)+", 0},
	{cpu_move, "MOVE.b (A6), (A7)+", 0},
	{cpu_move, "MOVE.b (A7), (A7)+", 0},
	{cpu_move, "MOVE.b (A0)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A1)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A2)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A3)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A4)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A5)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A6)+, (A7)+", 0},
	{cpu_move, "MOVE.b (A7)+, (A7)+", 0},
	{cpu_move, "MOVE.b -(A0), (A7)+", 0},
	{cpu_move, "MOVE.b -(A1), (A7)+", 0},
	{cpu_move, "MOVE.b -(A2), (A7)+", 0},
	{cpu_move, "MOVE.b -(A3), (A7)+", 0},
	{cpu_move, "MOVE.b -(A4), (A7)+", 0},
	{cpu_move, "MOVE.b -(A5), (A7)+", 0},
	{cpu_move, "MOVE.b -(A6), (A7)+", 0},
	{cpu_move, "MOVE.b -(A7), (A7)+", 0},
	{cpu_move, "MOVE.b (d16, A0), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A1), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A2), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A3), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A4), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A5), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A6), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, A7), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b (xxx).W, (A7)+", 2},
	{cpu_move, "MOVE.b (xxx).L, (A7)+", 4},
	{cpu_move, "MOVE.b (d16, PC), (A7)+", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), (A7)+", 2},
	{cpu_move, "MOVE.b #, (A7)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, -(A7)", 0},
	{cpu_move, "MOVE.b D1, -(A7)", 0},
	{cpu_move, "MOVE.b D2, -(A7)", 0},
	{cpu_move, "MOVE.b D3, -(A7)", 0},
	{cpu_move, "MOVE.b D4, -(A7)", 0},
	{cpu_move, "MOVE.b D5, -(A7)", 0},
	{cpu_move, "MOVE.b D6, -(A7)", 0},
	{cpu_move, "MOVE.b D7, -(A7)", 0},
	{cpu_move, "MOVE.b A0, -(A7)", 0},
	{cpu_move, "MOVE.b A1, -(A7)", 0},
	{cpu_move, "MOVE.b A2, -(A7)", 0},
	{cpu_move, "MOVE.b A3, -(A7)", 0},
	{cpu_move, "MOVE.b A4, -(A7)", 0},
	{cpu_move, "MOVE.b A5, -(A7)", 0},
	{cpu_move, "MOVE.b A6, -(A7)", 0},
	{cpu_move, "MOVE.b A7, -(A7)", 0},
	{cpu_move, "MOVE.b (A0), -(A7)", 0},
	{cpu_move, "MOVE.b (A1), -(A7)", 0},
	{cpu_move, "MOVE.b (A2), -(A7)", 0},
	{cpu_move, "MOVE.b (A3), -(A7)", 0},
	{cpu_move, "MOVE.b (A4), -(A7)", 0},
	{cpu_move, "MOVE.b (A5), -(A7)", 0},
	{cpu_move, "MOVE.b (A6), -(A7)", 0},
	{cpu_move, "MOVE.b (A7), -(A7)", 0},
	{cpu_move, "MOVE.b (A0)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A1)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A2)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A3)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A4)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A5)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A6)+, -(A7)", 0},
	{cpu_move, "MOVE.b (A7)+, -(A7)", 0},
	{cpu_move, "MOVE.b -(A0), -(A7)", 0},
	{cpu_move, "MOVE.b -(A1), -(A7)", 0},
	{cpu_move, "MOVE.b -(A2), -(A7)", 0},
	{cpu_move, "MOVE.b -(A3), -(A7)", 0},
	{cpu_move, "MOVE.b -(A4), -(A7)", 0},
	{cpu_move, "MOVE.b -(A5), -(A7)", 0},
	{cpu_move, "MOVE.b -(A6), -(A7)", 0},
	{cpu_move, "MOVE.b -(A7), -(A7)", 0},
	{cpu_move, "MOVE.b (d16, A0), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A1), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A2), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A3), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A4), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A5), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A6), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, A7), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A0, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A1, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A2, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A3, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A4, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A5, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A6, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (d8, A7, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b (xxx).W, -(A7)", 2},
	{cpu_move, "MOVE.b (xxx).L, -(A7)", 4},
	{cpu_move, "MOVE.b (d16, PC), -(A7)", 2},
	{cpu_move, "MOVE.b (d16, PC, Xn), -(A7)", 2},
	{cpu_move, "MOVE.b #, -(A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d16, A7)", 2},
	{cpu_move, "MOVE.b D1, (d16, A7)", 2},
	{cpu_move, "MOVE.b D2, (d16, A7)", 2},
	{cpu_move, "MOVE.b D3, (d16, A7)", 2},
	{cpu_move, "MOVE.b D4, (d16, A7)", 2},
	{cpu_move, "MOVE.b D5, (d16, A7)", 2},
	{cpu_move, "MOVE.b D6, (d16, A7)", 2},
	{cpu_move, "MOVE.b D7, (d16, A7)", 2},
	{cpu_move, "MOVE.b A0, (d16, A7)", 2},
	{cpu_move, "MOVE.b A1, (d16, A7)", 2},
	{cpu_move, "MOVE.b A2, (d16, A7)", 2},
	{cpu_move, "MOVE.b A3, (d16, A7)", 2},
	{cpu_move, "MOVE.b A4, (d16, A7)", 2},
	{cpu_move, "MOVE.b A5, (d16, A7)", 2},
	{cpu_move, "MOVE.b A6, (d16, A7)", 2},
	{cpu_move, "MOVE.b A7, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A0), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A1), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A2), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A3), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A4), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A5), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A6), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A7), (d16, A7)", 2},
	{cpu_move, "MOVE.b (A0)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A1)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A2)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A3)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A4)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A5)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A6)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b (A7)+, (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A0), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A1), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A2), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A3), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A4), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A5), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A6), (d16, A7)", 2},
	{cpu_move, "MOVE.b -(A7), (d16, A7)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d16, A7)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d16, A7)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d16, A7)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.b #, (d16, A7)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.b D0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b D7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b A7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A0)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A1)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A2)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A3)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A4)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A5)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A6)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (A7)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b -(A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.b (d16, A0), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A1), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A2), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A3), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A4), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A5), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A6), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, A7), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A0, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A1, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A2, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A3, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A4, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A5, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A6, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d8, A7, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).W, (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (xxx).L, (d8, A7, Xn)", 6},
	{cpu_move, "MOVE.b (d16, PC), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b (d16, PC, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.b #, (d8, A7, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D0", 0},
	{cpu_move, "MOVE.l D1, D0", 0},
	{cpu_move, "MOVE.l D2, D0", 0},
	{cpu_move, "MOVE.l D3, D0", 0},
	{cpu_move, "MOVE.l D4, D0", 0},
	{cpu_move, "MOVE.l D5, D0", 0},
	{cpu_move, "MOVE.l D6, D0", 0},
	{cpu_move, "MOVE.l D7, D0", 0},
	{cpu_move, "MOVE.l A0, D0", 0},
	{cpu_move, "MOVE.l A1, D0", 0},
	{cpu_move, "MOVE.l A2, D0", 0},
	{cpu_move, "MOVE.l A3, D0", 0},
	{cpu_move, "MOVE.l A4, D0", 0},
	{cpu_move, "MOVE.l A5, D0", 0},
	{cpu_move, "MOVE.l A6, D0", 0},
	{cpu_move, "MOVE.l A7, D0", 0},
	{cpu_move, "MOVE.l (A0), D0", 0},
	{cpu_move, "MOVE.l (A1), D0", 0},
	{cpu_move, "MOVE.l (A2), D0", 0},
	{cpu_move, "MOVE.l (A3), D0", 0},
	{cpu_move, "MOVE.l (A4), D0", 0},
	{cpu_move, "MOVE.l (A5), D0", 0},
	{cpu_move, "MOVE.l (A6), D0", 0},
	{cpu_move, "MOVE.l (A7), D0", 0},
	{cpu_move, "MOVE.l (A0)+, D0", 0},
	{cpu_move, "MOVE.l (A1)+, D0", 0},
	{cpu_move, "MOVE.l (A2)+, D0", 0},
	{cpu_move, "MOVE.l (A3)+, D0", 0},
	{cpu_move, "MOVE.l (A4)+, D0", 0},
	{cpu_move, "MOVE.l (A5)+, D0", 0},
	{cpu_move, "MOVE.l (A6)+, D0", 0},
	{cpu_move, "MOVE.l (A7)+, D0", 0},
	{cpu_move, "MOVE.l -(A0), D0", 0},
	{cpu_move, "MOVE.l -(A1), D0", 0},
	{cpu_move, "MOVE.l -(A2), D0", 0},
	{cpu_move, "MOVE.l -(A3), D0", 0},
	{cpu_move, "MOVE.l -(A4), D0", 0},
	{cpu_move, "MOVE.l -(A5), D0", 0},
	{cpu_move, "MOVE.l -(A6), D0", 0},
	{cpu_move, "MOVE.l -(A7), D0", 0},
	{cpu_move, "MOVE.l (d16, A0), D0", 2},
	{cpu_move, "MOVE.l (d16, A1), D0", 2},
	{cpu_move, "MOVE.l (d16, A2), D0", 2},
	{cpu_move, "MOVE.l (d16, A3), D0", 2},
	{cpu_move, "MOVE.l (d16, A4), D0", 2},
	{cpu_move, "MOVE.l (d16, A5), D0", 2},
	{cpu_move, "MOVE.l (d16, A6), D0", 2},
	{cpu_move, "MOVE.l (d16, A7), D0", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D0", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D0", 2},
	{cpu_move, "MOVE.l (xxx).W, D0", 2},
	{cpu_move, "MOVE.l (xxx).L, D0", 4},
	{cpu_move, "MOVE.l (d16, PC), D0", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D0", 2},
	{cpu_move, "MOVE.l #, D0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A0)", 0},
	{cpu_move, "MOVE.l D1, (A0)", 0},
	{cpu_move, "MOVE.l D2, (A0)", 0},
	{cpu_move, "MOVE.l D3, (A0)", 0},
	{cpu_move, "MOVE.l D4, (A0)", 0},
	{cpu_move, "MOVE.l D5, (A0)", 0},
	{cpu_move, "MOVE.l D6, (A0)", 0},
	{cpu_move, "MOVE.l D7, (A0)", 0},
	{cpu_move, "MOVE.l A0, (A0)", 0},
	{cpu_move, "MOVE.l A1, (A0)", 0},
	{cpu_move, "MOVE.l A2, (A0)", 0},
	{cpu_move, "MOVE.l A3, (A0)", 0},
	{cpu_move, "MOVE.l A4, (A0)", 0},
	{cpu_move, "MOVE.l A5, (A0)", 0},
	{cpu_move, "MOVE.l A6, (A0)", 0},
	{cpu_move, "MOVE.l A7, (A0)", 0},
	{cpu_move, "MOVE.l (A0), (A0)", 0},
	{cpu_move, "MOVE.l (A1), (A0)", 0},
	{cpu_move, "MOVE.l (A2), (A0)", 0},
	{cpu_move, "MOVE.l (A3), (A0)", 0},
	{cpu_move, "MOVE.l (A4), (A0)", 0},
	{cpu_move, "MOVE.l (A5), (A0)", 0},
	{cpu_move, "MOVE.l (A6), (A0)", 0},
	{cpu_move, "MOVE.l (A7), (A0)", 0},
	{cpu_move, "MOVE.l (A0)+, (A0)", 0},
	{cpu_move, "MOVE.l (A1)+, (A0)", 0},
	{cpu_move, "MOVE.l (A2)+, (A0)", 0},
	{cpu_move, "MOVE.l (A3)+, (A0)", 0},
	{cpu_move, "MOVE.l (A4)+, (A0)", 0},
	{cpu_move, "MOVE.l (A5)+, (A0)", 0},
	{cpu_move, "MOVE.l (A6)+, (A0)", 0},
	{cpu_move, "MOVE.l (A7)+, (A0)", 0},
	{cpu_move, "MOVE.l -(A0), (A0)", 0},
	{cpu_move, "MOVE.l -(A1), (A0)", 0},
	{cpu_move, "MOVE.l -(A2), (A0)", 0},
	{cpu_move, "MOVE.l -(A3), (A0)", 0},
	{cpu_move, "MOVE.l -(A4), (A0)", 0},
	{cpu_move, "MOVE.l -(A5), (A0)", 0},
	{cpu_move, "MOVE.l -(A6), (A0)", 0},
	{cpu_move, "MOVE.l -(A7), (A0)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A0)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A0)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A0)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A0)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A0)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A0)", 2},
	{cpu_move, "MOVE.l #, (A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A0)+", 0},
	{cpu_move, "MOVE.l D1, (A0)+", 0},
	{cpu_move, "MOVE.l D2, (A0)+", 0},
	{cpu_move, "MOVE.l D3, (A0)+", 0},
	{cpu_move, "MOVE.l D4, (A0)+", 0},
	{cpu_move, "MOVE.l D5, (A0)+", 0},
	{cpu_move, "MOVE.l D6, (A0)+", 0},
	{cpu_move, "MOVE.l D7, (A0)+", 0},
	{cpu_move, "MOVE.l A0, (A0)+", 0},
	{cpu_move, "MOVE.l A1, (A0)+", 0},
	{cpu_move, "MOVE.l A2, (A0)+", 0},
	{cpu_move, "MOVE.l A3, (A0)+", 0},
	{cpu_move, "MOVE.l A4, (A0)+", 0},
	{cpu_move, "MOVE.l A5, (A0)+", 0},
	{cpu_move, "MOVE.l A6, (A0)+", 0},
	{cpu_move, "MOVE.l A7, (A0)+", 0},
	{cpu_move, "MOVE.l (A0), (A0)+", 0},
	{cpu_move, "MOVE.l (A1), (A0)+", 0},
	{cpu_move, "MOVE.l (A2), (A0)+", 0},
	{cpu_move, "MOVE.l (A3), (A0)+", 0},
	{cpu_move, "MOVE.l (A4), (A0)+", 0},
	{cpu_move, "MOVE.l (A5), (A0)+", 0},
	{cpu_move, "MOVE.l (A6), (A0)+", 0},
	{cpu_move, "MOVE.l (A7), (A0)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A0)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A0)+", 0},
	{cpu_move, "MOVE.l -(A0), (A0)+", 0},
	{cpu_move, "MOVE.l -(A1), (A0)+", 0},
	{cpu_move, "MOVE.l -(A2), (A0)+", 0},
	{cpu_move, "MOVE.l -(A3), (A0)+", 0},
	{cpu_move, "MOVE.l -(A4), (A0)+", 0},
	{cpu_move, "MOVE.l -(A5), (A0)+", 0},
	{cpu_move, "MOVE.l -(A6), (A0)+", 0},
	{cpu_move, "MOVE.l -(A7), (A0)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A0)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A0)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A0)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A0)+", 2},
	{cpu_move, "MOVE.l #, (A0)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A0)", 0},
	{cpu_move, "MOVE.l D1, -(A0)", 0},
	{cpu_move, "MOVE.l D2, -(A0)", 0},
	{cpu_move, "MOVE.l D3, -(A0)", 0},
	{cpu_move, "MOVE.l D4, -(A0)", 0},
	{cpu_move, "MOVE.l D5, -(A0)", 0},
	{cpu_move, "MOVE.l D6, -(A0)", 0},
	{cpu_move, "MOVE.l D7, -(A0)", 0},
	{cpu_move, "MOVE.l A0, -(A0)", 0},
	{cpu_move, "MOVE.l A1, -(A0)", 0},
	{cpu_move, "MOVE.l A2, -(A0)", 0},
	{cpu_move, "MOVE.l A3, -(A0)", 0},
	{cpu_move, "MOVE.l A4, -(A0)", 0},
	{cpu_move, "MOVE.l A5, -(A0)", 0},
	{cpu_move, "MOVE.l A6, -(A0)", 0},
	{cpu_move, "MOVE.l A7, -(A0)", 0},
	{cpu_move, "MOVE.l (A0), -(A0)", 0},
	{cpu_move, "MOVE.l (A1), -(A0)", 0},
	{cpu_move, "MOVE.l (A2), -(A0)", 0},
	{cpu_move, "MOVE.l (A3), -(A0)", 0},
	{cpu_move, "MOVE.l (A4), -(A0)", 0},
	{cpu_move, "MOVE.l (A5), -(A0)", 0},
	{cpu_move, "MOVE.l (A6), -(A0)", 0},
	{cpu_move, "MOVE.l (A7), -(A0)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A0)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A0)", 0},
	{cpu_move, "MOVE.l -(A0), -(A0)", 0},
	{cpu_move, "MOVE.l -(A1), -(A0)", 0},
	{cpu_move, "MOVE.l -(A2), -(A0)", 0},
	{cpu_move, "MOVE.l -(A3), -(A0)", 0},
	{cpu_move, "MOVE.l -(A4), -(A0)", 0},
	{cpu_move, "MOVE.l -(A5), -(A0)", 0},
	{cpu_move, "MOVE.l -(A6), -(A0)", 0},
	{cpu_move, "MOVE.l -(A7), -(A0)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A0)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A0)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A0)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A0)", 2},
	{cpu_move, "MOVE.l #, -(A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A0)", 2},
	{cpu_move, "MOVE.l D1, (d16, A0)", 2},
	{cpu_move, "MOVE.l D2, (d16, A0)", 2},
	{cpu_move, "MOVE.l D3, (d16, A0)", 2},
	{cpu_move, "MOVE.l D4, (d16, A0)", 2},
	{cpu_move, "MOVE.l D5, (d16, A0)", 2},
	{cpu_move, "MOVE.l D6, (d16, A0)", 2},
	{cpu_move, "MOVE.l D7, (d16, A0)", 2},
	{cpu_move, "MOVE.l A0, (d16, A0)", 2},
	{cpu_move, "MOVE.l A1, (d16, A0)", 2},
	{cpu_move, "MOVE.l A2, (d16, A0)", 2},
	{cpu_move, "MOVE.l A3, (d16, A0)", 2},
	{cpu_move, "MOVE.l A4, (d16, A0)", 2},
	{cpu_move, "MOVE.l A5, (d16, A0)", 2},
	{cpu_move, "MOVE.l A6, (d16, A0)", 2},
	{cpu_move, "MOVE.l A7, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A0)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A0)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A0)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A0)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A0)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A0)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.l #, (d16, A0)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A0, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A0, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (xxx).W", 2},
	{cpu_move, "MOVE.l D1, (xxx).W", 2},
	{cpu_move, "MOVE.l D2, (xxx).W", 2},
	{cpu_move, "MOVE.l D3, (xxx).W", 2},
	{cpu_move, "MOVE.l D4, (xxx).W", 2},
	{cpu_move, "MOVE.l D5, (xxx).W", 2},
	{cpu_move, "MOVE.l D6, (xxx).W", 2},
	{cpu_move, "MOVE.l D7, (xxx).W", 2},
	{cpu_move, "MOVE.l A0, (xxx).W", 2},
	{cpu_move, "MOVE.l A1, (xxx).W", 2},
	{cpu_move, "MOVE.l A2, (xxx).W", 2},
	{cpu_move, "MOVE.l A3, (xxx).W", 2},
	{cpu_move, "MOVE.l A4, (xxx).W", 2},
	{cpu_move, "MOVE.l A5, (xxx).W", 2},
	{cpu_move, "MOVE.l A6, (xxx).W", 2},
	{cpu_move, "MOVE.l A7, (xxx).W", 2},
	{cpu_move, "MOVE.l (A0), (xxx).W", 2},
	{cpu_move, "MOVE.l (A1), (xxx).W", 2},
	{cpu_move, "MOVE.l (A2), (xxx).W", 2},
	{cpu_move, "MOVE.l (A3), (xxx).W", 2},
	{cpu_move, "MOVE.l (A4), (xxx).W", 2},
	{cpu_move, "MOVE.l (A5), (xxx).W", 2},
	{cpu_move, "MOVE.l (A6), (xxx).W", 2},
	{cpu_move, "MOVE.l (A7), (xxx).W", 2},
	{cpu_move, "MOVE.l (A0)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A1)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A2)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A3)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A4)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A5)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A6)+, (xxx).W", 2},
	{cpu_move, "MOVE.l (A7)+, (xxx).W", 2},
	{cpu_move, "MOVE.l -(A0), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A1), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A2), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A3), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A4), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A5), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A6), (xxx).W", 2},
	{cpu_move, "MOVE.l -(A7), (xxx).W", 2},
	{cpu_move, "MOVE.l (d16, A0), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A1), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A2), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A3), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A4), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A5), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A6), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, A7), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l (xxx).W, (xxx).W", 4},
	{cpu_move, "MOVE.l (xxx).L, (xxx).W", 6},
	{cpu_move, "MOVE.l (d16, PC), (xxx).W", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.l #, (xxx).W", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D1", 0},
	{cpu_move, "MOVE.l D1, D1", 0},
	{cpu_move, "MOVE.l D2, D1", 0},
	{cpu_move, "MOVE.l D3, D1", 0},
	{cpu_move, "MOVE.l D4, D1", 0},
	{cpu_move, "MOVE.l D5, D1", 0},
	{cpu_move, "MOVE.l D6, D1", 0},
	{cpu_move, "MOVE.l D7, D1", 0},
	{cpu_move, "MOVE.l A0, D1", 0},
	{cpu_move, "MOVE.l A1, D1", 0},
	{cpu_move, "MOVE.l A2, D1", 0},
	{cpu_move, "MOVE.l A3, D1", 0},
	{cpu_move, "MOVE.l A4, D1", 0},
	{cpu_move, "MOVE.l A5, D1", 0},
	{cpu_move, "MOVE.l A6, D1", 0},
	{cpu_move, "MOVE.l A7, D1", 0},
	{cpu_move, "MOVE.l (A0), D1", 0},
	{cpu_move, "MOVE.l (A1), D1", 0},
	{cpu_move, "MOVE.l (A2), D1", 0},
	{cpu_move, "MOVE.l (A3), D1", 0},
	{cpu_move, "MOVE.l (A4), D1", 0},
	{cpu_move, "MOVE.l (A5), D1", 0},
	{cpu_move, "MOVE.l (A6), D1", 0},
	{cpu_move, "MOVE.l (A7), D1", 0},
	{cpu_move, "MOVE.l (A0)+, D1", 0},
	{cpu_move, "MOVE.l (A1)+, D1", 0},
	{cpu_move, "MOVE.l (A2)+, D1", 0},
	{cpu_move, "MOVE.l (A3)+, D1", 0},
	{cpu_move, "MOVE.l (A4)+, D1", 0},
	{cpu_move, "MOVE.l (A5)+, D1", 0},
	{cpu_move, "MOVE.l (A6)+, D1", 0},
	{cpu_move, "MOVE.l (A7)+, D1", 0},
	{cpu_move, "MOVE.l -(A0), D1", 0},
	{cpu_move, "MOVE.l -(A1), D1", 0},
	{cpu_move, "MOVE.l -(A2), D1", 0},
	{cpu_move, "MOVE.l -(A3), D1", 0},
	{cpu_move, "MOVE.l -(A4), D1", 0},
	{cpu_move, "MOVE.l -(A5), D1", 0},
	{cpu_move, "MOVE.l -(A6), D1", 0},
	{cpu_move, "MOVE.l -(A7), D1", 0},
	{cpu_move, "MOVE.l (d16, A0), D1", 2},
	{cpu_move, "MOVE.l (d16, A1), D1", 2},
	{cpu_move, "MOVE.l (d16, A2), D1", 2},
	{cpu_move, "MOVE.l (d16, A3), D1", 2},
	{cpu_move, "MOVE.l (d16, A4), D1", 2},
	{cpu_move, "MOVE.l (d16, A5), D1", 2},
	{cpu_move, "MOVE.l (d16, A6), D1", 2},
	{cpu_move, "MOVE.l (d16, A7), D1", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D1", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D1", 2},
	{cpu_move, "MOVE.l (xxx).W, D1", 2},
	{cpu_move, "MOVE.l (xxx).L, D1", 4},
	{cpu_move, "MOVE.l (d16, PC), D1", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D1", 2},
	{cpu_move, "MOVE.l #, D1", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A1)", 0},
	{cpu_move, "MOVE.l D1, (A1)", 0},
	{cpu_move, "MOVE.l D2, (A1)", 0},
	{cpu_move, "MOVE.l D3, (A1)", 0},
	{cpu_move, "MOVE.l D4, (A1)", 0},
	{cpu_move, "MOVE.l D5, (A1)", 0},
	{cpu_move, "MOVE.l D6, (A1)", 0},
	{cpu_move, "MOVE.l D7, (A1)", 0},
	{cpu_move, "MOVE.l A0, (A1)", 0},
	{cpu_move, "MOVE.l A1, (A1)", 0},
	{cpu_move, "MOVE.l A2, (A1)", 0},
	{cpu_move, "MOVE.l A3, (A1)", 0},
	{cpu_move, "MOVE.l A4, (A1)", 0},
	{cpu_move, "MOVE.l A5, (A1)", 0},
	{cpu_move, "MOVE.l A6, (A1)", 0},
	{cpu_move, "MOVE.l A7, (A1)", 0},
	{cpu_move, "MOVE.l (A0), (A1)", 0},
	{cpu_move, "MOVE.l (A1), (A1)", 0},
	{cpu_move, "MOVE.l (A2), (A1)", 0},
	{cpu_move, "MOVE.l (A3), (A1)", 0},
	{cpu_move, "MOVE.l (A4), (A1)", 0},
	{cpu_move, "MOVE.l (A5), (A1)", 0},
	{cpu_move, "MOVE.l (A6), (A1)", 0},
	{cpu_move, "MOVE.l (A7), (A1)", 0},
	{cpu_move, "MOVE.l (A0)+, (A1)", 0},
	{cpu_move, "MOVE.l (A1)+, (A1)", 0},
	{cpu_move, "MOVE.l (A2)+, (A1)", 0},
	{cpu_move, "MOVE.l (A3)+, (A1)", 0},
	{cpu_move, "MOVE.l (A4)+, (A1)", 0},
	{cpu_move, "MOVE.l (A5)+, (A1)", 0},
	{cpu_move, "MOVE.l (A6)+, (A1)", 0},
	{cpu_move, "MOVE.l (A7)+, (A1)", 0},
	{cpu_move, "MOVE.l -(A0), (A1)", 0},
	{cpu_move, "MOVE.l -(A1), (A1)", 0},
	{cpu_move, "MOVE.l -(A2), (A1)", 0},
	{cpu_move, "MOVE.l -(A3), (A1)", 0},
	{cpu_move, "MOVE.l -(A4), (A1)", 0},
	{cpu_move, "MOVE.l -(A5), (A1)", 0},
	{cpu_move, "MOVE.l -(A6), (A1)", 0},
	{cpu_move, "MOVE.l -(A7), (A1)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A1)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A1)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A1)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A1)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A1)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A1)", 2},
	{cpu_move, "MOVE.l #, (A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A1)+", 0},
	{cpu_move, "MOVE.l D1, (A1)+", 0},
	{cpu_move, "MOVE.l D2, (A1)+", 0},
	{cpu_move, "MOVE.l D3, (A1)+", 0},
	{cpu_move, "MOVE.l D4, (A1)+", 0},
	{cpu_move, "MOVE.l D5, (A1)+", 0},
	{cpu_move, "MOVE.l D6, (A1)+", 0},
	{cpu_move, "MOVE.l D7, (A1)+", 0},
	{cpu_move, "MOVE.l A0, (A1)+", 0},
	{cpu_move, "MOVE.l A1, (A1)+", 0},
	{cpu_move, "MOVE.l A2, (A1)+", 0},
	{cpu_move, "MOVE.l A3, (A1)+", 0},
	{cpu_move, "MOVE.l A4, (A1)+", 0},
	{cpu_move, "MOVE.l A5, (A1)+", 0},
	{cpu_move, "MOVE.l A6, (A1)+", 0},
	{cpu_move, "MOVE.l A7, (A1)+", 0},
	{cpu_move, "MOVE.l (A0), (A1)+", 0},
	{cpu_move, "MOVE.l (A1), (A1)+", 0},
	{cpu_move, "MOVE.l (A2), (A1)+", 0},
	{cpu_move, "MOVE.l (A3), (A1)+", 0},
	{cpu_move, "MOVE.l (A4), (A1)+", 0},
	{cpu_move, "MOVE.l (A5), (A1)+", 0},
	{cpu_move, "MOVE.l (A6), (A1)+", 0},
	{cpu_move, "MOVE.l (A7), (A1)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A1)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A1)+", 0},
	{cpu_move, "MOVE.l -(A0), (A1)+", 0},
	{cpu_move, "MOVE.l -(A1), (A1)+", 0},
	{cpu_move, "MOVE.l -(A2), (A1)+", 0},
	{cpu_move, "MOVE.l -(A3), (A1)+", 0},
	{cpu_move, "MOVE.l -(A4), (A1)+", 0},
	{cpu_move, "MOVE.l -(A5), (A1)+", 0},
	{cpu_move, "MOVE.l -(A6), (A1)+", 0},
	{cpu_move, "MOVE.l -(A7), (A1)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A1)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A1)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A1)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A1)+", 2},
	{cpu_move, "MOVE.l #, (A1)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A1)", 0},
	{cpu_move, "MOVE.l D1, -(A1)", 0},
	{cpu_move, "MOVE.l D2, -(A1)", 0},
	{cpu_move, "MOVE.l D3, -(A1)", 0},
	{cpu_move, "MOVE.l D4, -(A1)", 0},
	{cpu_move, "MOVE.l D5, -(A1)", 0},
	{cpu_move, "MOVE.l D6, -(A1)", 0},
	{cpu_move, "MOVE.l D7, -(A1)", 0},
	{cpu_move, "MOVE.l A0, -(A1)", 0},
	{cpu_move, "MOVE.l A1, -(A1)", 0},
	{cpu_move, "MOVE.l A2, -(A1)", 0},
	{cpu_move, "MOVE.l A3, -(A1)", 0},
	{cpu_move, "MOVE.l A4, -(A1)", 0},
	{cpu_move, "MOVE.l A5, -(A1)", 0},
	{cpu_move, "MOVE.l A6, -(A1)", 0},
	{cpu_move, "MOVE.l A7, -(A1)", 0},
	{cpu_move, "MOVE.l (A0), -(A1)", 0},
	{cpu_move, "MOVE.l (A1), -(A1)", 0},
	{cpu_move, "MOVE.l (A2), -(A1)", 0},
	{cpu_move, "MOVE.l (A3), -(A1)", 0},
	{cpu_move, "MOVE.l (A4), -(A1)", 0},
	{cpu_move, "MOVE.l (A5), -(A1)", 0},
	{cpu_move, "MOVE.l (A6), -(A1)", 0},
	{cpu_move, "MOVE.l (A7), -(A1)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A1)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A1)", 0},
	{cpu_move, "MOVE.l -(A0), -(A1)", 0},
	{cpu_move, "MOVE.l -(A1), -(A1)", 0},
	{cpu_move, "MOVE.l -(A2), -(A1)", 0},
	{cpu_move, "MOVE.l -(A3), -(A1)", 0},
	{cpu_move, "MOVE.l -(A4), -(A1)", 0},
	{cpu_move, "MOVE.l -(A5), -(A1)", 0},
	{cpu_move, "MOVE.l -(A6), -(A1)", 0},
	{cpu_move, "MOVE.l -(A7), -(A1)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A1)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A1)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A1)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A1)", 2},
	{cpu_move, "MOVE.l #, -(A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A1)", 2},
	{cpu_move, "MOVE.l D1, (d16, A1)", 2},
	{cpu_move, "MOVE.l D2, (d16, A1)", 2},
	{cpu_move, "MOVE.l D3, (d16, A1)", 2},
	{cpu_move, "MOVE.l D4, (d16, A1)", 2},
	{cpu_move, "MOVE.l D5, (d16, A1)", 2},
	{cpu_move, "MOVE.l D6, (d16, A1)", 2},
	{cpu_move, "MOVE.l D7, (d16, A1)", 2},
	{cpu_move, "MOVE.l A0, (d16, A1)", 2},
	{cpu_move, "MOVE.l A1, (d16, A1)", 2},
	{cpu_move, "MOVE.l A2, (d16, A1)", 2},
	{cpu_move, "MOVE.l A3, (d16, A1)", 2},
	{cpu_move, "MOVE.l A4, (d16, A1)", 2},
	{cpu_move, "MOVE.l A5, (d16, A1)", 2},
	{cpu_move, "MOVE.l A6, (d16, A1)", 2},
	{cpu_move, "MOVE.l A7, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A1)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A1)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A1)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A1)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A1)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A1)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.l #, (d16, A1)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A1, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A1, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (xxx).L", 4},
	{cpu_move, "MOVE.l D1, (xxx).L", 4},
	{cpu_move, "MOVE.l D2, (xxx).L", 4},
	{cpu_move, "MOVE.l D3, (xxx).L", 4},
	{cpu_move, "MOVE.l D4, (xxx).L", 4},
	{cpu_move, "MOVE.l D5, (xxx).L", 4},
	{cpu_move, "MOVE.l D6, (xxx).L", 4},
	{cpu_move, "MOVE.l D7, (xxx).L", 4},
	{cpu_move, "MOVE.l A0, (xxx).L", 4},
	{cpu_move, "MOVE.l A1, (xxx).L", 4},
	{cpu_move, "MOVE.l A2, (xxx).L", 4},
	{cpu_move, "MOVE.l A3, (xxx).L", 4},
	{cpu_move, "MOVE.l A4, (xxx).L", 4},
	{cpu_move, "MOVE.l A5, (xxx).L", 4},
	{cpu_move, "MOVE.l A6, (xxx).L", 4},
	{cpu_move, "MOVE.l A7, (xxx).L", 4},
	{cpu_move, "MOVE.l (A0), (xxx).L", 4},
	{cpu_move, "MOVE.l (A1), (xxx).L", 4},
	{cpu_move, "MOVE.l (A2), (xxx).L", 4},
	{cpu_move, "MOVE.l (A3), (xxx).L", 4},
	{cpu_move, "MOVE.l (A4), (xxx).L", 4},
	{cpu_move, "MOVE.l (A5), (xxx).L", 4},
	{cpu_move, "MOVE.l (A6), (xxx).L", 4},
	{cpu_move, "MOVE.l (A7), (xxx).L", 4},
	{cpu_move, "MOVE.l (A0)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A1)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A2)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A3)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A4)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A5)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A6)+, (xxx).L", 4},
	{cpu_move, "MOVE.l (A7)+, (xxx).L", 4},
	{cpu_move, "MOVE.l -(A0), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A1), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A2), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A3), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A4), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A5), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A6), (xxx).L", 4},
	{cpu_move, "MOVE.l -(A7), (xxx).L", 4},
	{cpu_move, "MOVE.l (d16, A0), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A1), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A2), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A3), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A4), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A5), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A6), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, A7), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A0, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A1, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A2, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A3, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A4, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A5, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A6, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (d8, A7, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l (xxx).W, (xxx).L", 6},
	{cpu_move, "MOVE.l (xxx).L, (xxx).L", 8},
	{cpu_move, "MOVE.l (d16, PC), (xxx).L", 6},
	{cpu_move, "MOVE.l (d16, PC, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.l #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D2", 0},
	{cpu_move, "MOVE.l D1, D2", 0},
	{cpu_move, "MOVE.l D2, D2", 0},
	{cpu_move, "MOVE.l D3, D2", 0},
	{cpu_move, "MOVE.l D4, D2", 0},
	{cpu_move, "MOVE.l D5, D2", 0},
	{cpu_move, "MOVE.l D6, D2", 0},
	{cpu_move, "MOVE.l D7, D2", 0},
	{cpu_move, "MOVE.l A0, D2", 0},
	{cpu_move, "MOVE.l A1, D2", 0},
	{cpu_move, "MOVE.l A2, D2", 0},
	{cpu_move, "MOVE.l A3, D2", 0},
	{cpu_move, "MOVE.l A4, D2", 0},
	{cpu_move, "MOVE.l A5, D2", 0},
	{cpu_move, "MOVE.l A6, D2", 0},
	{cpu_move, "MOVE.l A7, D2", 0},
	{cpu_move, "MOVE.l (A0), D2", 0},
	{cpu_move, "MOVE.l (A1), D2", 0},
	{cpu_move, "MOVE.l (A2), D2", 0},
	{cpu_move, "MOVE.l (A3), D2", 0},
	{cpu_move, "MOVE.l (A4), D2", 0},
	{cpu_move, "MOVE.l (A5), D2", 0},
	{cpu_move, "MOVE.l (A6), D2", 0},
	{cpu_move, "MOVE.l (A7), D2", 0},
	{cpu_move, "MOVE.l (A0)+, D2", 0},
	{cpu_move, "MOVE.l (A1)+, D2", 0},
	{cpu_move, "MOVE.l (A2)+, D2", 0},
	{cpu_move, "MOVE.l (A3)+, D2", 0},
	{cpu_move, "MOVE.l (A4)+, D2", 0},
	{cpu_move, "MOVE.l (A5)+, D2", 0},
	{cpu_move, "MOVE.l (A6)+, D2", 0},
	{cpu_move, "MOVE.l (A7)+, D2", 0},
	{cpu_move, "MOVE.l -(A0), D2", 0},
	{cpu_move, "MOVE.l -(A1), D2", 0},
	{cpu_move, "MOVE.l -(A2), D2", 0},
	{cpu_move, "MOVE.l -(A3), D2", 0},
	{cpu_move, "MOVE.l -(A4), D2", 0},
	{cpu_move, "MOVE.l -(A5), D2", 0},
	{cpu_move, "MOVE.l -(A6), D2", 0},
	{cpu_move, "MOVE.l -(A7), D2", 0},
	{cpu_move, "MOVE.l (d16, A0), D2", 2},
	{cpu_move, "MOVE.l (d16, A1), D2", 2},
	{cpu_move, "MOVE.l (d16, A2), D2", 2},
	{cpu_move, "MOVE.l (d16, A3), D2", 2},
	{cpu_move, "MOVE.l (d16, A4), D2", 2},
	{cpu_move, "MOVE.l (d16, A5), D2", 2},
	{cpu_move, "MOVE.l (d16, A6), D2", 2},
	{cpu_move, "MOVE.l (d16, A7), D2", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D2", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D2", 2},
	{cpu_move, "MOVE.l (xxx).W, D2", 2},
	{cpu_move, "MOVE.l (xxx).L, D2", 4},
	{cpu_move, "MOVE.l (d16, PC), D2", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D2", 2},
	{cpu_move, "MOVE.l #, D2", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A2)", 0},
	{cpu_move, "MOVE.l D1, (A2)", 0},
	{cpu_move, "MOVE.l D2, (A2)", 0},
	{cpu_move, "MOVE.l D3, (A2)", 0},
	{cpu_move, "MOVE.l D4, (A2)", 0},
	{cpu_move, "MOVE.l D5, (A2)", 0},
	{cpu_move, "MOVE.l D6, (A2)", 0},
	{cpu_move, "MOVE.l D7, (A2)", 0},
	{cpu_move, "MOVE.l A0, (A2)", 0},
	{cpu_move, "MOVE.l A1, (A2)", 0},
	{cpu_move, "MOVE.l A2, (A2)", 0},
	{cpu_move, "MOVE.l A3, (A2)", 0},
	{cpu_move, "MOVE.l A4, (A2)", 0},
	{cpu_move, "MOVE.l A5, (A2)", 0},
	{cpu_move, "MOVE.l A6, (A2)", 0},
	{cpu_move, "MOVE.l A7, (A2)", 0},
	{cpu_move, "MOVE.l (A0), (A2)", 0},
	{cpu_move, "MOVE.l (A1), (A2)", 0},
	{cpu_move, "MOVE.l (A2), (A2)", 0},
	{cpu_move, "MOVE.l (A3), (A2)", 0},
	{cpu_move, "MOVE.l (A4), (A2)", 0},
	{cpu_move, "MOVE.l (A5), (A2)", 0},
	{cpu_move, "MOVE.l (A6), (A2)", 0},
	{cpu_move, "MOVE.l (A7), (A2)", 0},
	{cpu_move, "MOVE.l (A0)+, (A2)", 0},
	{cpu_move, "MOVE.l (A1)+, (A2)", 0},
	{cpu_move, "MOVE.l (A2)+, (A2)", 0},
	{cpu_move, "MOVE.l (A3)+, (A2)", 0},
	{cpu_move, "MOVE.l (A4)+, (A2)", 0},
	{cpu_move, "MOVE.l (A5)+, (A2)", 0},
	{cpu_move, "MOVE.l (A6)+, (A2)", 0},
	{cpu_move, "MOVE.l (A7)+, (A2)", 0},
	{cpu_move, "MOVE.l -(A0), (A2)", 0},
	{cpu_move, "MOVE.l -(A1), (A2)", 0},
	{cpu_move, "MOVE.l -(A2), (A2)", 0},
	{cpu_move, "MOVE.l -(A3), (A2)", 0},
	{cpu_move, "MOVE.l -(A4), (A2)", 0},
	{cpu_move, "MOVE.l -(A5), (A2)", 0},
	{cpu_move, "MOVE.l -(A6), (A2)", 0},
	{cpu_move, "MOVE.l -(A7), (A2)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A2)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A2)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A2)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A2)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A2)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A2)", 2},
	{cpu_move, "MOVE.l #, (A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A2)+", 0},
	{cpu_move, "MOVE.l D1, (A2)+", 0},
	{cpu_move, "MOVE.l D2, (A2)+", 0},
	{cpu_move, "MOVE.l D3, (A2)+", 0},
	{cpu_move, "MOVE.l D4, (A2)+", 0},
	{cpu_move, "MOVE.l D5, (A2)+", 0},
	{cpu_move, "MOVE.l D6, (A2)+", 0},
	{cpu_move, "MOVE.l D7, (A2)+", 0},
	{cpu_move, "MOVE.l A0, (A2)+", 0},
	{cpu_move, "MOVE.l A1, (A2)+", 0},
	{cpu_move, "MOVE.l A2, (A2)+", 0},
	{cpu_move, "MOVE.l A3, (A2)+", 0},
	{cpu_move, "MOVE.l A4, (A2)+", 0},
	{cpu_move, "MOVE.l A5, (A2)+", 0},
	{cpu_move, "MOVE.l A6, (A2)+", 0},
	{cpu_move, "MOVE.l A7, (A2)+", 0},
	{cpu_move, "MOVE.l (A0), (A2)+", 0},
	{cpu_move, "MOVE.l (A1), (A2)+", 0},
	{cpu_move, "MOVE.l (A2), (A2)+", 0},
	{cpu_move, "MOVE.l (A3), (A2)+", 0},
	{cpu_move, "MOVE.l (A4), (A2)+", 0},
	{cpu_move, "MOVE.l (A5), (A2)+", 0},
	{cpu_move, "MOVE.l (A6), (A2)+", 0},
	{cpu_move, "MOVE.l (A7), (A2)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A2)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A2)+", 0},
	{cpu_move, "MOVE.l -(A0), (A2)+", 0},
	{cpu_move, "MOVE.l -(A1), (A2)+", 0},
	{cpu_move, "MOVE.l -(A2), (A2)+", 0},
	{cpu_move, "MOVE.l -(A3), (A2)+", 0},
	{cpu_move, "MOVE.l -(A4), (A2)+", 0},
	{cpu_move, "MOVE.l -(A5), (A2)+", 0},
	{cpu_move, "MOVE.l -(A6), (A2)+", 0},
	{cpu_move, "MOVE.l -(A7), (A2)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A2)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A2)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A2)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A2)+", 2},
	{cpu_move, "MOVE.l #, (A2)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A2)", 0},
	{cpu_move, "MOVE.l D1, -(A2)", 0},
	{cpu_move, "MOVE.l D2, -(A2)", 0},
	{cpu_move, "MOVE.l D3, -(A2)", 0},
	{cpu_move, "MOVE.l D4, -(A2)", 0},
	{cpu_move, "MOVE.l D5, -(A2)", 0},
	{cpu_move, "MOVE.l D6, -(A2)", 0},
	{cpu_move, "MOVE.l D7, -(A2)", 0},
	{cpu_move, "MOVE.l A0, -(A2)", 0},
	{cpu_move, "MOVE.l A1, -(A2)", 0},
	{cpu_move, "MOVE.l A2, -(A2)", 0},
	{cpu_move, "MOVE.l A3, -(A2)", 0},
	{cpu_move, "MOVE.l A4, -(A2)", 0},
	{cpu_move, "MOVE.l A5, -(A2)", 0},
	{cpu_move, "MOVE.l A6, -(A2)", 0},
	{cpu_move, "MOVE.l A7, -(A2)", 0},
	{cpu_move, "MOVE.l (A0), -(A2)", 0},
	{cpu_move, "MOVE.l (A1), -(A2)", 0},
	{cpu_move, "MOVE.l (A2), -(A2)", 0},
	{cpu_move, "MOVE.l (A3), -(A2)", 0},
	{cpu_move, "MOVE.l (A4), -(A2)", 0},
	{cpu_move, "MOVE.l (A5), -(A2)", 0},
	{cpu_move, "MOVE.l (A6), -(A2)", 0},
	{cpu_move, "MOVE.l (A7), -(A2)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A2)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A2)", 0},
	{cpu_move, "MOVE.l -(A0), -(A2)", 0},
	{cpu_move, "MOVE.l -(A1), -(A2)", 0},
	{cpu_move, "MOVE.l -(A2), -(A2)", 0},
	{cpu_move, "MOVE.l -(A3), -(A2)", 0},
	{cpu_move, "MOVE.l -(A4), -(A2)", 0},
	{cpu_move, "MOVE.l -(A5), -(A2)", 0},
	{cpu_move, "MOVE.l -(A6), -(A2)", 0},
	{cpu_move, "MOVE.l -(A7), -(A2)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A2)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A2)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A2)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A2)", 2},
	{cpu_move, "MOVE.l #, -(A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A2)", 2},
	{cpu_move, "MOVE.l D1, (d16, A2)", 2},
	{cpu_move, "MOVE.l D2, (d16, A2)", 2},
	{cpu_move, "MOVE.l D3, (d16, A2)", 2},
	{cpu_move, "MOVE.l D4, (d16, A2)", 2},
	{cpu_move, "MOVE.l D5, (d16, A2)", 2},
	{cpu_move, "MOVE.l D6, (d16, A2)", 2},
	{cpu_move, "MOVE.l D7, (d16, A2)", 2},
	{cpu_move, "MOVE.l A0, (d16, A2)", 2},
	{cpu_move, "MOVE.l A1, (d16, A2)", 2},
	{cpu_move, "MOVE.l A2, (d16, A2)", 2},
	{cpu_move, "MOVE.l A3, (d16, A2)", 2},
	{cpu_move, "MOVE.l A4, (d16, A2)", 2},
	{cpu_move, "MOVE.l A5, (d16, A2)", 2},
	{cpu_move, "MOVE.l A6, (d16, A2)", 2},
	{cpu_move, "MOVE.l A7, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A2)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A2)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A2)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A2)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A2)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A2)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.l #, (d16, A2)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A2, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A2, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D3", 0},
	{cpu_move, "MOVE.l D1, D3", 0},
	{cpu_move, "MOVE.l D2, D3", 0},
	{cpu_move, "MOVE.l D3, D3", 0},
	{cpu_move, "MOVE.l D4, D3", 0},
	{cpu_move, "MOVE.l D5, D3", 0},
	{cpu_move, "MOVE.l D6, D3", 0},
	{cpu_move, "MOVE.l D7, D3", 0},
	{cpu_move, "MOVE.l A0, D3", 0},
	{cpu_move, "MOVE.l A1, D3", 0},
	{cpu_move, "MOVE.l A2, D3", 0},
	{cpu_move, "MOVE.l A3, D3", 0},
	{cpu_move, "MOVE.l A4, D3", 0},
	{cpu_move, "MOVE.l A5, D3", 0},
	{cpu_move, "MOVE.l A6, D3", 0},
	{cpu_move, "MOVE.l A7, D3", 0},
	{cpu_move, "MOVE.l (A0), D3", 0},
	{cpu_move, "MOVE.l (A1), D3", 0},
	{cpu_move, "MOVE.l (A2), D3", 0},
	{cpu_move, "MOVE.l (A3), D3", 0},
	{cpu_move, "MOVE.l (A4), D3", 0},
	{cpu_move, "MOVE.l (A5), D3", 0},
	{cpu_move, "MOVE.l (A6), D3", 0},
	{cpu_move, "MOVE.l (A7), D3", 0},
	{cpu_move, "MOVE.l (A0)+, D3", 0},
	{cpu_move, "MOVE.l (A1)+, D3", 0},
	{cpu_move, "MOVE.l (A2)+, D3", 0},
	{cpu_move, "MOVE.l (A3)+, D3", 0},
	{cpu_move, "MOVE.l (A4)+, D3", 0},
	{cpu_move, "MOVE.l (A5)+, D3", 0},
	{cpu_move, "MOVE.l (A6)+, D3", 0},
	{cpu_move, "MOVE.l (A7)+, D3", 0},
	{cpu_move, "MOVE.l -(A0), D3", 0},
	{cpu_move, "MOVE.l -(A1), D3", 0},
	{cpu_move, "MOVE.l -(A2), D3", 0},
	{cpu_move, "MOVE.l -(A3), D3", 0},
	{cpu_move, "MOVE.l -(A4), D3", 0},
	{cpu_move, "MOVE.l -(A5), D3", 0},
	{cpu_move, "MOVE.l -(A6), D3", 0},
	{cpu_move, "MOVE.l -(A7), D3", 0},
	{cpu_move, "MOVE.l (d16, A0), D3", 2},
	{cpu_move, "MOVE.l (d16, A1), D3", 2},
	{cpu_move, "MOVE.l (d16, A2), D3", 2},
	{cpu_move, "MOVE.l (d16, A3), D3", 2},
	{cpu_move, "MOVE.l (d16, A4), D3", 2},
	{cpu_move, "MOVE.l (d16, A5), D3", 2},
	{cpu_move, "MOVE.l (d16, A6), D3", 2},
	{cpu_move, "MOVE.l (d16, A7), D3", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D3", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D3", 2},
	{cpu_move, "MOVE.l (xxx).W, D3", 2},
	{cpu_move, "MOVE.l (xxx).L, D3", 4},
	{cpu_move, "MOVE.l (d16, PC), D3", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D3", 2},
	{cpu_move, "MOVE.l #, D3", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A3)", 0},
	{cpu_move, "MOVE.l D1, (A3)", 0},
	{cpu_move, "MOVE.l D2, (A3)", 0},
	{cpu_move, "MOVE.l D3, (A3)", 0},
	{cpu_move, "MOVE.l D4, (A3)", 0},
	{cpu_move, "MOVE.l D5, (A3)", 0},
	{cpu_move, "MOVE.l D6, (A3)", 0},
	{cpu_move, "MOVE.l D7, (A3)", 0},
	{cpu_move, "MOVE.l A0, (A3)", 0},
	{cpu_move, "MOVE.l A1, (A3)", 0},
	{cpu_move, "MOVE.l A2, (A3)", 0},
	{cpu_move, "MOVE.l A3, (A3)", 0},
	{cpu_move, "MOVE.l A4, (A3)", 0},
	{cpu_move, "MOVE.l A5, (A3)", 0},
	{cpu_move, "MOVE.l A6, (A3)", 0},
	{cpu_move, "MOVE.l A7, (A3)", 0},
	{cpu_move, "MOVE.l (A0), (A3)", 0},
	{cpu_move, "MOVE.l (A1), (A3)", 0},
	{cpu_move, "MOVE.l (A2), (A3)", 0},
	{cpu_move, "MOVE.l (A3), (A3)", 0},
	{cpu_move, "MOVE.l (A4), (A3)", 0},
	{cpu_move, "MOVE.l (A5), (A3)", 0},
	{cpu_move, "MOVE.l (A6), (A3)", 0},
	{cpu_move, "MOVE.l (A7), (A3)", 0},
	{cpu_move, "MOVE.l (A0)+, (A3)", 0},
	{cpu_move, "MOVE.l (A1)+, (A3)", 0},
	{cpu_move, "MOVE.l (A2)+, (A3)", 0},
	{cpu_move, "MOVE.l (A3)+, (A3)", 0},
	{cpu_move, "MOVE.l (A4)+, (A3)", 0},
	{cpu_move, "MOVE.l (A5)+, (A3)", 0},
	{cpu_move, "MOVE.l (A6)+, (A3)", 0},
	{cpu_move, "MOVE.l (A7)+, (A3)", 0},
	{cpu_move, "MOVE.l -(A0), (A3)", 0},
	{cpu_move, "MOVE.l -(A1), (A3)", 0},
	{cpu_move, "MOVE.l -(A2), (A3)", 0},
	{cpu_move, "MOVE.l -(A3), (A3)", 0},
	{cpu_move, "MOVE.l -(A4), (A3)", 0},
	{cpu_move, "MOVE.l -(A5), (A3)", 0},
	{cpu_move, "MOVE.l -(A6), (A3)", 0},
	{cpu_move, "MOVE.l -(A7), (A3)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A3)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A3)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A3)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A3)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A3)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A3)", 2},
	{cpu_move, "MOVE.l #, (A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A3)+", 0},
	{cpu_move, "MOVE.l D1, (A3)+", 0},
	{cpu_move, "MOVE.l D2, (A3)+", 0},
	{cpu_move, "MOVE.l D3, (A3)+", 0},
	{cpu_move, "MOVE.l D4, (A3)+", 0},
	{cpu_move, "MOVE.l D5, (A3)+", 0},
	{cpu_move, "MOVE.l D6, (A3)+", 0},
	{cpu_move, "MOVE.l D7, (A3)+", 0},
	{cpu_move, "MOVE.l A0, (A3)+", 0},
	{cpu_move, "MOVE.l A1, (A3)+", 0},
	{cpu_move, "MOVE.l A2, (A3)+", 0},
	{cpu_move, "MOVE.l A3, (A3)+", 0},
	{cpu_move, "MOVE.l A4, (A3)+", 0},
	{cpu_move, "MOVE.l A5, (A3)+", 0},
	{cpu_move, "MOVE.l A6, (A3)+", 0},
	{cpu_move, "MOVE.l A7, (A3)+", 0},
	{cpu_move, "MOVE.l (A0), (A3)+", 0},
	{cpu_move, "MOVE.l (A1), (A3)+", 0},
	{cpu_move, "MOVE.l (A2), (A3)+", 0},
	{cpu_move, "MOVE.l (A3), (A3)+", 0},
	{cpu_move, "MOVE.l (A4), (A3)+", 0},
	{cpu_move, "MOVE.l (A5), (A3)+", 0},
	{cpu_move, "MOVE.l (A6), (A3)+", 0},
	{cpu_move, "MOVE.l (A7), (A3)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A3)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A3)+", 0},
	{cpu_move, "MOVE.l -(A0), (A3)+", 0},
	{cpu_move, "MOVE.l -(A1), (A3)+", 0},
	{cpu_move, "MOVE.l -(A2), (A3)+", 0},
	{cpu_move, "MOVE.l -(A3), (A3)+", 0},
	{cpu_move, "MOVE.l -(A4), (A3)+", 0},
	{cpu_move, "MOVE.l -(A5), (A3)+", 0},
	{cpu_move, "MOVE.l -(A6), (A3)+", 0},
	{cpu_move, "MOVE.l -(A7), (A3)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A3)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A3)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A3)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A3)+", 2},
	{cpu_move, "MOVE.l #, (A3)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A3)", 0},
	{cpu_move, "MOVE.l D1, -(A3)", 0},
	{cpu_move, "MOVE.l D2, -(A3)", 0},
	{cpu_move, "MOVE.l D3, -(A3)", 0},
	{cpu_move, "MOVE.l D4, -(A3)", 0},
	{cpu_move, "MOVE.l D5, -(A3)", 0},
	{cpu_move, "MOVE.l D6, -(A3)", 0},
	{cpu_move, "MOVE.l D7, -(A3)", 0},
	{cpu_move, "MOVE.l A0, -(A3)", 0},
	{cpu_move, "MOVE.l A1, -(A3)", 0},
	{cpu_move, "MOVE.l A2, -(A3)", 0},
	{cpu_move, "MOVE.l A3, -(A3)", 0},
	{cpu_move, "MOVE.l A4, -(A3)", 0},
	{cpu_move, "MOVE.l A5, -(A3)", 0},
	{cpu_move, "MOVE.l A6, -(A3)", 0},
	{cpu_move, "MOVE.l A7, -(A3)", 0},
	{cpu_move, "MOVE.l (A0), -(A3)", 0},
	{cpu_move, "MOVE.l (A1), -(A3)", 0},
	{cpu_move, "MOVE.l (A2), -(A3)", 0},
	{cpu_move, "MOVE.l (A3), -(A3)", 0},
	{cpu_move, "MOVE.l (A4), -(A3)", 0},
	{cpu_move, "MOVE.l (A5), -(A3)", 0},
	{cpu_move, "MOVE.l (A6), -(A3)", 0},
	{cpu_move, "MOVE.l (A7), -(A3)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A3)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A3)", 0},
	{cpu_move, "MOVE.l -(A0), -(A3)", 0},
	{cpu_move, "MOVE.l -(A1), -(A3)", 0},
	{cpu_move, "MOVE.l -(A2), -(A3)", 0},
	{cpu_move, "MOVE.l -(A3), -(A3)", 0},
	{cpu_move, "MOVE.l -(A4), -(A3)", 0},
	{cpu_move, "MOVE.l -(A5), -(A3)", 0},
	{cpu_move, "MOVE.l -(A6), -(A3)", 0},
	{cpu_move, "MOVE.l -(A7), -(A3)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A3)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A3)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A3)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A3)", 2},
	{cpu_move, "MOVE.l #, -(A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A3)", 2},
	{cpu_move, "MOVE.l D1, (d16, A3)", 2},
	{cpu_move, "MOVE.l D2, (d16, A3)", 2},
	{cpu_move, "MOVE.l D3, (d16, A3)", 2},
	{cpu_move, "MOVE.l D4, (d16, A3)", 2},
	{cpu_move, "MOVE.l D5, (d16, A3)", 2},
	{cpu_move, "MOVE.l D6, (d16, A3)", 2},
	{cpu_move, "MOVE.l D7, (d16, A3)", 2},
	{cpu_move, "MOVE.l A0, (d16, A3)", 2},
	{cpu_move, "MOVE.l A1, (d16, A3)", 2},
	{cpu_move, "MOVE.l A2, (d16, A3)", 2},
	{cpu_move, "MOVE.l A3, (d16, A3)", 2},
	{cpu_move, "MOVE.l A4, (d16, A3)", 2},
	{cpu_move, "MOVE.l A5, (d16, A3)", 2},
	{cpu_move, "MOVE.l A6, (d16, A3)", 2},
	{cpu_move, "MOVE.l A7, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A3)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A3)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A3)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A3)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A3)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A3)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.l #, (d16, A3)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A3, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A3, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D4", 0},
	{cpu_move, "MOVE.l D1, D4", 0},
	{cpu_move, "MOVE.l D2, D4", 0},
	{cpu_move, "MOVE.l D3, D4", 0},
	{cpu_move, "MOVE.l D4, D4", 0},
	{cpu_move, "MOVE.l D5, D4", 0},
	{cpu_move, "MOVE.l D6, D4", 0},
	{cpu_move, "MOVE.l D7, D4", 0},
	{cpu_move, "MOVE.l A0, D4", 0},
	{cpu_move, "MOVE.l A1, D4", 0},
	{cpu_move, "MOVE.l A2, D4", 0},
	{cpu_move, "MOVE.l A3, D4", 0},
	{cpu_move, "MOVE.l A4, D4", 0},
	{cpu_move, "MOVE.l A5, D4", 0},
	{cpu_move, "MOVE.l A6, D4", 0},
	{cpu_move, "MOVE.l A7, D4", 0},
	{cpu_move, "MOVE.l (A0), D4", 0},
	{cpu_move, "MOVE.l (A1), D4", 0},
	{cpu_move, "MOVE.l (A2), D4", 0},
	{cpu_move, "MOVE.l (A3), D4", 0},
	{cpu_move, "MOVE.l (A4), D4", 0},
	{cpu_move, "MOVE.l (A5), D4", 0},
	{cpu_move, "MOVE.l (A6), D4", 0},
	{cpu_move, "MOVE.l (A7), D4", 0},
	{cpu_move, "MOVE.l (A0)+, D4", 0},
	{cpu_move, "MOVE.l (A1)+, D4", 0},
	{cpu_move, "MOVE.l (A2)+, D4", 0},
	{cpu_move, "MOVE.l (A3)+, D4", 0},
	{cpu_move, "MOVE.l (A4)+, D4", 0},
	{cpu_move, "MOVE.l (A5)+, D4", 0},
	{cpu_move, "MOVE.l (A6)+, D4", 0},
	{cpu_move, "MOVE.l (A7)+, D4", 0},
	{cpu_move, "MOVE.l -(A0), D4", 0},
	{cpu_move, "MOVE.l -(A1), D4", 0},
	{cpu_move, "MOVE.l -(A2), D4", 0},
	{cpu_move, "MOVE.l -(A3), D4", 0},
	{cpu_move, "MOVE.l -(A4), D4", 0},
	{cpu_move, "MOVE.l -(A5), D4", 0},
	{cpu_move, "MOVE.l -(A6), D4", 0},
	{cpu_move, "MOVE.l -(A7), D4", 0},
	{cpu_move, "MOVE.l (d16, A0), D4", 2},
	{cpu_move, "MOVE.l (d16, A1), D4", 2},
	{cpu_move, "MOVE.l (d16, A2), D4", 2},
	{cpu_move, "MOVE.l (d16, A3), D4", 2},
	{cpu_move, "MOVE.l (d16, A4), D4", 2},
	{cpu_move, "MOVE.l (d16, A5), D4", 2},
	{cpu_move, "MOVE.l (d16, A6), D4", 2},
	{cpu_move, "MOVE.l (d16, A7), D4", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D4", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D4", 2},
	{cpu_move, "MOVE.l (xxx).W, D4", 2},
	{cpu_move, "MOVE.l (xxx).L, D4", 4},
	{cpu_move, "MOVE.l (d16, PC), D4", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D4", 2},
	{cpu_move, "MOVE.l #, D4", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A4)", 0},
	{cpu_move, "MOVE.l D1, (A4)", 0},
	{cpu_move, "MOVE.l D2, (A4)", 0},
	{cpu_move, "MOVE.l D3, (A4)", 0},
	{cpu_move, "MOVE.l D4, (A4)", 0},
	{cpu_move, "MOVE.l D5, (A4)", 0},
	{cpu_move, "MOVE.l D6, (A4)", 0},
	{cpu_move, "MOVE.l D7, (A4)", 0},
	{cpu_move, "MOVE.l A0, (A4)", 0},
	{cpu_move, "MOVE.l A1, (A4)", 0},
	{cpu_move, "MOVE.l A2, (A4)", 0},
	{cpu_move, "MOVE.l A3, (A4)", 0},
	{cpu_move, "MOVE.l A4, (A4)", 0},
	{cpu_move, "MOVE.l A5, (A4)", 0},
	{cpu_move, "MOVE.l A6, (A4)", 0},
	{cpu_move, "MOVE.l A7, (A4)", 0},
	{cpu_move, "MOVE.l (A0), (A4)", 0},
	{cpu_move, "MOVE.l (A1), (A4)", 0},
	{cpu_move, "MOVE.l (A2), (A4)", 0},
	{cpu_move, "MOVE.l (A3), (A4)", 0},
	{cpu_move, "MOVE.l (A4), (A4)", 0},
	{cpu_move, "MOVE.l (A5), (A4)", 0},
	{cpu_move, "MOVE.l (A6), (A4)", 0},
	{cpu_move, "MOVE.l (A7), (A4)", 0},
	{cpu_move, "MOVE.l (A0)+, (A4)", 0},
	{cpu_move, "MOVE.l (A1)+, (A4)", 0},
	{cpu_move, "MOVE.l (A2)+, (A4)", 0},
	{cpu_move, "MOVE.l (A3)+, (A4)", 0},
	{cpu_move, "MOVE.l (A4)+, (A4)", 0},
	{cpu_move, "MOVE.l (A5)+, (A4)", 0},
	{cpu_move, "MOVE.l (A6)+, (A4)", 0},
	{cpu_move, "MOVE.l (A7)+, (A4)", 0},
	{cpu_move, "MOVE.l -(A0), (A4)", 0},
	{cpu_move, "MOVE.l -(A1), (A4)", 0},
	{cpu_move, "MOVE.l -(A2), (A4)", 0},
	{cpu_move, "MOVE.l -(A3), (A4)", 0},
	{cpu_move, "MOVE.l -(A4), (A4)", 0},
	{cpu_move, "MOVE.l -(A5), (A4)", 0},
	{cpu_move, "MOVE.l -(A6), (A4)", 0},
	{cpu_move, "MOVE.l -(A7), (A4)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A4)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A4)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A4)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A4)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A4)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A4)", 2},
	{cpu_move, "MOVE.l #, (A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A4)+", 0},
	{cpu_move, "MOVE.l D1, (A4)+", 0},
	{cpu_move, "MOVE.l D2, (A4)+", 0},
	{cpu_move, "MOVE.l D3, (A4)+", 0},
	{cpu_move, "MOVE.l D4, (A4)+", 0},
	{cpu_move, "MOVE.l D5, (A4)+", 0},
	{cpu_move, "MOVE.l D6, (A4)+", 0},
	{cpu_move, "MOVE.l D7, (A4)+", 0},
	{cpu_move, "MOVE.l A0, (A4)+", 0},
	{cpu_move, "MOVE.l A1, (A4)+", 0},
	{cpu_move, "MOVE.l A2, (A4)+", 0},
	{cpu_move, "MOVE.l A3, (A4)+", 0},
	{cpu_move, "MOVE.l A4, (A4)+", 0},
	{cpu_move, "MOVE.l A5, (A4)+", 0},
	{cpu_move, "MOVE.l A6, (A4)+", 0},
	{cpu_move, "MOVE.l A7, (A4)+", 0},
	{cpu_move, "MOVE.l (A0), (A4)+", 0},
	{cpu_move, "MOVE.l (A1), (A4)+", 0},
	{cpu_move, "MOVE.l (A2), (A4)+", 0},
	{cpu_move, "MOVE.l (A3), (A4)+", 0},
	{cpu_move, "MOVE.l (A4), (A4)+", 0},
	{cpu_move, "MOVE.l (A5), (A4)+", 0},
	{cpu_move, "MOVE.l (A6), (A4)+", 0},
	{cpu_move, "MOVE.l (A7), (A4)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A4)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A4)+", 0},
	{cpu_move, "MOVE.l -(A0), (A4)+", 0},
	{cpu_move, "MOVE.l -(A1), (A4)+", 0},
	{cpu_move, "MOVE.l -(A2), (A4)+", 0},
	{cpu_move, "MOVE.l -(A3), (A4)+", 0},
	{cpu_move, "MOVE.l -(A4), (A4)+", 0},
	{cpu_move, "MOVE.l -(A5), (A4)+", 0},
	{cpu_move, "MOVE.l -(A6), (A4)+", 0},
	{cpu_move, "MOVE.l -(A7), (A4)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A4)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A4)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A4)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A4)+", 2},
	{cpu_move, "MOVE.l #, (A4)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A4)", 0},
	{cpu_move, "MOVE.l D1, -(A4)", 0},
	{cpu_move, "MOVE.l D2, -(A4)", 0},
	{cpu_move, "MOVE.l D3, -(A4)", 0},
	{cpu_move, "MOVE.l D4, -(A4)", 0},
	{cpu_move, "MOVE.l D5, -(A4)", 0},
	{cpu_move, "MOVE.l D6, -(A4)", 0},
	{cpu_move, "MOVE.l D7, -(A4)", 0},
	{cpu_move, "MOVE.l A0, -(A4)", 0},
	{cpu_move, "MOVE.l A1, -(A4)", 0},
	{cpu_move, "MOVE.l A2, -(A4)", 0},
	{cpu_move, "MOVE.l A3, -(A4)", 0},
	{cpu_move, "MOVE.l A4, -(A4)", 0},
	{cpu_move, "MOVE.l A5, -(A4)", 0},
	{cpu_move, "MOVE.l A6, -(A4)", 0},
	{cpu_move, "MOVE.l A7, -(A4)", 0},
	{cpu_move, "MOVE.l (A0), -(A4)", 0},
	{cpu_move, "MOVE.l (A1), -(A4)", 0},
	{cpu_move, "MOVE.l (A2), -(A4)", 0},
	{cpu_move, "MOVE.l (A3), -(A4)", 0},
	{cpu_move, "MOVE.l (A4), -(A4)", 0},
	{cpu_move, "MOVE.l (A5), -(A4)", 0},
	{cpu_move, "MOVE.l (A6), -(A4)", 0},
	{cpu_move, "MOVE.l (A7), -(A4)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A4)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A4)", 0},
	{cpu_move, "MOVE.l -(A0), -(A4)", 0},
	{cpu_move, "MOVE.l -(A1), -(A4)", 0},
	{cpu_move, "MOVE.l -(A2), -(A4)", 0},
	{cpu_move, "MOVE.l -(A3), -(A4)", 0},
	{cpu_move, "MOVE.l -(A4), -(A4)", 0},
	{cpu_move, "MOVE.l -(A5), -(A4)", 0},
	{cpu_move, "MOVE.l -(A6), -(A4)", 0},
	{cpu_move, "MOVE.l -(A7), -(A4)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A4)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A4)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A4)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A4)", 2},
	{cpu_move, "MOVE.l #, -(A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A4)", 2},
	{cpu_move, "MOVE.l D1, (d16, A4)", 2},
	{cpu_move, "MOVE.l D2, (d16, A4)", 2},
	{cpu_move, "MOVE.l D3, (d16, A4)", 2},
	{cpu_move, "MOVE.l D4, (d16, A4)", 2},
	{cpu_move, "MOVE.l D5, (d16, A4)", 2},
	{cpu_move, "MOVE.l D6, (d16, A4)", 2},
	{cpu_move, "MOVE.l D7, (d16, A4)", 2},
	{cpu_move, "MOVE.l A0, (d16, A4)", 2},
	{cpu_move, "MOVE.l A1, (d16, A4)", 2},
	{cpu_move, "MOVE.l A2, (d16, A4)", 2},
	{cpu_move, "MOVE.l A3, (d16, A4)", 2},
	{cpu_move, "MOVE.l A4, (d16, A4)", 2},
	{cpu_move, "MOVE.l A5, (d16, A4)", 2},
	{cpu_move, "MOVE.l A6, (d16, A4)", 2},
	{cpu_move, "MOVE.l A7, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A4)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A4)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A4)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A4)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A4)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A4)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.l #, (d16, A4)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A4, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A4, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D5", 0},
	{cpu_move, "MOVE.l D1, D5", 0},
	{cpu_move, "MOVE.l D2, D5", 0},
	{cpu_move, "MOVE.l D3, D5", 0},
	{cpu_move, "MOVE.l D4, D5", 0},
	{cpu_move, "MOVE.l D5, D5", 0},
	{cpu_move, "MOVE.l D6, D5", 0},
	{cpu_move, "MOVE.l D7, D5", 0},
	{cpu_move, "MOVE.l A0, D5", 0},
	{cpu_move, "MOVE.l A1, D5", 0},
	{cpu_move, "MOVE.l A2, D5", 0},
	{cpu_move, "MOVE.l A3, D5", 0},
	{cpu_move, "MOVE.l A4, D5", 0},
	{cpu_move, "MOVE.l A5, D5", 0},
	{cpu_move, "MOVE.l A6, D5", 0},
	{cpu_move, "MOVE.l A7, D5", 0},
	{cpu_move, "MOVE.l (A0), D5", 0},
	{cpu_move, "MOVE.l (A1), D5", 0},
	{cpu_move, "MOVE.l (A2), D5", 0},
	{cpu_move, "MOVE.l (A3), D5", 0},
	{cpu_move, "MOVE.l (A4), D5", 0},
	{cpu_move, "MOVE.l (A5), D5", 0},
	{cpu_move, "MOVE.l (A6), D5", 0},
	{cpu_move, "MOVE.l (A7), D5", 0},
	{cpu_move, "MOVE.l (A0)+, D5", 0},
	{cpu_move, "MOVE.l (A1)+, D5", 0},
	{cpu_move, "MOVE.l (A2)+, D5", 0},
	{cpu_move, "MOVE.l (A3)+, D5", 0},
	{cpu_move, "MOVE.l (A4)+, D5", 0},
	{cpu_move, "MOVE.l (A5)+, D5", 0},
	{cpu_move, "MOVE.l (A6)+, D5", 0},
	{cpu_move, "MOVE.l (A7)+, D5", 0},
	{cpu_move, "MOVE.l -(A0), D5", 0},
	{cpu_move, "MOVE.l -(A1), D5", 0},
	{cpu_move, "MOVE.l -(A2), D5", 0},
	{cpu_move, "MOVE.l -(A3), D5", 0},
	{cpu_move, "MOVE.l -(A4), D5", 0},
	{cpu_move, "MOVE.l -(A5), D5", 0},
	{cpu_move, "MOVE.l -(A6), D5", 0},
	{cpu_move, "MOVE.l -(A7), D5", 0},
	{cpu_move, "MOVE.l (d16, A0), D5", 2},
	{cpu_move, "MOVE.l (d16, A1), D5", 2},
	{cpu_move, "MOVE.l (d16, A2), D5", 2},
	{cpu_move, "MOVE.l (d16, A3), D5", 2},
	{cpu_move, "MOVE.l (d16, A4), D5", 2},
	{cpu_move, "MOVE.l (d16, A5), D5", 2},
	{cpu_move, "MOVE.l (d16, A6), D5", 2},
	{cpu_move, "MOVE.l (d16, A7), D5", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D5", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D5", 2},
	{cpu_move, "MOVE.l (xxx).W, D5", 2},
	{cpu_move, "MOVE.l (xxx).L, D5", 4},
	{cpu_move, "MOVE.l (d16, PC), D5", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D5", 2},
	{cpu_move, "MOVE.l #, D5", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A5)", 0},
	{cpu_move, "MOVE.l D1, (A5)", 0},
	{cpu_move, "MOVE.l D2, (A5)", 0},
	{cpu_move, "MOVE.l D3, (A5)", 0},
	{cpu_move, "MOVE.l D4, (A5)", 0},
	{cpu_move, "MOVE.l D5, (A5)", 0},
	{cpu_move, "MOVE.l D6, (A5)", 0},
	{cpu_move, "MOVE.l D7, (A5)", 0},
	{cpu_move, "MOVE.l A0, (A5)", 0},
	{cpu_move, "MOVE.l A1, (A5)", 0},
	{cpu_move, "MOVE.l A2, (A5)", 0},
	{cpu_move, "MOVE.l A3, (A5)", 0},
	{cpu_move, "MOVE.l A4, (A5)", 0},
	{cpu_move, "MOVE.l A5, (A5)", 0},
	{cpu_move, "MOVE.l A6, (A5)", 0},
	{cpu_move, "MOVE.l A7, (A5)", 0},
	{cpu_move, "MOVE.l (A0), (A5)", 0},
	{cpu_move, "MOVE.l (A1), (A5)", 0},
	{cpu_move, "MOVE.l (A2), (A5)", 0},
	{cpu_move, "MOVE.l (A3), (A5)", 0},
	{cpu_move, "MOVE.l (A4), (A5)", 0},
	{cpu_move, "MOVE.l (A5), (A5)", 0},
	{cpu_move, "MOVE.l (A6), (A5)", 0},
	{cpu_move, "MOVE.l (A7), (A5)", 0},
	{cpu_move, "MOVE.l (A0)+, (A5)", 0},
	{cpu_move, "MOVE.l (A1)+, (A5)", 0},
	{cpu_move, "MOVE.l (A2)+, (A5)", 0},
	{cpu_move, "MOVE.l (A3)+, (A5)", 0},
	{cpu_move, "MOVE.l (A4)+, (A5)", 0},
	{cpu_move, "MOVE.l (A5)+, (A5)", 0},
	{cpu_move, "MOVE.l (A6)+, (A5)", 0},
	{cpu_move, "MOVE.l (A7)+, (A5)", 0},
	{cpu_move, "MOVE.l -(A0), (A5)", 0},
	{cpu_move, "MOVE.l -(A1), (A5)", 0},
	{cpu_move, "MOVE.l -(A2), (A5)", 0},
	{cpu_move, "MOVE.l -(A3), (A5)", 0},
	{cpu_move, "MOVE.l -(A4), (A5)", 0},
	{cpu_move, "MOVE.l -(A5), (A5)", 0},
	{cpu_move, "MOVE.l -(A6), (A5)", 0},
	{cpu_move, "MOVE.l -(A7), (A5)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A5)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A5)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A5)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A5)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A5)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A5)", 2},
	{cpu_move, "MOVE.l #, (A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A5)+", 0},
	{cpu_move, "MOVE.l D1, (A5)+", 0},
	{cpu_move, "MOVE.l D2, (A5)+", 0},
	{cpu_move, "MOVE.l D3, (A5)+", 0},
	{cpu_move, "MOVE.l D4, (A5)+", 0},
	{cpu_move, "MOVE.l D5, (A5)+", 0},
	{cpu_move, "MOVE.l D6, (A5)+", 0},
	{cpu_move, "MOVE.l D7, (A5)+", 0},
	{cpu_move, "MOVE.l A0, (A5)+", 0},
	{cpu_move, "MOVE.l A1, (A5)+", 0},
	{cpu_move, "MOVE.l A2, (A5)+", 0},
	{cpu_move, "MOVE.l A3, (A5)+", 0},
	{cpu_move, "MOVE.l A4, (A5)+", 0},
	{cpu_move, "MOVE.l A5, (A5)+", 0},
	{cpu_move, "MOVE.l A6, (A5)+", 0},
	{cpu_move, "MOVE.l A7, (A5)+", 0},
	{cpu_move, "MOVE.l (A0), (A5)+", 0},
	{cpu_move, "MOVE.l (A1), (A5)+", 0},
	{cpu_move, "MOVE.l (A2), (A5)+", 0},
	{cpu_move, "MOVE.l (A3), (A5)+", 0},
	{cpu_move, "MOVE.l (A4), (A5)+", 0},
	{cpu_move, "MOVE.l (A5), (A5)+", 0},
	{cpu_move, "MOVE.l (A6), (A5)+", 0},
	{cpu_move, "MOVE.l (A7), (A5)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A5)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A5)+", 0},
	{cpu_move, "MOVE.l -(A0), (A5)+", 0},
	{cpu_move, "MOVE.l -(A1), (A5)+", 0},
	{cpu_move, "MOVE.l -(A2), (A5)+", 0},
	{cpu_move, "MOVE.l -(A3), (A5)+", 0},
	{cpu_move, "MOVE.l -(A4), (A5)+", 0},
	{cpu_move, "MOVE.l -(A5), (A5)+", 0},
	{cpu_move, "MOVE.l -(A6), (A5)+", 0},
	{cpu_move, "MOVE.l -(A7), (A5)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A5)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A5)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A5)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A5)+", 2},
	{cpu_move, "MOVE.l #, (A5)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A5)", 0},
	{cpu_move, "MOVE.l D1, -(A5)", 0},
	{cpu_move, "MOVE.l D2, -(A5)", 0},
	{cpu_move, "MOVE.l D3, -(A5)", 0},
	{cpu_move, "MOVE.l D4, -(A5)", 0},
	{cpu_move, "MOVE.l D5, -(A5)", 0},
	{cpu_move, "MOVE.l D6, -(A5)", 0},
	{cpu_move, "MOVE.l D7, -(A5)", 0},
	{cpu_move, "MOVE.l A0, -(A5)", 0},
	{cpu_move, "MOVE.l A1, -(A5)", 0},
	{cpu_move, "MOVE.l A2, -(A5)", 0},
	{cpu_move, "MOVE.l A3, -(A5)", 0},
	{cpu_move, "MOVE.l A4, -(A5)", 0},
	{cpu_move, "MOVE.l A5, -(A5)", 0},
	{cpu_move, "MOVE.l A6, -(A5)", 0},
	{cpu_move, "MOVE.l A7, -(A5)", 0},
	{cpu_move, "MOVE.l (A0), -(A5)", 0},
	{cpu_move, "MOVE.l (A1), -(A5)", 0},
	{cpu_move, "MOVE.l (A2), -(A5)", 0},
	{cpu_move, "MOVE.l (A3), -(A5)", 0},
	{cpu_move, "MOVE.l (A4), -(A5)", 0},
	{cpu_move, "MOVE.l (A5), -(A5)", 0},
	{cpu_move, "MOVE.l (A6), -(A5)", 0},
	{cpu_move, "MOVE.l (A7), -(A5)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A5)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A5)", 0},
	{cpu_move, "MOVE.l -(A0), -(A5)", 0},
	{cpu_move, "MOVE.l -(A1), -(A5)", 0},
	{cpu_move, "MOVE.l -(A2), -(A5)", 0},
	{cpu_move, "MOVE.l -(A3), -(A5)", 0},
	{cpu_move, "MOVE.l -(A4), -(A5)", 0},
	{cpu_move, "MOVE.l -(A5), -(A5)", 0},
	{cpu_move, "MOVE.l -(A6), -(A5)", 0},
	{cpu_move, "MOVE.l -(A7), -(A5)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A5)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A5)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A5)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A5)", 2},
	{cpu_move, "MOVE.l #, -(A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A5)", 2},
	{cpu_move, "MOVE.l D1, (d16, A5)", 2},
	{cpu_move, "MOVE.l D2, (d16, A5)", 2},
	{cpu_move, "MOVE.l D3, (d16, A5)", 2},
	{cpu_move, "MOVE.l D4, (d16, A5)", 2},
	{cpu_move, "MOVE.l D5, (d16, A5)", 2},
	{cpu_move, "MOVE.l D6, (d16, A5)", 2},
	{cpu_move, "MOVE.l D7, (d16, A5)", 2},
	{cpu_move, "MOVE.l A0, (d16, A5)", 2},
	{cpu_move, "MOVE.l A1, (d16, A5)", 2},
	{cpu_move, "MOVE.l A2, (d16, A5)", 2},
	{cpu_move, "MOVE.l A3, (d16, A5)", 2},
	{cpu_move, "MOVE.l A4, (d16, A5)", 2},
	{cpu_move, "MOVE.l A5, (d16, A5)", 2},
	{cpu_move, "MOVE.l A6, (d16, A5)", 2},
	{cpu_move, "MOVE.l A7, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A5)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A5)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A5)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A5)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A5)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A5)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.l #, (d16, A5)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A5, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A5, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D6", 0},
	{cpu_move, "MOVE.l D1, D6", 0},
	{cpu_move, "MOVE.l D2, D6", 0},
	{cpu_move, "MOVE.l D3, D6", 0},
	{cpu_move, "MOVE.l D4, D6", 0},
	{cpu_move, "MOVE.l D5, D6", 0},
	{cpu_move, "MOVE.l D6, D6", 0},
	{cpu_move, "MOVE.l D7, D6", 0},
	{cpu_move, "MOVE.l A0, D6", 0},
	{cpu_move, "MOVE.l A1, D6", 0},
	{cpu_move, "MOVE.l A2, D6", 0},
	{cpu_move, "MOVE.l A3, D6", 0},
	{cpu_move, "MOVE.l A4, D6", 0},
	{cpu_move, "MOVE.l A5, D6", 0},
	{cpu_move, "MOVE.l A6, D6", 0},
	{cpu_move, "MOVE.l A7, D6", 0},
	{cpu_move, "MOVE.l (A0), D6", 0},
	{cpu_move, "MOVE.l (A1), D6", 0},
	{cpu_move, "MOVE.l (A2), D6", 0},
	{cpu_move, "MOVE.l (A3), D6", 0},
	{cpu_move, "MOVE.l (A4), D6", 0},
	{cpu_move, "MOVE.l (A5), D6", 0},
	{cpu_move, "MOVE.l (A6), D6", 0},
	{cpu_move, "MOVE.l (A7), D6", 0},
	{cpu_move, "MOVE.l (A0)+, D6", 0},
	{cpu_move, "MOVE.l (A1)+, D6", 0},
	{cpu_move, "MOVE.l (A2)+, D6", 0},
	{cpu_move, "MOVE.l (A3)+, D6", 0},
	{cpu_move, "MOVE.l (A4)+, D6", 0},
	{cpu_move, "MOVE.l (A5)+, D6", 0},
	{cpu_move, "MOVE.l (A6)+, D6", 0},
	{cpu_move, "MOVE.l (A7)+, D6", 0},
	{cpu_move, "MOVE.l -(A0), D6", 0},
	{cpu_move, "MOVE.l -(A1), D6", 0},
	{cpu_move, "MOVE.l -(A2), D6", 0},
	{cpu_move, "MOVE.l -(A3), D6", 0},
	{cpu_move, "MOVE.l -(A4), D6", 0},
	{cpu_move, "MOVE.l -(A5), D6", 0},
	{cpu_move, "MOVE.l -(A6), D6", 0},
	{cpu_move, "MOVE.l -(A7), D6", 0},
	{cpu_move, "MOVE.l (d16, A0), D6", 2},
	{cpu_move, "MOVE.l (d16, A1), D6", 2},
	{cpu_move, "MOVE.l (d16, A2), D6", 2},
	{cpu_move, "MOVE.l (d16, A3), D6", 2},
	{cpu_move, "MOVE.l (d16, A4), D6", 2},
	{cpu_move, "MOVE.l (d16, A5), D6", 2},
	{cpu_move, "MOVE.l (d16, A6), D6", 2},
	{cpu_move, "MOVE.l (d16, A7), D6", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D6", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D6", 2},
	{cpu_move, "MOVE.l (xxx).W, D6", 2},
	{cpu_move, "MOVE.l (xxx).L, D6", 4},
	{cpu_move, "MOVE.l (d16, PC), D6", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D6", 2},
	{cpu_move, "MOVE.l #, D6", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A6)", 0},
	{cpu_move, "MOVE.l D1, (A6)", 0},
	{cpu_move, "MOVE.l D2, (A6)", 0},
	{cpu_move, "MOVE.l D3, (A6)", 0},
	{cpu_move, "MOVE.l D4, (A6)", 0},
	{cpu_move, "MOVE.l D5, (A6)", 0},
	{cpu_move, "MOVE.l D6, (A6)", 0},
	{cpu_move, "MOVE.l D7, (A6)", 0},
	{cpu_move, "MOVE.l A0, (A6)", 0},
	{cpu_move, "MOVE.l A1, (A6)", 0},
	{cpu_move, "MOVE.l A2, (A6)", 0},
	{cpu_move, "MOVE.l A3, (A6)", 0},
	{cpu_move, "MOVE.l A4, (A6)", 0},
	{cpu_move, "MOVE.l A5, (A6)", 0},
	{cpu_move, "MOVE.l A6, (A6)", 0},
	{cpu_move, "MOVE.l A7, (A6)", 0},
	{cpu_move, "MOVE.l (A0), (A6)", 0},
	{cpu_move, "MOVE.l (A1), (A6)", 0},
	{cpu_move, "MOVE.l (A2), (A6)", 0},
	{cpu_move, "MOVE.l (A3), (A6)", 0},
	{cpu_move, "MOVE.l (A4), (A6)", 0},
	{cpu_move, "MOVE.l (A5), (A6)", 0},
	{cpu_move, "MOVE.l (A6), (A6)", 0},
	{cpu_move, "MOVE.l (A7), (A6)", 0},
	{cpu_move, "MOVE.l (A0)+, (A6)", 0},
	{cpu_move, "MOVE.l (A1)+, (A6)", 0},
	{cpu_move, "MOVE.l (A2)+, (A6)", 0},
	{cpu_move, "MOVE.l (A3)+, (A6)", 0},
	{cpu_move, "MOVE.l (A4)+, (A6)", 0},
	{cpu_move, "MOVE.l (A5)+, (A6)", 0},
	{cpu_move, "MOVE.l (A6)+, (A6)", 0},
	{cpu_move, "MOVE.l (A7)+, (A6)", 0},
	{cpu_move, "MOVE.l -(A0), (A6)", 0},
	{cpu_move, "MOVE.l -(A1), (A6)", 0},
	{cpu_move, "MOVE.l -(A2), (A6)", 0},
	{cpu_move, "MOVE.l -(A3), (A6)", 0},
	{cpu_move, "MOVE.l -(A4), (A6)", 0},
	{cpu_move, "MOVE.l -(A5), (A6)", 0},
	{cpu_move, "MOVE.l -(A6), (A6)", 0},
	{cpu_move, "MOVE.l -(A7), (A6)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A6)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A6)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A6)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A6)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A6)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A6)", 2},
	{cpu_move, "MOVE.l #, (A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A6)+", 0},
	{cpu_move, "MOVE.l D1, (A6)+", 0},
	{cpu_move, "MOVE.l D2, (A6)+", 0},
	{cpu_move, "MOVE.l D3, (A6)+", 0},
	{cpu_move, "MOVE.l D4, (A6)+", 0},
	{cpu_move, "MOVE.l D5, (A6)+", 0},
	{cpu_move, "MOVE.l D6, (A6)+", 0},
	{cpu_move, "MOVE.l D7, (A6)+", 0},
	{cpu_move, "MOVE.l A0, (A6)+", 0},
	{cpu_move, "MOVE.l A1, (A6)+", 0},
	{cpu_move, "MOVE.l A2, (A6)+", 0},
	{cpu_move, "MOVE.l A3, (A6)+", 0},
	{cpu_move, "MOVE.l A4, (A6)+", 0},
	{cpu_move, "MOVE.l A5, (A6)+", 0},
	{cpu_move, "MOVE.l A6, (A6)+", 0},
	{cpu_move, "MOVE.l A7, (A6)+", 0},
	{cpu_move, "MOVE.l (A0), (A6)+", 0},
	{cpu_move, "MOVE.l (A1), (A6)+", 0},
	{cpu_move, "MOVE.l (A2), (A6)+", 0},
	{cpu_move, "MOVE.l (A3), (A6)+", 0},
	{cpu_move, "MOVE.l (A4), (A6)+", 0},
	{cpu_move, "MOVE.l (A5), (A6)+", 0},
	{cpu_move, "MOVE.l (A6), (A6)+", 0},
	{cpu_move, "MOVE.l (A7), (A6)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A6)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A6)+", 0},
	{cpu_move, "MOVE.l -(A0), (A6)+", 0},
	{cpu_move, "MOVE.l -(A1), (A6)+", 0},
	{cpu_move, "MOVE.l -(A2), (A6)+", 0},
	{cpu_move, "MOVE.l -(A3), (A6)+", 0},
	{cpu_move, "MOVE.l -(A4), (A6)+", 0},
	{cpu_move, "MOVE.l -(A5), (A6)+", 0},
	{cpu_move, "MOVE.l -(A6), (A6)+", 0},
	{cpu_move, "MOVE.l -(A7), (A6)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A6)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A6)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A6)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A6)+", 2},
	{cpu_move, "MOVE.l #, (A6)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A6)", 0},
	{cpu_move, "MOVE.l D1, -(A6)", 0},
	{cpu_move, "MOVE.l D2, -(A6)", 0},
	{cpu_move, "MOVE.l D3, -(A6)", 0},
	{cpu_move, "MOVE.l D4, -(A6)", 0},
	{cpu_move, "MOVE.l D5, -(A6)", 0},
	{cpu_move, "MOVE.l D6, -(A6)", 0},
	{cpu_move, "MOVE.l D7, -(A6)", 0},
	{cpu_move, "MOVE.l A0, -(A6)", 0},
	{cpu_move, "MOVE.l A1, -(A6)", 0},
	{cpu_move, "MOVE.l A2, -(A6)", 0},
	{cpu_move, "MOVE.l A3, -(A6)", 0},
	{cpu_move, "MOVE.l A4, -(A6)", 0},
	{cpu_move, "MOVE.l A5, -(A6)", 0},
	{cpu_move, "MOVE.l A6, -(A6)", 0},
	{cpu_move, "MOVE.l A7, -(A6)", 0},
	{cpu_move, "MOVE.l (A0), -(A6)", 0},
	{cpu_move, "MOVE.l (A1), -(A6)", 0},
	{cpu_move, "MOVE.l (A2), -(A6)", 0},
	{cpu_move, "MOVE.l (A3), -(A6)", 0},
	{cpu_move, "MOVE.l (A4), -(A6)", 0},
	{cpu_move, "MOVE.l (A5), -(A6)", 0},
	{cpu_move, "MOVE.l (A6), -(A6)", 0},
	{cpu_move, "MOVE.l (A7), -(A6)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A6)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A6)", 0},
	{cpu_move, "MOVE.l -(A0), -(A6)", 0},
	{cpu_move, "MOVE.l -(A1), -(A6)", 0},
	{cpu_move, "MOVE.l -(A2), -(A6)", 0},
	{cpu_move, "MOVE.l -(A3), -(A6)", 0},
	{cpu_move, "MOVE.l -(A4), -(A6)", 0},
	{cpu_move, "MOVE.l -(A5), -(A6)", 0},
	{cpu_move, "MOVE.l -(A6), -(A6)", 0},
	{cpu_move, "MOVE.l -(A7), -(A6)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A6)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A6)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A6)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A6)", 2},
	{cpu_move, "MOVE.l #, -(A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A6)", 2},
	{cpu_move, "MOVE.l D1, (d16, A6)", 2},
	{cpu_move, "MOVE.l D2, (d16, A6)", 2},
	{cpu_move, "MOVE.l D3, (d16, A6)", 2},
	{cpu_move, "MOVE.l D4, (d16, A6)", 2},
	{cpu_move, "MOVE.l D5, (d16, A6)", 2},
	{cpu_move, "MOVE.l D6, (d16, A6)", 2},
	{cpu_move, "MOVE.l D7, (d16, A6)", 2},
	{cpu_move, "MOVE.l A0, (d16, A6)", 2},
	{cpu_move, "MOVE.l A1, (d16, A6)", 2},
	{cpu_move, "MOVE.l A2, (d16, A6)", 2},
	{cpu_move, "MOVE.l A3, (d16, A6)", 2},
	{cpu_move, "MOVE.l A4, (d16, A6)", 2},
	{cpu_move, "MOVE.l A5, (d16, A6)", 2},
	{cpu_move, "MOVE.l A6, (d16, A6)", 2},
	{cpu_move, "MOVE.l A7, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A6)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A6)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A6)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A6)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A6)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A6)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.l #, (d16, A6)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A6, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A6, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, D7", 0},
	{cpu_move, "MOVE.l D1, D7", 0},
	{cpu_move, "MOVE.l D2, D7", 0},
	{cpu_move, "MOVE.l D3, D7", 0},
	{cpu_move, "MOVE.l D4, D7", 0},
	{cpu_move, "MOVE.l D5, D7", 0},
	{cpu_move, "MOVE.l D6, D7", 0},
	{cpu_move, "MOVE.l D7, D7", 0},
	{cpu_move, "MOVE.l A0, D7", 0},
	{cpu_move, "MOVE.l A1, D7", 0},
	{cpu_move, "MOVE.l A2, D7", 0},
	{cpu_move, "MOVE.l A3, D7", 0},
	{cpu_move, "MOVE.l A4, D7", 0},
	{cpu_move, "MOVE.l A5, D7", 0},
	{cpu_move, "MOVE.l A6, D7", 0},
	{cpu_move, "MOVE.l A7, D7", 0},
	{cpu_move, "MOVE.l (A0), D7", 0},
	{cpu_move, "MOVE.l (A1), D7", 0},
	{cpu_move, "MOVE.l (A2), D7", 0},
	{cpu_move, "MOVE.l (A3), D7", 0},
	{cpu_move, "MOVE.l (A4), D7", 0},
	{cpu_move, "MOVE.l (A5), D7", 0},
	{cpu_move, "MOVE.l (A6), D7", 0},
	{cpu_move, "MOVE.l (A7), D7", 0},
	{cpu_move, "MOVE.l (A0)+, D7", 0},
	{cpu_move, "MOVE.l (A1)+, D7", 0},
	{cpu_move, "MOVE.l (A2)+, D7", 0},
	{cpu_move, "MOVE.l (A3)+, D7", 0},
	{cpu_move, "MOVE.l (A4)+, D7", 0},
	{cpu_move, "MOVE.l (A5)+, D7", 0},
	{cpu_move, "MOVE.l (A6)+, D7", 0},
	{cpu_move, "MOVE.l (A7)+, D7", 0},
	{cpu_move, "MOVE.l -(A0), D7", 0},
	{cpu_move, "MOVE.l -(A1), D7", 0},
	{cpu_move, "MOVE.l -(A2), D7", 0},
	{cpu_move, "MOVE.l -(A3), D7", 0},
	{cpu_move, "MOVE.l -(A4), D7", 0},
	{cpu_move, "MOVE.l -(A5), D7", 0},
	{cpu_move, "MOVE.l -(A6), D7", 0},
	{cpu_move, "MOVE.l -(A7), D7", 0},
	{cpu_move, "MOVE.l (d16, A0), D7", 2},
	{cpu_move, "MOVE.l (d16, A1), D7", 2},
	{cpu_move, "MOVE.l (d16, A2), D7", 2},
	{cpu_move, "MOVE.l (d16, A3), D7", 2},
	{cpu_move, "MOVE.l (d16, A4), D7", 2},
	{cpu_move, "MOVE.l (d16, A5), D7", 2},
	{cpu_move, "MOVE.l (d16, A6), D7", 2},
	{cpu_move, "MOVE.l (d16, A7), D7", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), D7", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), D7", 2},
	{cpu_move, "MOVE.l (xxx).W, D7", 2},
	{cpu_move, "MOVE.l (xxx).L, D7", 4},
	{cpu_move, "MOVE.l (d16, PC), D7", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), D7", 2},
	{cpu_move, "MOVE.l #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.l D0, A0", 0},
	{cpu_movea, "MOVEA.l D1, A0", 0},
	{cpu_movea, "MOVEA.l D2, A0", 0},
	{cpu_movea, "MOVEA.l D3, A0", 0},
	{cpu_movea, "MOVEA.l D4, A0", 0},
	{cpu_movea, "MOVEA.l D5, A0", 0},
	{cpu_movea, "MOVEA.l D6, A0", 0},
	{cpu_movea, "MOVEA.l D7, A0", 0},
	{cpu_movea, "MOVEA.l A0, A0", 0},
	{cpu_movea, "MOVEA.l A1, A0", 0},
	{cpu_movea, "MOVEA.l A2, A0", 0},
	{cpu_movea, "MOVEA.l A3, A0", 0},
	{cpu_movea, "MOVEA.l A4, A0", 0},
	{cpu_movea, "MOVEA.l A5, A0", 0},
	{cpu_movea, "MOVEA.l A6, A0", 0},
	{cpu_movea, "MOVEA.l A7, A0", 0},
	{cpu_movea, "MOVEA.l (A0), A0", 0},
	{cpu_movea, "MOVEA.l (A1), A0", 0},
	{cpu_movea, "MOVEA.l (A2), A0", 0},
	{cpu_movea, "MOVEA.l (A3), A0", 0},
	{cpu_movea, "MOVEA.l (A4), A0", 0},
	{cpu_movea, "MOVEA.l (A5), A0", 0},
	{cpu_movea, "MOVEA.l (A6), A0", 0},
	{cpu_movea, "MOVEA.l (A7), A0", 0},
	{cpu_movea, "MOVEA.l (A0)+, A0", 0},
	{cpu_movea, "MOVEA.l (A1)+, A0", 0},
	{cpu_movea, "MOVEA.l (A2)+, A0", 0},
	{cpu_movea, "MOVEA.l (A3)+, A0", 0},
	{cpu_movea, "MOVEA.l (A4)+, A0", 0},
	{cpu_movea, "MOVEA.l (A5)+, A0", 0},
	{cpu_movea, "MOVEA.l (A6)+, A0", 0},
	{cpu_movea, "MOVEA.l (A7)+, A0", 0},
	{cpu_movea, "MOVEA.l -(A0), A0", 0},
	{cpu_movea, "MOVEA.l -(A1), A0", 0},
	{cpu_movea, "MOVEA.l -(A2), A0", 0},
	{cpu_movea, "MOVEA.l -(A3), A0", 0},
	{cpu_movea, "MOVEA.l -(A4), A0", 0},
	{cpu_movea, "MOVEA.l -(A5), A0", 0},
	{cpu_movea, "MOVEA.l -(A6), A0", 0},
	{cpu_movea, "MOVEA.l -(A7), A0", 0},
	{cpu_movea, "MOVEA.l (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.l (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.l (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.l (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.l (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.l (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.l #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A7)", 0},
	{cpu_move, "MOVE.l D1, (A7)", 0},
	{cpu_move, "MOVE.l D2, (A7)", 0},
	{cpu_move, "MOVE.l D3, (A7)", 0},
	{cpu_move, "MOVE.l D4, (A7)", 0},
	{cpu_move, "MOVE.l D5, (A7)", 0},
	{cpu_move, "MOVE.l D6, (A7)", 0},
	{cpu_move, "MOVE.l D7, (A7)", 0},
	{cpu_move, "MOVE.l A0, (A7)", 0},
	{cpu_move, "MOVE.l A1, (A7)", 0},
	{cpu_move, "MOVE.l A2, (A7)", 0},
	{cpu_move, "MOVE.l A3, (A7)", 0},
	{cpu_move, "MOVE.l A4, (A7)", 0},
	{cpu_move, "MOVE.l A5, (A7)", 0},
	{cpu_move, "MOVE.l A6, (A7)", 0},
	{cpu_move, "MOVE.l A7, (A7)", 0},
	{cpu_move, "MOVE.l (A0), (A7)", 0},
	{cpu_move, "MOVE.l (A1), (A7)", 0},
	{cpu_move, "MOVE.l (A2), (A7)", 0},
	{cpu_move, "MOVE.l (A3), (A7)", 0},
	{cpu_move, "MOVE.l (A4), (A7)", 0},
	{cpu_move, "MOVE.l (A5), (A7)", 0},
	{cpu_move, "MOVE.l (A6), (A7)", 0},
	{cpu_move, "MOVE.l (A7), (A7)", 0},
	{cpu_move, "MOVE.l (A0)+, (A7)", 0},
	{cpu_move, "MOVE.l (A1)+, (A7)", 0},
	{cpu_move, "MOVE.l (A2)+, (A7)", 0},
	{cpu_move, "MOVE.l (A3)+, (A7)", 0},
	{cpu_move, "MOVE.l (A4)+, (A7)", 0},
	{cpu_move, "MOVE.l (A5)+, (A7)", 0},
	{cpu_move, "MOVE.l (A6)+, (A7)", 0},
	{cpu_move, "MOVE.l (A7)+, (A7)", 0},
	{cpu_move, "MOVE.l -(A0), (A7)", 0},
	{cpu_move, "MOVE.l -(A1), (A7)", 0},
	{cpu_move, "MOVE.l -(A2), (A7)", 0},
	{cpu_move, "MOVE.l -(A3), (A7)", 0},
	{cpu_move, "MOVE.l -(A4), (A7)", 0},
	{cpu_move, "MOVE.l -(A5), (A7)", 0},
	{cpu_move, "MOVE.l -(A6), (A7)", 0},
	{cpu_move, "MOVE.l -(A7), (A7)", 0},
	{cpu_move, "MOVE.l (d16, A0), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A1), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A2), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A3), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A4), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A5), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A6), (A7)", 2},
	{cpu_move, "MOVE.l (d16, A7), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A7)", 2},
	{cpu_move, "MOVE.l (xxx).W, (A7)", 2},
	{cpu_move, "MOVE.l (xxx).L, (A7)", 4},
	{cpu_move, "MOVE.l (d16, PC), (A7)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A7)", 2},
	{cpu_move, "MOVE.l #, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (A7)+", 0},
	{cpu_move, "MOVE.l D1, (A7)+", 0},
	{cpu_move, "MOVE.l D2, (A7)+", 0},
	{cpu_move, "MOVE.l D3, (A7)+", 0},
	{cpu_move, "MOVE.l D4, (A7)+", 0},
	{cpu_move, "MOVE.l D5, (A7)+", 0},
	{cpu_move, "MOVE.l D6, (A7)+", 0},
	{cpu_move, "MOVE.l D7, (A7)+", 0},
	{cpu_move, "MOVE.l A0, (A7)+", 0},
	{cpu_move, "MOVE.l A1, (A7)+", 0},
	{cpu_move, "MOVE.l A2, (A7)+", 0},
	{cpu_move, "MOVE.l A3, (A7)+", 0},
	{cpu_move, "MOVE.l A4, (A7)+", 0},
	{cpu_move, "MOVE.l A5, (A7)+", 0},
	{cpu_move, "MOVE.l A6, (A7)+", 0},
	{cpu_move, "MOVE.l A7, (A7)+", 0},
	{cpu_move, "MOVE.l (A0), (A7)+", 0},
	{cpu_move, "MOVE.l (A1), (A7)+", 0},
	{cpu_move, "MOVE.l (A2), (A7)+", 0},
	{cpu_move, "MOVE.l (A3), (A7)+", 0},
	{cpu_move, "MOVE.l (A4), (A7)+", 0},
	{cpu_move, "MOVE.l (A5), (A7)+", 0},
	{cpu_move, "MOVE.l (A6), (A7)+", 0},
	{cpu_move, "MOVE.l (A7), (A7)+", 0},
	{cpu_move, "MOVE.l (A0)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A1)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A2)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A3)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A4)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A5)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A6)+, (A7)+", 0},
	{cpu_move, "MOVE.l (A7)+, (A7)+", 0},
	{cpu_move, "MOVE.l -(A0), (A7)+", 0},
	{cpu_move, "MOVE.l -(A1), (A7)+", 0},
	{cpu_move, "MOVE.l -(A2), (A7)+", 0},
	{cpu_move, "MOVE.l -(A3), (A7)+", 0},
	{cpu_move, "MOVE.l -(A4), (A7)+", 0},
	{cpu_move, "MOVE.l -(A5), (A7)+", 0},
	{cpu_move, "MOVE.l -(A6), (A7)+", 0},
	{cpu_move, "MOVE.l -(A7), (A7)+", 0},
	{cpu_move, "MOVE.l (d16, A0), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A1), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A2), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A3), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A4), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A5), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A6), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, A7), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l (xxx).W, (A7)+", 2},
	{cpu_move, "MOVE.l (xxx).L, (A7)+", 4},
	{cpu_move, "MOVE.l (d16, PC), (A7)+", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), (A7)+", 2},
	{cpu_move, "MOVE.l #, (A7)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, -(A7)", 0},
	{cpu_move, "MOVE.l D1, -(A7)", 0},
	{cpu_move, "MOVE.l D2, -(A7)", 0},
	{cpu_move, "MOVE.l D3, -(A7)", 0},
	{cpu_move, "MOVE.l D4, -(A7)", 0},
	{cpu_move, "MOVE.l D5, -(A7)", 0},
	{cpu_move, "MOVE.l D6, -(A7)", 0},
	{cpu_move, "MOVE.l D7, -(A7)", 0},
	{cpu_move, "MOVE.l A0, -(A7)", 0},
	{cpu_move, "MOVE.l A1, -(A7)", 0},
	{cpu_move, "MOVE.l A2, -(A7)", 0},
	{cpu_move, "MOVE.l A3, -(A7)", 0},
	{cpu_move, "MOVE.l A4, -(A7)", 0},
	{cpu_move, "MOVE.l A5, -(A7)", 0},
	{cpu_move, "MOVE.l A6, -(A7)", 0},
	{cpu_move, "MOVE.l A7, -(A7)", 0},
	{cpu_move, "MOVE.l (A0), -(A7)", 0},
	{cpu_move, "MOVE.l (A1), -(A7)", 0},
	{cpu_move, "MOVE.l (A2), -(A7)", 0},
	{cpu_move, "MOVE.l (A3), -(A7)", 0},
	{cpu_move, "MOVE.l (A4), -(A7)", 0},
	{cpu_move, "MOVE.l (A5), -(A7)", 0},
	{cpu_move, "MOVE.l (A6), -(A7)", 0},
	{cpu_move, "MOVE.l (A7), -(A7)", 0},
	{cpu_move, "MOVE.l (A0)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A1)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A2)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A3)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A4)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A5)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A6)+, -(A7)", 0},
	{cpu_move, "MOVE.l (A7)+, -(A7)", 0},
	{cpu_move, "MOVE.l -(A0), -(A7)", 0},
	{cpu_move, "MOVE.l -(A1), -(A7)", 0},
	{cpu_move, "MOVE.l -(A2), -(A7)", 0},
	{cpu_move, "MOVE.l -(A3), -(A7)", 0},
	{cpu_move, "MOVE.l -(A4), -(A7)", 0},
	{cpu_move, "MOVE.l -(A5), -(A7)", 0},
	{cpu_move, "MOVE.l -(A6), -(A7)", 0},
	{cpu_move, "MOVE.l -(A7), -(A7)", 0},
	{cpu_move, "MOVE.l (d16, A0), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A1), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A2), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A3), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A4), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A5), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A6), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, A7), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A0, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A1, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A2, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A3, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A4, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A5, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A6, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (d8, A7, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l (xxx).W, -(A7)", 2},
	{cpu_move, "MOVE.l (xxx).L, -(A7)", 4},
	{cpu_move, "MOVE.l (d16, PC), -(A7)", 2},
	{cpu_move, "MOVE.l (d16, PC, Xn), -(A7)", 2},
	{cpu_move, "MOVE.l #, -(A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d16, A7)", 2},
	{cpu_move, "MOVE.l D1, (d16, A7)", 2},
	{cpu_move, "MOVE.l D2, (d16, A7)", 2},
	{cpu_move, "MOVE.l D3, (d16, A7)", 2},
	{cpu_move, "MOVE.l D4, (d16, A7)", 2},
	{cpu_move, "MOVE.l D5, (d16, A7)", 2},
	{cpu_move, "MOVE.l D6, (d16, A7)", 2},
	{cpu_move, "MOVE.l D7, (d16, A7)", 2},
	{cpu_move, "MOVE.l A0, (d16, A7)", 2},
	{cpu_move, "MOVE.l A1, (d16, A7)", 2},
	{cpu_move, "MOVE.l A2, (d16, A7)", 2},
	{cpu_move, "MOVE.l A3, (d16, A7)", 2},
	{cpu_move, "MOVE.l A4, (d16, A7)", 2},
	{cpu_move, "MOVE.l A5, (d16, A7)", 2},
	{cpu_move, "MOVE.l A6, (d16, A7)", 2},
	{cpu_move, "MOVE.l A7, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A0), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A1), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A2), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A3), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A4), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A5), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A6), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A7), (d16, A7)", 2},
	{cpu_move, "MOVE.l (A0)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A1)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A2)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A3)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A4)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A5)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A6)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l (A7)+, (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A0), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A1), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A2), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A3), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A4), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A5), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A6), (d16, A7)", 2},
	{cpu_move, "MOVE.l -(A7), (d16, A7)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d16, A7)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d16, A7)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d16, A7)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.l #, (d16, A7)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.l D0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l D7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l A7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A0)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A1)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A2)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A3)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A4)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A5)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A6)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (A7)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l -(A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.l (d16, A0), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A1), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A2), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A3), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A4), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A5), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A6), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, A7), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A0, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A1, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A2, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A3, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A4, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A5, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A6, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d8, A7, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).W, (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (xxx).L, (d8, A7, Xn)", 6},
	{cpu_move, "MOVE.l (d16, PC), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l (d16, PC, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.l #, (d8, A7, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D0", 0},
	{cpu_move, "MOVE.w D1, D0", 0},
	{cpu_move, "MOVE.w D2, D0", 0},
	{cpu_move, "MOVE.w D3, D0", 0},
	{cpu_move, "MOVE.w D4, D0", 0},
	{cpu_move, "MOVE.w D5, D0", 0},
	{cpu_move, "MOVE.w D6, D0", 0},
	{cpu_move, "MOVE.w D7, D0", 0},
	{cpu_move, "MOVE.w A0, D0", 0},
	{cpu_move, "MOVE.w A1, D0", 0},
	{cpu_move, "MOVE.w A2, D0", 0},
	{cpu_move, "MOVE.w A3, D0", 0},
	{cpu_move, "MOVE.w A4, D0", 0},
	{cpu_move, "MOVE.w A5, D0", 0},
	{cpu_move, "MOVE.w A6, D0", 0},
	{cpu_move, "MOVE.w A7, D0", 0},
	{cpu_move, "MOVE.w (A0), D0", 0},
	{cpu_move, "MOVE.w (A1), D0", 0},
	{cpu_move, "MOVE.w (A2), D0", 0},
	{cpu_move, "MOVE.w (A3), D0", 0},
	{cpu_move, "MOVE.w (A4), D0", 0},
	{cpu_move, "MOVE.w (A5), D0", 0},
	{cpu_move, "MOVE.w (A6), D0", 0},
	{cpu_move, "MOVE.w (A7), D0", 0},
	{cpu_move, "MOVE.w (A0)+, D0", 0},
	{cpu_move, "MOVE.w (A1)+, D0", 0},
	{cpu_move, "MOVE.w (A2)+, D0", 0},
	{cpu_move, "MOVE.w (A3)+, D0", 0},
	{cpu_move, "MOVE.w (A4)+, D0", 0},
	{cpu_move, "MOVE.w (A5)+, D0", 0},
	{cpu_move, "MOVE.w (A6)+, D0", 0},
	{cpu_move, "MOVE.w (A7)+, D0", 0},
	{cpu_move, "MOVE.w -(A0), D0", 0},
	{cpu_move, "MOVE.w -(A1), D0", 0},
	{cpu_move, "MOVE.w -(A2), D0", 0},
	{cpu_move, "MOVE.w -(A3), D0", 0},
	{cpu_move, "MOVE.w -(A4), D0", 0},
	{cpu_move, "MOVE.w -(A5), D0", 0},
	{cpu_move, "MOVE.w -(A6), D0", 0},
	{cpu_move, "MOVE.w -(A7), D0", 0},
	{cpu_move, "MOVE.w (d16, A0), D0", 2},
	{cpu_move, "MOVE.w (d16, A1), D0", 2},
	{cpu_move, "MOVE.w (d16, A2), D0", 2},
	{cpu_move, "MOVE.w (d16, A3), D0", 2},
	{cpu_move, "MOVE.w (d16, A4), D0", 2},
	{cpu_move, "MOVE.w (d16, A5), D0", 2},
	{cpu_move, "MOVE.w (d16, A6), D0", 2},
	{cpu_move, "MOVE.w (d16, A7), D0", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D0", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D0", 2},
	{cpu_move, "MOVE.w (xxx).W, D0", 2},
	{cpu_move, "MOVE.w (xxx).L, D0", 4},
	{cpu_move, "MOVE.w (d16, PC), D0", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D0", 2},
	{cpu_move, "MOVE.w #, D0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A0)", 0},
	{cpu_move, "MOVE.w D1, (A0)", 0},
	{cpu_move, "MOVE.w D2, (A0)", 0},
	{cpu_move, "MOVE.w D3, (A0)", 0},
	{cpu_move, "MOVE.w D4, (A0)", 0},
	{cpu_move, "MOVE.w D5, (A0)", 0},
	{cpu_move, "MOVE.w D6, (A0)", 0},
	{cpu_move, "MOVE.w D7, (A0)", 0},
	{cpu_move, "MOVE.w A0, (A0)", 0},
	{cpu_move, "MOVE.w A1, (A0)", 0},
	{cpu_move, "MOVE.w A2, (A0)", 0},
	{cpu_move, "MOVE.w A3, (A0)", 0},
	{cpu_move, "MOVE.w A4, (A0)", 0},
	{cpu_move, "MOVE.w A5, (A0)", 0},
	{cpu_move, "MOVE.w A6, (A0)", 0},
	{cpu_move, "MOVE.w A7, (A0)", 0},
	{cpu_move, "MOVE.w (A0), (A0)", 0},
	{cpu_move, "MOVE.w (A1), (A0)", 0},
	{cpu_move, "MOVE.w (A2), (A0)", 0},
	{cpu_move, "MOVE.w (A3), (A0)", 0},
	{cpu_move, "MOVE.w (A4), (A0)", 0},
	{cpu_move, "MOVE.w (A5), (A0)", 0},
	{cpu_move, "MOVE.w (A6), (A0)", 0},
	{cpu_move, "MOVE.w (A7), (A0)", 0},
	{cpu_move, "MOVE.w (A0)+, (A0)", 0},
	{cpu_move, "MOVE.w (A1)+, (A0)", 0},
	{cpu_move, "MOVE.w (A2)+, (A0)", 0},
	{cpu_move, "MOVE.w (A3)+, (A0)", 0},
	{cpu_move, "MOVE.w (A4)+, (A0)", 0},
	{cpu_move, "MOVE.w (A5)+, (A0)", 0},
	{cpu_move, "MOVE.w (A6)+, (A0)", 0},
	{cpu_move, "MOVE.w (A7)+, (A0)", 0},
	{cpu_move, "MOVE.w -(A0), (A0)", 0},
	{cpu_move, "MOVE.w -(A1), (A0)", 0},
	{cpu_move, "MOVE.w -(A2), (A0)", 0},
	{cpu_move, "MOVE.w -(A3), (A0)", 0},
	{cpu_move, "MOVE.w -(A4), (A0)", 0},
	{cpu_move, "MOVE.w -(A5), (A0)", 0},
	{cpu_move, "MOVE.w -(A6), (A0)", 0},
	{cpu_move, "MOVE.w -(A7), (A0)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A0)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A0)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A0)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A0)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A0)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A0)", 2},
	{cpu_move, "MOVE.w #, (A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A0)+", 0},
	{cpu_move, "MOVE.w D1, (A0)+", 0},
	{cpu_move, "MOVE.w D2, (A0)+", 0},
	{cpu_move, "MOVE.w D3, (A0)+", 0},
	{cpu_move, "MOVE.w D4, (A0)+", 0},
	{cpu_move, "MOVE.w D5, (A0)+", 0},
	{cpu_move, "MOVE.w D6, (A0)+", 0},
	{cpu_move, "MOVE.w D7, (A0)+", 0},
	{cpu_move, "MOVE.w A0, (A0)+", 0},
	{cpu_move, "MOVE.w A1, (A0)+", 0},
	{cpu_move, "MOVE.w A2, (A0)+", 0},
	{cpu_move, "MOVE.w A3, (A0)+", 0},
	{cpu_move, "MOVE.w A4, (A0)+", 0},
	{cpu_move, "MOVE.w A5, (A0)+", 0},
	{cpu_move, "MOVE.w A6, (A0)+", 0},
	{cpu_move, "MOVE.w A7, (A0)+", 0},
	{cpu_move, "MOVE.w (A0), (A0)+", 0},
	{cpu_move, "MOVE.w (A1), (A0)+", 0},
	{cpu_move, "MOVE.w (A2), (A0)+", 0},
	{cpu_move, "MOVE.w (A3), (A0)+", 0},
	{cpu_move, "MOVE.w (A4), (A0)+", 0},
	{cpu_move, "MOVE.w (A5), (A0)+", 0},
	{cpu_move, "MOVE.w (A6), (A0)+", 0},
	{cpu_move, "MOVE.w (A7), (A0)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A0)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A0)+", 0},
	{cpu_move, "MOVE.w -(A0), (A0)+", 0},
	{cpu_move, "MOVE.w -(A1), (A0)+", 0},
	{cpu_move, "MOVE.w -(A2), (A0)+", 0},
	{cpu_move, "MOVE.w -(A3), (A0)+", 0},
	{cpu_move, "MOVE.w -(A4), (A0)+", 0},
	{cpu_move, "MOVE.w -(A5), (A0)+", 0},
	{cpu_move, "MOVE.w -(A6), (A0)+", 0},
	{cpu_move, "MOVE.w -(A7), (A0)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A0)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A0)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A0)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A0)+", 2},
	{cpu_move, "MOVE.w #, (A0)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A0)", 0},
	{cpu_move, "MOVE.w D1, -(A0)", 0},
	{cpu_move, "MOVE.w D2, -(A0)", 0},
	{cpu_move, "MOVE.w D3, -(A0)", 0},
	{cpu_move, "MOVE.w D4, -(A0)", 0},
	{cpu_move, "MOVE.w D5, -(A0)", 0},
	{cpu_move, "MOVE.w D6, -(A0)", 0},
	{cpu_move, "MOVE.w D7, -(A0)", 0},
	{cpu_move, "MOVE.w A0, -(A0)", 0},
	{cpu_move, "MOVE.w A1, -(A0)", 0},
	{cpu_move, "MOVE.w A2, -(A0)", 0},
	{cpu_move, "MOVE.w A3, -(A0)", 0},
	{cpu_move, "MOVE.w A4, -(A0)", 0},
	{cpu_move, "MOVE.w A5, -(A0)", 0},
	{cpu_move, "MOVE.w A6, -(A0)", 0},
	{cpu_move, "MOVE.w A7, -(A0)", 0},
	{cpu_move, "MOVE.w (A0), -(A0)", 0},
	{cpu_move, "MOVE.w (A1), -(A0)", 0},
	{cpu_move, "MOVE.w (A2), -(A0)", 0},
	{cpu_move, "MOVE.w (A3), -(A0)", 0},
	{cpu_move, "MOVE.w (A4), -(A0)", 0},
	{cpu_move, "MOVE.w (A5), -(A0)", 0},
	{cpu_move, "MOVE.w (A6), -(A0)", 0},
	{cpu_move, "MOVE.w (A7), -(A0)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A0)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A0)", 0},
	{cpu_move, "MOVE.w -(A0), -(A0)", 0},
	{cpu_move, "MOVE.w -(A1), -(A0)", 0},
	{cpu_move, "MOVE.w -(A2), -(A0)", 0},
	{cpu_move, "MOVE.w -(A3), -(A0)", 0},
	{cpu_move, "MOVE.w -(A4), -(A0)", 0},
	{cpu_move, "MOVE.w -(A5), -(A0)", 0},
	{cpu_move, "MOVE.w -(A6), -(A0)", 0},
	{cpu_move, "MOVE.w -(A7), -(A0)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A0)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A0)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A0)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A0)", 2},
	{cpu_move, "MOVE.w #, -(A0)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A0)", 2},
	{cpu_move, "MOVE.w D1, (d16, A0)", 2},
	{cpu_move, "MOVE.w D2, (d16, A0)", 2},
	{cpu_move, "MOVE.w D3, (d16, A0)", 2},
	{cpu_move, "MOVE.w D4, (d16, A0)", 2},
	{cpu_move, "MOVE.w D5, (d16, A0)", 2},
	{cpu_move, "MOVE.w D6, (d16, A0)", 2},
	{cpu_move, "MOVE.w D7, (d16, A0)", 2},
	{cpu_move, "MOVE.w A0, (d16, A0)", 2},
	{cpu_move, "MOVE.w A1, (d16, A0)", 2},
	{cpu_move, "MOVE.w A2, (d16, A0)", 2},
	{cpu_move, "MOVE.w A3, (d16, A0)", 2},
	{cpu_move, "MOVE.w A4, (d16, A0)", 2},
	{cpu_move, "MOVE.w A5, (d16, A0)", 2},
	{cpu_move, "MOVE.w A6, (d16, A0)", 2},
	{cpu_move, "MOVE.w A7, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A0)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A0)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A0)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A0)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A0)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A0)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A0)", 4},
	{cpu_move, "MOVE.w #, (d16, A0)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A0, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A0, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A0, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A0, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (xxx).W", 2},
	{cpu_move, "MOVE.w D1, (xxx).W", 2},
	{cpu_move, "MOVE.w D2, (xxx).W", 2},
	{cpu_move, "MOVE.w D3, (xxx).W", 2},
	{cpu_move, "MOVE.w D4, (xxx).W", 2},
	{cpu_move, "MOVE.w D5, (xxx).W", 2},
	{cpu_move, "MOVE.w D6, (xxx).W", 2},
	{cpu_move, "MOVE.w D7, (xxx).W", 2},
	{cpu_move, "MOVE.w A0, (xxx).W", 2},
	{cpu_move, "MOVE.w A1, (xxx).W", 2},
	{cpu_move, "MOVE.w A2, (xxx).W", 2},
	{cpu_move, "MOVE.w A3, (xxx).W", 2},
	{cpu_move, "MOVE.w A4, (xxx).W", 2},
	{cpu_move, "MOVE.w A5, (xxx).W", 2},
	{cpu_move, "MOVE.w A6, (xxx).W", 2},
	{cpu_move, "MOVE.w A7, (xxx).W", 2},
	{cpu_move, "MOVE.w (A0), (xxx).W", 2},
	{cpu_move, "MOVE.w (A1), (xxx).W", 2},
	{cpu_move, "MOVE.w (A2), (xxx).W", 2},
	{cpu_move, "MOVE.w (A3), (xxx).W", 2},
	{cpu_move, "MOVE.w (A4), (xxx).W", 2},
	{cpu_move, "MOVE.w (A5), (xxx).W", 2},
	{cpu_move, "MOVE.w (A6), (xxx).W", 2},
	{cpu_move, "MOVE.w (A7), (xxx).W", 2},
	{cpu_move, "MOVE.w (A0)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A1)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A2)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A3)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A4)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A5)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A6)+, (xxx).W", 2},
	{cpu_move, "MOVE.w (A7)+, (xxx).W", 2},
	{cpu_move, "MOVE.w -(A0), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A1), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A2), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A3), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A4), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A5), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A6), (xxx).W", 2},
	{cpu_move, "MOVE.w -(A7), (xxx).W", 2},
	{cpu_move, "MOVE.w (d16, A0), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A1), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A2), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A3), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A4), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A5), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A6), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, A7), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w (xxx).W, (xxx).W", 4},
	{cpu_move, "MOVE.w (xxx).L, (xxx).W", 6},
	{cpu_move, "MOVE.w (d16, PC), (xxx).W", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (xxx).W", 4},
	{cpu_move, "MOVE.w #, (xxx).W", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D1", 0},
	{cpu_move, "MOVE.w D1, D1", 0},
	{cpu_move, "MOVE.w D2, D1", 0},
	{cpu_move, "MOVE.w D3, D1", 0},
	{cpu_move, "MOVE.w D4, D1", 0},
	{cpu_move, "MOVE.w D5, D1", 0},
	{cpu_move, "MOVE.w D6, D1", 0},
	{cpu_move, "MOVE.w D7, D1", 0},
	{cpu_move, "MOVE.w A0, D1", 0},
	{cpu_move, "MOVE.w A1, D1", 0},
	{cpu_move, "MOVE.w A2, D1", 0},
	{cpu_move, "MOVE.w A3, D1", 0},
	{cpu_move, "MOVE.w A4, D1", 0},
	{cpu_move, "MOVE.w A5, D1", 0},
	{cpu_move, "MOVE.w A6, D1", 0},
	{cpu_move, "MOVE.w A7, D1", 0},
	{cpu_move, "MOVE.w (A0), D1", 0},
	{cpu_move, "MOVE.w (A1), D1", 0},
	{cpu_move, "MOVE.w (A2), D1", 0},
	{cpu_move, "MOVE.w (A3), D1", 0},
	{cpu_move, "MOVE.w (A4), D1", 0},
	{cpu_move, "MOVE.w (A5), D1", 0},
	{cpu_move, "MOVE.w (A6), D1", 0},
	{cpu_move, "MOVE.w (A7), D1", 0},
	{cpu_move, "MOVE.w (A0)+, D1", 0},
	{cpu_move, "MOVE.w (A1)+, D1", 0},
	{cpu_move, "MOVE.w (A2)+, D1", 0},
	{cpu_move, "MOVE.w (A3)+, D1", 0},
	{cpu_move, "MOVE.w (A4)+, D1", 0},
	{cpu_move, "MOVE.w (A5)+, D1", 0},
	{cpu_move, "MOVE.w (A6)+, D1", 0},
	{cpu_move, "MOVE.w (A7)+, D1", 0},
	{cpu_move, "MOVE.w -(A0), D1", 0},
	{cpu_move, "MOVE.w -(A1), D1", 0},
	{cpu_move, "MOVE.w -(A2), D1", 0},
	{cpu_move, "MOVE.w -(A3), D1", 0},
	{cpu_move, "MOVE.w -(A4), D1", 0},
	{cpu_move, "MOVE.w -(A5), D1", 0},
	{cpu_move, "MOVE.w -(A6), D1", 0},
	{cpu_move, "MOVE.w -(A7), D1", 0},
	{cpu_move, "MOVE.w (d16, A0), D1", 2},
	{cpu_move, "MOVE.w (d16, A1), D1", 2},
	{cpu_move, "MOVE.w (d16, A2), D1", 2},
	{cpu_move, "MOVE.w (d16, A3), D1", 2},
	{cpu_move, "MOVE.w (d16, A4), D1", 2},
	{cpu_move, "MOVE.w (d16, A5), D1", 2},
	{cpu_move, "MOVE.w (d16, A6), D1", 2},
	{cpu_move, "MOVE.w (d16, A7), D1", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D1", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D1", 2},
	{cpu_move, "MOVE.w (xxx).W, D1", 2},
	{cpu_move, "MOVE.w (xxx).L, D1", 4},
	{cpu_move, "MOVE.w (d16, PC), D1", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D1", 2},
	{cpu_move, "MOVE.w #, D1", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A1)", 0},
	{cpu_move, "MOVE.w D1, (A1)", 0},
	{cpu_move, "MOVE.w D2, (A1)", 0},
	{cpu_move, "MOVE.w D3, (A1)", 0},
	{cpu_move, "MOVE.w D4, (A1)", 0},
	{cpu_move, "MOVE.w D5, (A1)", 0},
	{cpu_move, "MOVE.w D6, (A1)", 0},
	{cpu_move, "MOVE.w D7, (A1)", 0},
	{cpu_move, "MOVE.w A0, (A1)", 0},
	{cpu_move, "MOVE.w A1, (A1)", 0},
	{cpu_move, "MOVE.w A2, (A1)", 0},
	{cpu_move, "MOVE.w A3, (A1)", 0},
	{cpu_move, "MOVE.w A4, (A1)", 0},
	{cpu_move, "MOVE.w A5, (A1)", 0},
	{cpu_move, "MOVE.w A6, (A1)", 0},
	{cpu_move, "MOVE.w A7, (A1)", 0},
	{cpu_move, "MOVE.w (A0), (A1)", 0},
	{cpu_move, "MOVE.w (A1), (A1)", 0},
	{cpu_move, "MOVE.w (A2), (A1)", 0},
	{cpu_move, "MOVE.w (A3), (A1)", 0},
	{cpu_move, "MOVE.w (A4), (A1)", 0},
	{cpu_move, "MOVE.w (A5), (A1)", 0},
	{cpu_move, "MOVE.w (A6), (A1)", 0},
	{cpu_move, "MOVE.w (A7), (A1)", 0},
	{cpu_move, "MOVE.w (A0)+, (A1)", 0},
	{cpu_move, "MOVE.w (A1)+, (A1)", 0},
	{cpu_move, "MOVE.w (A2)+, (A1)", 0},
	{cpu_move, "MOVE.w (A3)+, (A1)", 0},
	{cpu_move, "MOVE.w (A4)+, (A1)", 0},
	{cpu_move, "MOVE.w (A5)+, (A1)", 0},
	{cpu_move, "MOVE.w (A6)+, (A1)", 0},
	{cpu_move, "MOVE.w (A7)+, (A1)", 0},
	{cpu_move, "MOVE.w -(A0), (A1)", 0},
	{cpu_move, "MOVE.w -(A1), (A1)", 0},
	{cpu_move, "MOVE.w -(A2), (A1)", 0},
	{cpu_move, "MOVE.w -(A3), (A1)", 0},
	{cpu_move, "MOVE.w -(A4), (A1)", 0},
	{cpu_move, "MOVE.w -(A5), (A1)", 0},
	{cpu_move, "MOVE.w -(A6), (A1)", 0},
	{cpu_move, "MOVE.w -(A7), (A1)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A1)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A1)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A1)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A1)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A1)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A1)", 2},
	{cpu_move, "MOVE.w #, (A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A1)+", 0},
	{cpu_move, "MOVE.w D1, (A1)+", 0},
	{cpu_move, "MOVE.w D2, (A1)+", 0},
	{cpu_move, "MOVE.w D3, (A1)+", 0},
	{cpu_move, "MOVE.w D4, (A1)+", 0},
	{cpu_move, "MOVE.w D5, (A1)+", 0},
	{cpu_move, "MOVE.w D6, (A1)+", 0},
	{cpu_move, "MOVE.w D7, (A1)+", 0},
	{cpu_move, "MOVE.w A0, (A1)+", 0},
	{cpu_move, "MOVE.w A1, (A1)+", 0},
	{cpu_move, "MOVE.w A2, (A1)+", 0},
	{cpu_move, "MOVE.w A3, (A1)+", 0},
	{cpu_move, "MOVE.w A4, (A1)+", 0},
	{cpu_move, "MOVE.w A5, (A1)+", 0},
	{cpu_move, "MOVE.w A6, (A1)+", 0},
	{cpu_move, "MOVE.w A7, (A1)+", 0},
	{cpu_move, "MOVE.w (A0), (A1)+", 0},
	{cpu_move, "MOVE.w (A1), (A1)+", 0},
	{cpu_move, "MOVE.w (A2), (A1)+", 0},
	{cpu_move, "MOVE.w (A3), (A1)+", 0},
	{cpu_move, "MOVE.w (A4), (A1)+", 0},
	{cpu_move, "MOVE.w (A5), (A1)+", 0},
	{cpu_move, "MOVE.w (A6), (A1)+", 0},
	{cpu_move, "MOVE.w (A7), (A1)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A1)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A1)+", 0},
	{cpu_move, "MOVE.w -(A0), (A1)+", 0},
	{cpu_move, "MOVE.w -(A1), (A1)+", 0},
	{cpu_move, "MOVE.w -(A2), (A1)+", 0},
	{cpu_move, "MOVE.w -(A3), (A1)+", 0},
	{cpu_move, "MOVE.w -(A4), (A1)+", 0},
	{cpu_move, "MOVE.w -(A5), (A1)+", 0},
	{cpu_move, "MOVE.w -(A6), (A1)+", 0},
	{cpu_move, "MOVE.w -(A7), (A1)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A1)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A1)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A1)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A1)+", 2},
	{cpu_move, "MOVE.w #, (A1)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A1)", 0},
	{cpu_move, "MOVE.w D1, -(A1)", 0},
	{cpu_move, "MOVE.w D2, -(A1)", 0},
	{cpu_move, "MOVE.w D3, -(A1)", 0},
	{cpu_move, "MOVE.w D4, -(A1)", 0},
	{cpu_move, "MOVE.w D5, -(A1)", 0},
	{cpu_move, "MOVE.w D6, -(A1)", 0},
	{cpu_move, "MOVE.w D7, -(A1)", 0},
	{cpu_move, "MOVE.w A0, -(A1)", 0},
	{cpu_move, "MOVE.w A1, -(A1)", 0},
	{cpu_move, "MOVE.w A2, -(A1)", 0},
	{cpu_move, "MOVE.w A3, -(A1)", 0},
	{cpu_move, "MOVE.w A4, -(A1)", 0},
	{cpu_move, "MOVE.w A5, -(A1)", 0},
	{cpu_move, "MOVE.w A6, -(A1)", 0},
	{cpu_move, "MOVE.w A7, -(A1)", 0},
	{cpu_move, "MOVE.w (A0), -(A1)", 0},
	{cpu_move, "MOVE.w (A1), -(A1)", 0},
	{cpu_move, "MOVE.w (A2), -(A1)", 0},
	{cpu_move, "MOVE.w (A3), -(A1)", 0},
	{cpu_move, "MOVE.w (A4), -(A1)", 0},
	{cpu_move, "MOVE.w (A5), -(A1)", 0},
	{cpu_move, "MOVE.w (A6), -(A1)", 0},
	{cpu_move, "MOVE.w (A7), -(A1)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A1)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A1)", 0},
	{cpu_move, "MOVE.w -(A0), -(A1)", 0},
	{cpu_move, "MOVE.w -(A1), -(A1)", 0},
	{cpu_move, "MOVE.w -(A2), -(A1)", 0},
	{cpu_move, "MOVE.w -(A3), -(A1)", 0},
	{cpu_move, "MOVE.w -(A4), -(A1)", 0},
	{cpu_move, "MOVE.w -(A5), -(A1)", 0},
	{cpu_move, "MOVE.w -(A6), -(A1)", 0},
	{cpu_move, "MOVE.w -(A7), -(A1)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A1)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A1)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A1)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A1)", 2},
	{cpu_move, "MOVE.w #, -(A1)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A1)", 2},
	{cpu_move, "MOVE.w D1, (d16, A1)", 2},
	{cpu_move, "MOVE.w D2, (d16, A1)", 2},
	{cpu_move, "MOVE.w D3, (d16, A1)", 2},
	{cpu_move, "MOVE.w D4, (d16, A1)", 2},
	{cpu_move, "MOVE.w D5, (d16, A1)", 2},
	{cpu_move, "MOVE.w D6, (d16, A1)", 2},
	{cpu_move, "MOVE.w D7, (d16, A1)", 2},
	{cpu_move, "MOVE.w A0, (d16, A1)", 2},
	{cpu_move, "MOVE.w A1, (d16, A1)", 2},
	{cpu_move, "MOVE.w A2, (d16, A1)", 2},
	{cpu_move, "MOVE.w A3, (d16, A1)", 2},
	{cpu_move, "MOVE.w A4, (d16, A1)", 2},
	{cpu_move, "MOVE.w A5, (d16, A1)", 2},
	{cpu_move, "MOVE.w A6, (d16, A1)", 2},
	{cpu_move, "MOVE.w A7, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A1)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A1)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A1)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A1)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A1)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A1)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A1)", 4},
	{cpu_move, "MOVE.w #, (d16, A1)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A1, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A1, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A1, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A1, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (xxx).L", 4},
	{cpu_move, "MOVE.w D1, (xxx).L", 4},
	{cpu_move, "MOVE.w D2, (xxx).L", 4},
	{cpu_move, "MOVE.w D3, (xxx).L", 4},
	{cpu_move, "MOVE.w D4, (xxx).L", 4},
	{cpu_move, "MOVE.w D5, (xxx).L", 4},
	{cpu_move, "MOVE.w D6, (xxx).L", 4},
	{cpu_move, "MOVE.w D7, (xxx).L", 4},
	{cpu_move, "MOVE.w A0, (xxx).L", 4},
	{cpu_move, "MOVE.w A1, (xxx).L", 4},
	{cpu_move, "MOVE.w A2, (xxx).L", 4},
	{cpu_move, "MOVE.w A3, (xxx).L", 4},
	{cpu_move, "MOVE.w A4, (xxx).L", 4},
	{cpu_move, "MOVE.w A5, (xxx).L", 4},
	{cpu_move, "MOVE.w A6, (xxx).L", 4},
	{cpu_move, "MOVE.w A7, (xxx).L", 4},
	{cpu_move, "MOVE.w (A0), (xxx).L", 4},
	{cpu_move, "MOVE.w (A1), (xxx).L", 4},
	{cpu_move, "MOVE.w (A2), (xxx).L", 4},
	{cpu_move, "MOVE.w (A3), (xxx).L", 4},
	{cpu_move, "MOVE.w (A4), (xxx).L", 4},
	{cpu_move, "MOVE.w (A5), (xxx).L", 4},
	{cpu_move, "MOVE.w (A6), (xxx).L", 4},
	{cpu_move, "MOVE.w (A7), (xxx).L", 4},
	{cpu_move, "MOVE.w (A0)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A1)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A2)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A3)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A4)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A5)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A6)+, (xxx).L", 4},
	{cpu_move, "MOVE.w (A7)+, (xxx).L", 4},
	{cpu_move, "MOVE.w -(A0), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A1), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A2), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A3), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A4), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A5), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A6), (xxx).L", 4},
	{cpu_move, "MOVE.w -(A7), (xxx).L", 4},
	{cpu_move, "MOVE.w (d16, A0), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A1), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A2), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A3), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A4), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A5), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A6), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, A7), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A0, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A1, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A2, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A3, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A4, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A5, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A6, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (d8, A7, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w (xxx).W, (xxx).L", 6},
	{cpu_move, "MOVE.w (xxx).L, (xxx).L", 8},
	{cpu_move, "MOVE.w (d16, PC), (xxx).L", 6},
	{cpu_move, "MOVE.w (d16, PC, Xn), (xxx).L", 6},
	{cpu_move, "MOVE.w #, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D2", 0},
	{cpu_move, "MOVE.w D1, D2", 0},
	{cpu_move, "MOVE.w D2, D2", 0},
	{cpu_move, "MOVE.w D3, D2", 0},
	{cpu_move, "MOVE.w D4, D2", 0},
	{cpu_move, "MOVE.w D5, D2", 0},
	{cpu_move, "MOVE.w D6, D2", 0},
	{cpu_move, "MOVE.w D7, D2", 0},
	{cpu_move, "MOVE.w A0, D2", 0},
	{cpu_move, "MOVE.w A1, D2", 0},
	{cpu_move, "MOVE.w A2, D2", 0},
	{cpu_move, "MOVE.w A3, D2", 0},
	{cpu_move, "MOVE.w A4, D2", 0},
	{cpu_move, "MOVE.w A5, D2", 0},
	{cpu_move, "MOVE.w A6, D2", 0},
	{cpu_move, "MOVE.w A7, D2", 0},
	{cpu_move, "MOVE.w (A0), D2", 0},
	{cpu_move, "MOVE.w (A1), D2", 0},
	{cpu_move, "MOVE.w (A2), D2", 0},
	{cpu_move, "MOVE.w (A3), D2", 0},
	{cpu_move, "MOVE.w (A4), D2", 0},
	{cpu_move, "MOVE.w (A5), D2", 0},
	{cpu_move, "MOVE.w (A6), D2", 0},
	{cpu_move, "MOVE.w (A7), D2", 0},
	{cpu_move, "MOVE.w (A0)+, D2", 0},
	{cpu_move, "MOVE.w (A1)+, D2", 0},
	{cpu_move, "MOVE.w (A2)+, D2", 0},
	{cpu_move, "MOVE.w (A3)+, D2", 0},
	{cpu_move, "MOVE.w (A4)+, D2", 0},
	{cpu_move, "MOVE.w (A5)+, D2", 0},
	{cpu_move, "MOVE.w (A6)+, D2", 0},
	{cpu_move, "MOVE.w (A7)+, D2", 0},
	{cpu_move, "MOVE.w -(A0), D2", 0},
	{cpu_move, "MOVE.w -(A1), D2", 0},
	{cpu_move, "MOVE.w -(A2), D2", 0},
	{cpu_move, "MOVE.w -(A3), D2", 0},
	{cpu_move, "MOVE.w -(A4), D2", 0},
	{cpu_move, "MOVE.w -(A5), D2", 0},
	{cpu_move, "MOVE.w -(A6), D2", 0},
	{cpu_move, "MOVE.w -(A7), D2", 0},
	{cpu_move, "MOVE.w (d16, A0), D2", 2},
	{cpu_move, "MOVE.w (d16, A1), D2", 2},
	{cpu_move, "MOVE.w (d16, A2), D2", 2},
	{cpu_move, "MOVE.w (d16, A3), D2", 2},
	{cpu_move, "MOVE.w (d16, A4), D2", 2},
	{cpu_move, "MOVE.w (d16, A5), D2", 2},
	{cpu_move, "MOVE.w (d16, A6), D2", 2},
	{cpu_move, "MOVE.w (d16, A7), D2", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D2", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D2", 2},
	{cpu_move, "MOVE.w (xxx).W, D2", 2},
	{cpu_move, "MOVE.w (xxx).L, D2", 4},
	{cpu_move, "MOVE.w (d16, PC), D2", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D2", 2},
	{cpu_move, "MOVE.w #, D2", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A2)", 0},
	{cpu_move, "MOVE.w D1, (A2)", 0},
	{cpu_move, "MOVE.w D2, (A2)", 0},
	{cpu_move, "MOVE.w D3, (A2)", 0},
	{cpu_move, "MOVE.w D4, (A2)", 0},
	{cpu_move, "MOVE.w D5, (A2)", 0},
	{cpu_move, "MOVE.w D6, (A2)", 0},
	{cpu_move, "MOVE.w D7, (A2)", 0},
	{cpu_move, "MOVE.w A0, (A2)", 0},
	{cpu_move, "MOVE.w A1, (A2)", 0},
	{cpu_move, "MOVE.w A2, (A2)", 0},
	{cpu_move, "MOVE.w A3, (A2)", 0},
	{cpu_move, "MOVE.w A4, (A2)", 0},
	{cpu_move, "MOVE.w A5, (A2)", 0},
	{cpu_move, "MOVE.w A6, (A2)", 0},
	{cpu_move, "MOVE.w A7, (A2)", 0},
	{cpu_move, "MOVE.w (A0), (A2)", 0},
	{cpu_move, "MOVE.w (A1), (A2)", 0},
	{cpu_move, "MOVE.w (A2), (A2)", 0},
	{cpu_move, "MOVE.w (A3), (A2)", 0},
	{cpu_move, "MOVE.w (A4), (A2)", 0},
	{cpu_move, "MOVE.w (A5), (A2)", 0},
	{cpu_move, "MOVE.w (A6), (A2)", 0},
	{cpu_move, "MOVE.w (A7), (A2)", 0},
	{cpu_move, "MOVE.w (A0)+, (A2)", 0},
	{cpu_move, "MOVE.w (A1)+, (A2)", 0},
	{cpu_move, "MOVE.w (A2)+, (A2)", 0},
	{cpu_move, "MOVE.w (A3)+, (A2)", 0},
	{cpu_move, "MOVE.w (A4)+, (A2)", 0},
	{cpu_move, "MOVE.w (A5)+, (A2)", 0},
	{cpu_move, "MOVE.w (A6)+, (A2)", 0},
	{cpu_move, "MOVE.w (A7)+, (A2)", 0},
	{cpu_move, "MOVE.w -(A0), (A2)", 0},
	{cpu_move, "MOVE.w -(A1), (A2)", 0},
	{cpu_move, "MOVE.w -(A2), (A2)", 0},
	{cpu_move, "MOVE.w -(A3), (A2)", 0},
	{cpu_move, "MOVE.w -(A4), (A2)", 0},
	{cpu_move, "MOVE.w -(A5), (A2)", 0},
	{cpu_move, "MOVE.w -(A6), (A2)", 0},
	{cpu_move, "MOVE.w -(A7), (A2)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A2)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A2)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A2)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A2)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A2)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A2)", 2},
	{cpu_move, "MOVE.w #, (A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A2)+", 0},
	{cpu_move, "MOVE.w D1, (A2)+", 0},
	{cpu_move, "MOVE.w D2, (A2)+", 0},
	{cpu_move, "MOVE.w D3, (A2)+", 0},
	{cpu_move, "MOVE.w D4, (A2)+", 0},
	{cpu_move, "MOVE.w D5, (A2)+", 0},
	{cpu_move, "MOVE.w D6, (A2)+", 0},
	{cpu_move, "MOVE.w D7, (A2)+", 0},
	{cpu_move, "MOVE.w A0, (A2)+", 0},
	{cpu_move, "MOVE.w A1, (A2)+", 0},
	{cpu_move, "MOVE.w A2, (A2)+", 0},
	{cpu_move, "MOVE.w A3, (A2)+", 0},
	{cpu_move, "MOVE.w A4, (A2)+", 0},
	{cpu_move, "MOVE.w A5, (A2)+", 0},
	{cpu_move, "MOVE.w A6, (A2)+", 0},
	{cpu_move, "MOVE.w A7, (A2)+", 0},
	{cpu_move, "MOVE.w (A0), (A2)+", 0},
	{cpu_move, "MOVE.w (A1), (A2)+", 0},
	{cpu_move, "MOVE.w (A2), (A2)+", 0},
	{cpu_move, "MOVE.w (A3), (A2)+", 0},
	{cpu_move, "MOVE.w (A4), (A2)+", 0},
	{cpu_move, "MOVE.w (A5), (A2)+", 0},
	{cpu_move, "MOVE.w (A6), (A2)+", 0},
	{cpu_move, "MOVE.w (A7), (A2)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A2)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A2)+", 0},
	{cpu_move, "MOVE.w -(A0), (A2)+", 0},
	{cpu_move, "MOVE.w -(A1), (A2)+", 0},
	{cpu_move, "MOVE.w -(A2), (A2)+", 0},
	{cpu_move, "MOVE.w -(A3), (A2)+", 0},
	{cpu_move, "MOVE.w -(A4), (A2)+", 0},
	{cpu_move, "MOVE.w -(A5), (A2)+", 0},
	{cpu_move, "MOVE.w -(A6), (A2)+", 0},
	{cpu_move, "MOVE.w -(A7), (A2)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A2)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A2)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A2)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A2)+", 2},
	{cpu_move, "MOVE.w #, (A2)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A2)", 0},
	{cpu_move, "MOVE.w D1, -(A2)", 0},
	{cpu_move, "MOVE.w D2, -(A2)", 0},
	{cpu_move, "MOVE.w D3, -(A2)", 0},
	{cpu_move, "MOVE.w D4, -(A2)", 0},
	{cpu_move, "MOVE.w D5, -(A2)", 0},
	{cpu_move, "MOVE.w D6, -(A2)", 0},
	{cpu_move, "MOVE.w D7, -(A2)", 0},
	{cpu_move, "MOVE.w A0, -(A2)", 0},
	{cpu_move, "MOVE.w A1, -(A2)", 0},
	{cpu_move, "MOVE.w A2, -(A2)", 0},
	{cpu_move, "MOVE.w A3, -(A2)", 0},
	{cpu_move, "MOVE.w A4, -(A2)", 0},
	{cpu_move, "MOVE.w A5, -(A2)", 0},
	{cpu_move, "MOVE.w A6, -(A2)", 0},
	{cpu_move, "MOVE.w A7, -(A2)", 0},
	{cpu_move, "MOVE.w (A0), -(A2)", 0},
	{cpu_move, "MOVE.w (A1), -(A2)", 0},
	{cpu_move, "MOVE.w (A2), -(A2)", 0},
	{cpu_move, "MOVE.w (A3), -(A2)", 0},
	{cpu_move, "MOVE.w (A4), -(A2)", 0},
	{cpu_move, "MOVE.w (A5), -(A2)", 0},
	{cpu_move, "MOVE.w (A6), -(A2)", 0},
	{cpu_move, "MOVE.w (A7), -(A2)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A2)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A2)", 0},
	{cpu_move, "MOVE.w -(A0), -(A2)", 0},
	{cpu_move, "MOVE.w -(A1), -(A2)", 0},
	{cpu_move, "MOVE.w -(A2), -(A2)", 0},
	{cpu_move, "MOVE.w -(A3), -(A2)", 0},
	{cpu_move, "MOVE.w -(A4), -(A2)", 0},
	{cpu_move, "MOVE.w -(A5), -(A2)", 0},
	{cpu_move, "MOVE.w -(A6), -(A2)", 0},
	{cpu_move, "MOVE.w -(A7), -(A2)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A2)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A2)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A2)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A2)", 2},
	{cpu_move, "MOVE.w #, -(A2)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A2)", 2},
	{cpu_move, "MOVE.w D1, (d16, A2)", 2},
	{cpu_move, "MOVE.w D2, (d16, A2)", 2},
	{cpu_move, "MOVE.w D3, (d16, A2)", 2},
	{cpu_move, "MOVE.w D4, (d16, A2)", 2},
	{cpu_move, "MOVE.w D5, (d16, A2)", 2},
	{cpu_move, "MOVE.w D6, (d16, A2)", 2},
	{cpu_move, "MOVE.w D7, (d16, A2)", 2},
	{cpu_move, "MOVE.w A0, (d16, A2)", 2},
	{cpu_move, "MOVE.w A1, (d16, A2)", 2},
	{cpu_move, "MOVE.w A2, (d16, A2)", 2},
	{cpu_move, "MOVE.w A3, (d16, A2)", 2},
	{cpu_move, "MOVE.w A4, (d16, A2)", 2},
	{cpu_move, "MOVE.w A5, (d16, A2)", 2},
	{cpu_move, "MOVE.w A6, (d16, A2)", 2},
	{cpu_move, "MOVE.w A7, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A2)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A2)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A2)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A2)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A2)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A2)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A2)", 4},
	{cpu_move, "MOVE.w #, (d16, A2)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A2, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A2, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A2, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A2, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D3", 0},
	{cpu_move, "MOVE.w D1, D3", 0},
	{cpu_move, "MOVE.w D2, D3", 0},
	{cpu_move, "MOVE.w D3, D3", 0},
	{cpu_move, "MOVE.w D4, D3", 0},
	{cpu_move, "MOVE.w D5, D3", 0},
	{cpu_move, "MOVE.w D6, D3", 0},
	{cpu_move, "MOVE.w D7, D3", 0},
	{cpu_move, "MOVE.w A0, D3", 0},
	{cpu_move, "MOVE.w A1, D3", 0},
	{cpu_move, "MOVE.w A2, D3", 0},
	{cpu_move, "MOVE.w A3, D3", 0},
	{cpu_move, "MOVE.w A4, D3", 0},
	{cpu_move, "MOVE.w A5, D3", 0},
	{cpu_move, "MOVE.w A6, D3", 0},
	{cpu_move, "MOVE.w A7, D3", 0},
	{cpu_move, "MOVE.w (A0), D3", 0},
	{cpu_move, "MOVE.w (A1), D3", 0},
	{cpu_move, "MOVE.w (A2), D3", 0},
	{cpu_move, "MOVE.w (A3), D3", 0},
	{cpu_move, "MOVE.w (A4), D3", 0},
	{cpu_move, "MOVE.w (A5), D3", 0},
	{cpu_move, "MOVE.w (A6), D3", 0},
	{cpu_move, "MOVE.w (A7), D3", 0},
	{cpu_move, "MOVE.w (A0)+, D3", 0},
	{cpu_move, "MOVE.w (A1)+, D3", 0},
	{cpu_move, "MOVE.w (A2)+, D3", 0},
	{cpu_move, "MOVE.w (A3)+, D3", 0},
	{cpu_move, "MOVE.w (A4)+, D3", 0},
	{cpu_move, "MOVE.w (A5)+, D3", 0},
	{cpu_move, "MOVE.w (A6)+, D3", 0},
	{cpu_move, "MOVE.w (A7)+, D3", 0},
	{cpu_move, "MOVE.w -(A0), D3", 0},
	{cpu_move, "MOVE.w -(A1), D3", 0},
	{cpu_move, "MOVE.w -(A2), D3", 0},
	{cpu_move, "MOVE.w -(A3), D3", 0},
	{cpu_move, "MOVE.w -(A4), D3", 0},
	{cpu_move, "MOVE.w -(A5), D3", 0},
	{cpu_move, "MOVE.w -(A6), D3", 0},
	{cpu_move, "MOVE.w -(A7), D3", 0},
	{cpu_move, "MOVE.w (d16, A0), D3", 2},
	{cpu_move, "MOVE.w (d16, A1), D3", 2},
	{cpu_move, "MOVE.w (d16, A2), D3", 2},
	{cpu_move, "MOVE.w (d16, A3), D3", 2},
	{cpu_move, "MOVE.w (d16, A4), D3", 2},
	{cpu_move, "MOVE.w (d16, A5), D3", 2},
	{cpu_move, "MOVE.w (d16, A6), D3", 2},
	{cpu_move, "MOVE.w (d16, A7), D3", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D3", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D3", 2},
	{cpu_move, "MOVE.w (xxx).W, D3", 2},
	{cpu_move, "MOVE.w (xxx).L, D3", 4},
	{cpu_move, "MOVE.w (d16, PC), D3", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D3", 2},
	{cpu_move, "MOVE.w #, D3", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A3)", 0},
	{cpu_move, "MOVE.w D1, (A3)", 0},
	{cpu_move, "MOVE.w D2, (A3)", 0},
	{cpu_move, "MOVE.w D3, (A3)", 0},
	{cpu_move, "MOVE.w D4, (A3)", 0},
	{cpu_move, "MOVE.w D5, (A3)", 0},
	{cpu_move, "MOVE.w D6, (A3)", 0},
	{cpu_move, "MOVE.w D7, (A3)", 0},
	{cpu_move, "MOVE.w A0, (A3)", 0},
	{cpu_move, "MOVE.w A1, (A3)", 0},
	{cpu_move, "MOVE.w A2, (A3)", 0},
	{cpu_move, "MOVE.w A3, (A3)", 0},
	{cpu_move, "MOVE.w A4, (A3)", 0},
	{cpu_move, "MOVE.w A5, (A3)", 0},
	{cpu_move, "MOVE.w A6, (A3)", 0},
	{cpu_move, "MOVE.w A7, (A3)", 0},
	{cpu_move, "MOVE.w (A0), (A3)", 0},
	{cpu_move, "MOVE.w (A1), (A3)", 0},
	{cpu_move, "MOVE.w (A2), (A3)", 0},
	{cpu_move, "MOVE.w (A3), (A3)", 0},
	{cpu_move, "MOVE.w (A4), (A3)", 0},
	{cpu_move, "MOVE.w (A5), (A3)", 0},
	{cpu_move, "MOVE.w (A6), (A3)", 0},
	{cpu_move, "MOVE.w (A7), (A3)", 0},
	{cpu_move, "MOVE.w (A0)+, (A3)", 0},
	{cpu_move, "MOVE.w (A1)+, (A3)", 0},
	{cpu_move, "MOVE.w (A2)+, (A3)", 0},
	{cpu_move, "MOVE.w (A3)+, (A3)", 0},
	{cpu_move, "MOVE.w (A4)+, (A3)", 0},
	{cpu_move, "MOVE.w (A5)+, (A3)", 0},
	{cpu_move, "MOVE.w (A6)+, (A3)", 0},
	{cpu_move, "MOVE.w (A7)+, (A3)", 0},
	{cpu_move, "MOVE.w -(A0), (A3)", 0},
	{cpu_move, "MOVE.w -(A1), (A3)", 0},
	{cpu_move, "MOVE.w -(A2), (A3)", 0},
	{cpu_move, "MOVE.w -(A3), (A3)", 0},
	{cpu_move, "MOVE.w -(A4), (A3)", 0},
	{cpu_move, "MOVE.w -(A5), (A3)", 0},
	{cpu_move, "MOVE.w -(A6), (A3)", 0},
	{cpu_move, "MOVE.w -(A7), (A3)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A3)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A3)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A3)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A3)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A3)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A3)", 2},
	{cpu_move, "MOVE.w #, (A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A3)+", 0},
	{cpu_move, "MOVE.w D1, (A3)+", 0},
	{cpu_move, "MOVE.w D2, (A3)+", 0},
	{cpu_move, "MOVE.w D3, (A3)+", 0},
	{cpu_move, "MOVE.w D4, (A3)+", 0},
	{cpu_move, "MOVE.w D5, (A3)+", 0},
	{cpu_move, "MOVE.w D6, (A3)+", 0},
	{cpu_move, "MOVE.w D7, (A3)+", 0},
	{cpu_move, "MOVE.w A0, (A3)+", 0},
	{cpu_move, "MOVE.w A1, (A3)+", 0},
	{cpu_move, "MOVE.w A2, (A3)+", 0},
	{cpu_move, "MOVE.w A3, (A3)+", 0},
	{cpu_move, "MOVE.w A4, (A3)+", 0},
	{cpu_move, "MOVE.w A5, (A3)+", 0},
	{cpu_move, "MOVE.w A6, (A3)+", 0},
	{cpu_move, "MOVE.w A7, (A3)+", 0},
	{cpu_move, "MOVE.w (A0), (A3)+", 0},
	{cpu_move, "MOVE.w (A1), (A3)+", 0},
	{cpu_move, "MOVE.w (A2), (A3)+", 0},
	{cpu_move, "MOVE.w (A3), (A3)+", 0},
	{cpu_move, "MOVE.w (A4), (A3)+", 0},
	{cpu_move, "MOVE.w (A5), (A3)+", 0},
	{cpu_move, "MOVE.w (A6), (A3)+", 0},
	{cpu_move, "MOVE.w (A7), (A3)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A3)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A3)+", 0},
	{cpu_move, "MOVE.w -(A0), (A3)+", 0},
	{cpu_move, "MOVE.w -(A1), (A3)+", 0},
	{cpu_move, "MOVE.w -(A2), (A3)+", 0},
	{cpu_move, "MOVE.w -(A3), (A3)+", 0},
	{cpu_move, "MOVE.w -(A4), (A3)+", 0},
	{cpu_move, "MOVE.w -(A5), (A3)+", 0},
	{cpu_move, "MOVE.w -(A6), (A3)+", 0},
	{cpu_move, "MOVE.w -(A7), (A3)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A3)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A3)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A3)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A3)+", 2},
	{cpu_move, "MOVE.w #, (A3)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A3)", 0},
	{cpu_move, "MOVE.w D1, -(A3)", 0},
	{cpu_move, "MOVE.w D2, -(A3)", 0},
	{cpu_move, "MOVE.w D3, -(A3)", 0},
	{cpu_move, "MOVE.w D4, -(A3)", 0},
	{cpu_move, "MOVE.w D5, -(A3)", 0},
	{cpu_move, "MOVE.w D6, -(A3)", 0},
	{cpu_move, "MOVE.w D7, -(A3)", 0},
	{cpu_move, "MOVE.w A0, -(A3)", 0},
	{cpu_move, "MOVE.w A1, -(A3)", 0},
	{cpu_move, "MOVE.w A2, -(A3)", 0},
	{cpu_move, "MOVE.w A3, -(A3)", 0},
	{cpu_move, "MOVE.w A4, -(A3)", 0},
	{cpu_move, "MOVE.w A5, -(A3)", 0},
	{cpu_move, "MOVE.w A6, -(A3)", 0},
	{cpu_move, "MOVE.w A7, -(A3)", 0},
	{cpu_move, "MOVE.w (A0), -(A3)", 0},
	{cpu_move, "MOVE.w (A1), -(A3)", 0},
	{cpu_move, "MOVE.w (A2), -(A3)", 0},
	{cpu_move, "MOVE.w (A3), -(A3)", 0},
	{cpu_move, "MOVE.w (A4), -(A3)", 0},
	{cpu_move, "MOVE.w (A5), -(A3)", 0},
	{cpu_move, "MOVE.w (A6), -(A3)", 0},
	{cpu_move, "MOVE.w (A7), -(A3)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A3)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A3)", 0},
	{cpu_move, "MOVE.w -(A0), -(A3)", 0},
	{cpu_move, "MOVE.w -(A1), -(A3)", 0},
	{cpu_move, "MOVE.w -(A2), -(A3)", 0},
	{cpu_move, "MOVE.w -(A3), -(A3)", 0},
	{cpu_move, "MOVE.w -(A4), -(A3)", 0},
	{cpu_move, "MOVE.w -(A5), -(A3)", 0},
	{cpu_move, "MOVE.w -(A6), -(A3)", 0},
	{cpu_move, "MOVE.w -(A7), -(A3)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A3)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A3)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A3)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A3)", 2},
	{cpu_move, "MOVE.w #, -(A3)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A3)", 2},
	{cpu_move, "MOVE.w D1, (d16, A3)", 2},
	{cpu_move, "MOVE.w D2, (d16, A3)", 2},
	{cpu_move, "MOVE.w D3, (d16, A3)", 2},
	{cpu_move, "MOVE.w D4, (d16, A3)", 2},
	{cpu_move, "MOVE.w D5, (d16, A3)", 2},
	{cpu_move, "MOVE.w D6, (d16, A3)", 2},
	{cpu_move, "MOVE.w D7, (d16, A3)", 2},
	{cpu_move, "MOVE.w A0, (d16, A3)", 2},
	{cpu_move, "MOVE.w A1, (d16, A3)", 2},
	{cpu_move, "MOVE.w A2, (d16, A3)", 2},
	{cpu_move, "MOVE.w A3, (d16, A3)", 2},
	{cpu_move, "MOVE.w A4, (d16, A3)", 2},
	{cpu_move, "MOVE.w A5, (d16, A3)", 2},
	{cpu_move, "MOVE.w A6, (d16, A3)", 2},
	{cpu_move, "MOVE.w A7, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A3)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A3)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A3)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A3)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A3)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A3)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A3)", 4},
	{cpu_move, "MOVE.w #, (d16, A3)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A3, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A3, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A3, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A3, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D4", 0},
	{cpu_move, "MOVE.w D1, D4", 0},
	{cpu_move, "MOVE.w D2, D4", 0},
	{cpu_move, "MOVE.w D3, D4", 0},
	{cpu_move, "MOVE.w D4, D4", 0},
	{cpu_move, "MOVE.w D5, D4", 0},
	{cpu_move, "MOVE.w D6, D4", 0},
	{cpu_move, "MOVE.w D7, D4", 0},
	{cpu_move, "MOVE.w A0, D4", 0},
	{cpu_move, "MOVE.w A1, D4", 0},
	{cpu_move, "MOVE.w A2, D4", 0},
	{cpu_move, "MOVE.w A3, D4", 0},
	{cpu_move, "MOVE.w A4, D4", 0},
	{cpu_move, "MOVE.w A5, D4", 0},
	{cpu_move, "MOVE.w A6, D4", 0},
	{cpu_move, "MOVE.w A7, D4", 0},
	{cpu_move, "MOVE.w (A0), D4", 0},
	{cpu_move, "MOVE.w (A1), D4", 0},
	{cpu_move, "MOVE.w (A2), D4", 0},
	{cpu_move, "MOVE.w (A3), D4", 0},
	{cpu_move, "MOVE.w (A4), D4", 0},
	{cpu_move, "MOVE.w (A5), D4", 0},
	{cpu_move, "MOVE.w (A6), D4", 0},
	{cpu_move, "MOVE.w (A7), D4", 0},
	{cpu_move, "MOVE.w (A0)+, D4", 0},
	{cpu_move, "MOVE.w (A1)+, D4", 0},
	{cpu_move, "MOVE.w (A2)+, D4", 0},
	{cpu_move, "MOVE.w (A3)+, D4", 0},
	{cpu_move, "MOVE.w (A4)+, D4", 0},
	{cpu_move, "MOVE.w (A5)+, D4", 0},
	{cpu_move, "MOVE.w (A6)+, D4", 0},
	{cpu_move, "MOVE.w (A7)+, D4", 0},
	{cpu_move, "MOVE.w -(A0), D4", 0},
	{cpu_move, "MOVE.w -(A1), D4", 0},
	{cpu_move, "MOVE.w -(A2), D4", 0},
	{cpu_move, "MOVE.w -(A3), D4", 0},
	{cpu_move, "MOVE.w -(A4), D4", 0},
	{cpu_move, "MOVE.w -(A5), D4", 0},
	{cpu_move, "MOVE.w -(A6), D4", 0},
	{cpu_move, "MOVE.w -(A7), D4", 0},
	{cpu_move, "MOVE.w (d16, A0), D4", 2},
	{cpu_move, "MOVE.w (d16, A1), D4", 2},
	{cpu_move, "MOVE.w (d16, A2), D4", 2},
	{cpu_move, "MOVE.w (d16, A3), D4", 2},
	{cpu_move, "MOVE.w (d16, A4), D4", 2},
	{cpu_move, "MOVE.w (d16, A5), D4", 2},
	{cpu_move, "MOVE.w (d16, A6), D4", 2},
	{cpu_move, "MOVE.w (d16, A7), D4", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D4", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D4", 2},
	{cpu_move, "MOVE.w (xxx).W, D4", 2},
	{cpu_move, "MOVE.w (xxx).L, D4", 4},
	{cpu_move, "MOVE.w (d16, PC), D4", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D4", 2},
	{cpu_move, "MOVE.w #, D4", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A4)", 0},
	{cpu_move, "MOVE.w D1, (A4)", 0},
	{cpu_move, "MOVE.w D2, (A4)", 0},
	{cpu_move, "MOVE.w D3, (A4)", 0},
	{cpu_move, "MOVE.w D4, (A4)", 0},
	{cpu_move, "MOVE.w D5, (A4)", 0},
	{cpu_move, "MOVE.w D6, (A4)", 0},
	{cpu_move, "MOVE.w D7, (A4)", 0},
	{cpu_move, "MOVE.w A0, (A4)", 0},
	{cpu_move, "MOVE.w A1, (A4)", 0},
	{cpu_move, "MOVE.w A2, (A4)", 0},
	{cpu_move, "MOVE.w A3, (A4)", 0},
	{cpu_move, "MOVE.w A4, (A4)", 0},
	{cpu_move, "MOVE.w A5, (A4)", 0},
	{cpu_move, "MOVE.w A6, (A4)", 0},
	{cpu_move, "MOVE.w A7, (A4)", 0},
	{cpu_move, "MOVE.w (A0), (A4)", 0},
	{cpu_move, "MOVE.w (A1), (A4)", 0},
	{cpu_move, "MOVE.w (A2), (A4)", 0},
	{cpu_move, "MOVE.w (A3), (A4)", 0},
	{cpu_move, "MOVE.w (A4), (A4)", 0},
	{cpu_move, "MOVE.w (A5), (A4)", 0},
	{cpu_move, "MOVE.w (A6), (A4)", 0},
	{cpu_move, "MOVE.w (A7), (A4)", 0},
	{cpu_move, "MOVE.w (A0)+, (A4)", 0},
	{cpu_move, "MOVE.w (A1)+, (A4)", 0},
	{cpu_move, "MOVE.w (A2)+, (A4)", 0},
	{cpu_move, "MOVE.w (A3)+, (A4)", 0},
	{cpu_move, "MOVE.w (A4)+, (A4)", 0},
	{cpu_move, "MOVE.w (A5)+, (A4)", 0},
	{cpu_move, "MOVE.w (A6)+, (A4)", 0},
	{cpu_move, "MOVE.w (A7)+, (A4)", 0},
	{cpu_move, "MOVE.w -(A0), (A4)", 0},
	{cpu_move, "MOVE.w -(A1), (A4)", 0},
	{cpu_move, "MOVE.w -(A2), (A4)", 0},
	{cpu_move, "MOVE.w -(A3), (A4)", 0},
	{cpu_move, "MOVE.w -(A4), (A4)", 0},
	{cpu_move, "MOVE.w -(A5), (A4)", 0},
	{cpu_move, "MOVE.w -(A6), (A4)", 0},
	{cpu_move, "MOVE.w -(A7), (A4)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A4)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A4)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A4)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A4)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A4)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A4)", 2},
	{cpu_move, "MOVE.w #, (A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A4)+", 0},
	{cpu_move, "MOVE.w D1, (A4)+", 0},
	{cpu_move, "MOVE.w D2, (A4)+", 0},
	{cpu_move, "MOVE.w D3, (A4)+", 0},
	{cpu_move, "MOVE.w D4, (A4)+", 0},
	{cpu_move, "MOVE.w D5, (A4)+", 0},
	{cpu_move, "MOVE.w D6, (A4)+", 0},
	{cpu_move, "MOVE.w D7, (A4)+", 0},
	{cpu_move, "MOVE.w A0, (A4)+", 0},
	{cpu_move, "MOVE.w A1, (A4)+", 0},
	{cpu_move, "MOVE.w A2, (A4)+", 0},
	{cpu_move, "MOVE.w A3, (A4)+", 0},
	{cpu_move, "MOVE.w A4, (A4)+", 0},
	{cpu_move, "MOVE.w A5, (A4)+", 0},
	{cpu_move, "MOVE.w A6, (A4)+", 0},
	{cpu_move, "MOVE.w A7, (A4)+", 0},
	{cpu_move, "MOVE.w (A0), (A4)+", 0},
	{cpu_move, "MOVE.w (A1), (A4)+", 0},
	{cpu_move, "MOVE.w (A2), (A4)+", 0},
	{cpu_move, "MOVE.w (A3), (A4)+", 0},
	{cpu_move, "MOVE.w (A4), (A4)+", 0},
	{cpu_move, "MOVE.w (A5), (A4)+", 0},
	{cpu_move, "MOVE.w (A6), (A4)+", 0},
	{cpu_move, "MOVE.w (A7), (A4)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A4)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A4)+", 0},
	{cpu_move, "MOVE.w -(A0), (A4)+", 0},
	{cpu_move, "MOVE.w -(A1), (A4)+", 0},
	{cpu_move, "MOVE.w -(A2), (A4)+", 0},
	{cpu_move, "MOVE.w -(A3), (A4)+", 0},
	{cpu_move, "MOVE.w -(A4), (A4)+", 0},
	{cpu_move, "MOVE.w -(A5), (A4)+", 0},
	{cpu_move, "MOVE.w -(A6), (A4)+", 0},
	{cpu_move, "MOVE.w -(A7), (A4)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A4)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A4)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A4)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A4)+", 2},
	{cpu_move, "MOVE.w #, (A4)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A4)", 0},
	{cpu_move, "MOVE.w D1, -(A4)", 0},
	{cpu_move, "MOVE.w D2, -(A4)", 0},
	{cpu_move, "MOVE.w D3, -(A4)", 0},
	{cpu_move, "MOVE.w D4, -(A4)", 0},
	{cpu_move, "MOVE.w D5, -(A4)", 0},
	{cpu_move, "MOVE.w D6, -(A4)", 0},
	{cpu_move, "MOVE.w D7, -(A4)", 0},
	{cpu_move, "MOVE.w A0, -(A4)", 0},
	{cpu_move, "MOVE.w A1, -(A4)", 0},
	{cpu_move, "MOVE.w A2, -(A4)", 0},
	{cpu_move, "MOVE.w A3, -(A4)", 0},
	{cpu_move, "MOVE.w A4, -(A4)", 0},
	{cpu_move, "MOVE.w A5, -(A4)", 0},
	{cpu_move, "MOVE.w A6, -(A4)", 0},
	{cpu_move, "MOVE.w A7, -(A4)", 0},
	{cpu_move, "MOVE.w (A0), -(A4)", 0},
	{cpu_move, "MOVE.w (A1), -(A4)", 0},
	{cpu_move, "MOVE.w (A2), -(A4)", 0},
	{cpu_move, "MOVE.w (A3), -(A4)", 0},
	{cpu_move, "MOVE.w (A4), -(A4)", 0},
	{cpu_move, "MOVE.w (A5), -(A4)", 0},
	{cpu_move, "MOVE.w (A6), -(A4)", 0},
	{cpu_move, "MOVE.w (A7), -(A4)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A4)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A4)", 0},
	{cpu_move, "MOVE.w -(A0), -(A4)", 0},
	{cpu_move, "MOVE.w -(A1), -(A4)", 0},
	{cpu_move, "MOVE.w -(A2), -(A4)", 0},
	{cpu_move, "MOVE.w -(A3), -(A4)", 0},
	{cpu_move, "MOVE.w -(A4), -(A4)", 0},
	{cpu_move, "MOVE.w -(A5), -(A4)", 0},
	{cpu_move, "MOVE.w -(A6), -(A4)", 0},
	{cpu_move, "MOVE.w -(A7), -(A4)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A4)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A4)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A4)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A4)", 2},
	{cpu_move, "MOVE.w #, -(A4)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A4)", 2},
	{cpu_move, "MOVE.w D1, (d16, A4)", 2},
	{cpu_move, "MOVE.w D2, (d16, A4)", 2},
	{cpu_move, "MOVE.w D3, (d16, A4)", 2},
	{cpu_move, "MOVE.w D4, (d16, A4)", 2},
	{cpu_move, "MOVE.w D5, (d16, A4)", 2},
	{cpu_move, "MOVE.w D6, (d16, A4)", 2},
	{cpu_move, "MOVE.w D7, (d16, A4)", 2},
	{cpu_move, "MOVE.w A0, (d16, A4)", 2},
	{cpu_move, "MOVE.w A1, (d16, A4)", 2},
	{cpu_move, "MOVE.w A2, (d16, A4)", 2},
	{cpu_move, "MOVE.w A3, (d16, A4)", 2},
	{cpu_move, "MOVE.w A4, (d16, A4)", 2},
	{cpu_move, "MOVE.w A5, (d16, A4)", 2},
	{cpu_move, "MOVE.w A6, (d16, A4)", 2},
	{cpu_move, "MOVE.w A7, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A4)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A4)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A4)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A4)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A4)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A4)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A4)", 4},
	{cpu_move, "MOVE.w #, (d16, A4)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A4, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A4, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A4, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A4, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D5", 0},
	{cpu_move, "MOVE.w D1, D5", 0},
	{cpu_move, "MOVE.w D2, D5", 0},
	{cpu_move, "MOVE.w D3, D5", 0},
	{cpu_move, "MOVE.w D4, D5", 0},
	{cpu_move, "MOVE.w D5, D5", 0},
	{cpu_move, "MOVE.w D6, D5", 0},
	{cpu_move, "MOVE.w D7, D5", 0},
	{cpu_move, "MOVE.w A0, D5", 0},
	{cpu_move, "MOVE.w A1, D5", 0},
	{cpu_move, "MOVE.w A2, D5", 0},
	{cpu_move, "MOVE.w A3, D5", 0},
	{cpu_move, "MOVE.w A4, D5", 0},
	{cpu_move, "MOVE.w A5, D5", 0},
	{cpu_move, "MOVE.w A6, D5", 0},
	{cpu_move, "MOVE.w A7, D5", 0},
	{cpu_move, "MOVE.w (A0), D5", 0},
	{cpu_move, "MOVE.w (A1), D5", 0},
	{cpu_move, "MOVE.w (A2), D5", 0},
	{cpu_move, "MOVE.w (A3), D5", 0},
	{cpu_move, "MOVE.w (A4), D5", 0},
	{cpu_move, "MOVE.w (A5), D5", 0},
	{cpu_move, "MOVE.w (A6), D5", 0},
	{cpu_move, "MOVE.w (A7), D5", 0},
	{cpu_move, "MOVE.w (A0)+, D5", 0},
	{cpu_move, "MOVE.w (A1)+, D5", 0},
	{cpu_move, "MOVE.w (A2)+, D5", 0},
	{cpu_move, "MOVE.w (A3)+, D5", 0},
	{cpu_move, "MOVE.w (A4)+, D5", 0},
	{cpu_move, "MOVE.w (A5)+, D5", 0},
	{cpu_move, "MOVE.w (A6)+, D5", 0},
	{cpu_move, "MOVE.w (A7)+, D5", 0},
	{cpu_move, "MOVE.w -(A0), D5", 0},
	{cpu_move, "MOVE.w -(A1), D5", 0},
	{cpu_move, "MOVE.w -(A2), D5", 0},
	{cpu_move, "MOVE.w -(A3), D5", 0},
	{cpu_move, "MOVE.w -(A4), D5", 0},
	{cpu_move, "MOVE.w -(A5), D5", 0},
	{cpu_move, "MOVE.w -(A6), D5", 0},
	{cpu_move, "MOVE.w -(A7), D5", 0},
	{cpu_move, "MOVE.w (d16, A0), D5", 2},
	{cpu_move, "MOVE.w (d16, A1), D5", 2},
	{cpu_move, "MOVE.w (d16, A2), D5", 2},
	{cpu_move, "MOVE.w (d16, A3), D5", 2},
	{cpu_move, "MOVE.w (d16, A4), D5", 2},
	{cpu_move, "MOVE.w (d16, A5), D5", 2},
	{cpu_move, "MOVE.w (d16, A6), D5", 2},
	{cpu_move, "MOVE.w (d16, A7), D5", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D5", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D5", 2},
	{cpu_move, "MOVE.w (xxx).W, D5", 2},
	{cpu_move, "MOVE.w (xxx).L, D5", 4},
	{cpu_move, "MOVE.w (d16, PC), D5", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D5", 2},
	{cpu_move, "MOVE.w #, D5", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A5)", 0},
	{cpu_move, "MOVE.w D1, (A5)", 0},
	{cpu_move, "MOVE.w D2, (A5)", 0},
	{cpu_move, "MOVE.w D3, (A5)", 0},
	{cpu_move, "MOVE.w D4, (A5)", 0},
	{cpu_move, "MOVE.w D5, (A5)", 0},
	{cpu_move, "MOVE.w D6, (A5)", 0},
	{cpu_move, "MOVE.w D7, (A5)", 0},
	{cpu_move, "MOVE.w A0, (A5)", 0},
	{cpu_move, "MOVE.w A1, (A5)", 0},
	{cpu_move, "MOVE.w A2, (A5)", 0},
	{cpu_move, "MOVE.w A3, (A5)", 0},
	{cpu_move, "MOVE.w A4, (A5)", 0},
	{cpu_move, "MOVE.w A5, (A5)", 0},
	{cpu_move, "MOVE.w A6, (A5)", 0},
	{cpu_move, "MOVE.w A7, (A5)", 0},
	{cpu_move, "MOVE.w (A0), (A5)", 0},
	{cpu_move, "MOVE.w (A1), (A5)", 0},
	{cpu_move, "MOVE.w (A2), (A5)", 0},
	{cpu_move, "MOVE.w (A3), (A5)", 0},
	{cpu_move, "MOVE.w (A4), (A5)", 0},
	{cpu_move, "MOVE.w (A5), (A5)", 0},
	{cpu_move, "MOVE.w (A6), (A5)", 0},
	{cpu_move, "MOVE.w (A7), (A5)", 0},
	{cpu_move, "MOVE.w (A0)+, (A5)", 0},
	{cpu_move, "MOVE.w (A1)+, (A5)", 0},
	{cpu_move, "MOVE.w (A2)+, (A5)", 0},
	{cpu_move, "MOVE.w (A3)+, (A5)", 0},
	{cpu_move, "MOVE.w (A4)+, (A5)", 0},
	{cpu_move, "MOVE.w (A5)+, (A5)", 0},
	{cpu_move, "MOVE.w (A6)+, (A5)", 0},
	{cpu_move, "MOVE.w (A7)+, (A5)", 0},
	{cpu_move, "MOVE.w -(A0), (A5)", 0},
	{cpu_move, "MOVE.w -(A1), (A5)", 0},
	{cpu_move, "MOVE.w -(A2), (A5)", 0},
	{cpu_move, "MOVE.w -(A3), (A5)", 0},
	{cpu_move, "MOVE.w -(A4), (A5)", 0},
	{cpu_move, "MOVE.w -(A5), (A5)", 0},
	{cpu_move, "MOVE.w -(A6), (A5)", 0},
	{cpu_move, "MOVE.w -(A7), (A5)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A5)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A5)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A5)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A5)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A5)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A5)", 2},
	{cpu_move, "MOVE.w #, (A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A5)+", 0},
	{cpu_move, "MOVE.w D1, (A5)+", 0},
	{cpu_move, "MOVE.w D2, (A5)+", 0},
	{cpu_move, "MOVE.w D3, (A5)+", 0},
	{cpu_move, "MOVE.w D4, (A5)+", 0},
	{cpu_move, "MOVE.w D5, (A5)+", 0},
	{cpu_move, "MOVE.w D6, (A5)+", 0},
	{cpu_move, "MOVE.w D7, (A5)+", 0},
	{cpu_move, "MOVE.w A0, (A5)+", 0},
	{cpu_move, "MOVE.w A1, (A5)+", 0},
	{cpu_move, "MOVE.w A2, (A5)+", 0},
	{cpu_move, "MOVE.w A3, (A5)+", 0},
	{cpu_move, "MOVE.w A4, (A5)+", 0},
	{cpu_move, "MOVE.w A5, (A5)+", 0},
	{cpu_move, "MOVE.w A6, (A5)+", 0},
	{cpu_move, "MOVE.w A7, (A5)+", 0},
	{cpu_move, "MOVE.w (A0), (A5)+", 0},
	{cpu_move, "MOVE.w (A1), (A5)+", 0},
	{cpu_move, "MOVE.w (A2), (A5)+", 0},
	{cpu_move, "MOVE.w (A3), (A5)+", 0},
	{cpu_move, "MOVE.w (A4), (A5)+", 0},
	{cpu_move, "MOVE.w (A5), (A5)+", 0},
	{cpu_move, "MOVE.w (A6), (A5)+", 0},
	{cpu_move, "MOVE.w (A7), (A5)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A5)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A5)+", 0},
	{cpu_move, "MOVE.w -(A0), (A5)+", 0},
	{cpu_move, "MOVE.w -(A1), (A5)+", 0},
	{cpu_move, "MOVE.w -(A2), (A5)+", 0},
	{cpu_move, "MOVE.w -(A3), (A5)+", 0},
	{cpu_move, "MOVE.w -(A4), (A5)+", 0},
	{cpu_move, "MOVE.w -(A5), (A5)+", 0},
	{cpu_move, "MOVE.w -(A6), (A5)+", 0},
	{cpu_move, "MOVE.w -(A7), (A5)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A5)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A5)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A5)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A5)+", 2},
	{cpu_move, "MOVE.w #, (A5)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A5)", 0},
	{cpu_move, "MOVE.w D1, -(A5)", 0},
	{cpu_move, "MOVE.w D2, -(A5)", 0},
	{cpu_move, "MOVE.w D3, -(A5)", 0},
	{cpu_move, "MOVE.w D4, -(A5)", 0},
	{cpu_move, "MOVE.w D5, -(A5)", 0},
	{cpu_move, "MOVE.w D6, -(A5)", 0},
	{cpu_move, "MOVE.w D7, -(A5)", 0},
	{cpu_move, "MOVE.w A0, -(A5)", 0},
	{cpu_move, "MOVE.w A1, -(A5)", 0},
	{cpu_move, "MOVE.w A2, -(A5)", 0},
	{cpu_move, "MOVE.w A3, -(A5)", 0},
	{cpu_move, "MOVE.w A4, -(A5)", 0},
	{cpu_move, "MOVE.w A5, -(A5)", 0},
	{cpu_move, "MOVE.w A6, -(A5)", 0},
	{cpu_move, "MOVE.w A7, -(A5)", 0},
	{cpu_move, "MOVE.w (A0), -(A5)", 0},
	{cpu_move, "MOVE.w (A1), -(A5)", 0},
	{cpu_move, "MOVE.w (A2), -(A5)", 0},
	{cpu_move, "MOVE.w (A3), -(A5)", 0},
	{cpu_move, "MOVE.w (A4), -(A5)", 0},
	{cpu_move, "MOVE.w (A5), -(A5)", 0},
	{cpu_move, "MOVE.w (A6), -(A5)", 0},
	{cpu_move, "MOVE.w (A7), -(A5)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A5)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A5)", 0},
	{cpu_move, "MOVE.w -(A0), -(A5)", 0},
	{cpu_move, "MOVE.w -(A1), -(A5)", 0},
	{cpu_move, "MOVE.w -(A2), -(A5)", 0},
	{cpu_move, "MOVE.w -(A3), -(A5)", 0},
	{cpu_move, "MOVE.w -(A4), -(A5)", 0},
	{cpu_move, "MOVE.w -(A5), -(A5)", 0},
	{cpu_move, "MOVE.w -(A6), -(A5)", 0},
	{cpu_move, "MOVE.w -(A7), -(A5)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A5)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A5)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A5)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A5)", 2},
	{cpu_move, "MOVE.w #, -(A5)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A5)", 2},
	{cpu_move, "MOVE.w D1, (d16, A5)", 2},
	{cpu_move, "MOVE.w D2, (d16, A5)", 2},
	{cpu_move, "MOVE.w D3, (d16, A5)", 2},
	{cpu_move, "MOVE.w D4, (d16, A5)", 2},
	{cpu_move, "MOVE.w D5, (d16, A5)", 2},
	{cpu_move, "MOVE.w D6, (d16, A5)", 2},
	{cpu_move, "MOVE.w D7, (d16, A5)", 2},
	{cpu_move, "MOVE.w A0, (d16, A5)", 2},
	{cpu_move, "MOVE.w A1, (d16, A5)", 2},
	{cpu_move, "MOVE.w A2, (d16, A5)", 2},
	{cpu_move, "MOVE.w A3, (d16, A5)", 2},
	{cpu_move, "MOVE.w A4, (d16, A5)", 2},
	{cpu_move, "MOVE.w A5, (d16, A5)", 2},
	{cpu_move, "MOVE.w A6, (d16, A5)", 2},
	{cpu_move, "MOVE.w A7, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A5)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A5)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A5)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A5)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A5)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A5)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A5)", 4},
	{cpu_move, "MOVE.w #, (d16, A5)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A5, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A5, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A5, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A5, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D6", 0},
	{cpu_move, "MOVE.w D1, D6", 0},
	{cpu_move, "MOVE.w D2, D6", 0},
	{cpu_move, "MOVE.w D3, D6", 0},
	{cpu_move, "MOVE.w D4, D6", 0},
	{cpu_move, "MOVE.w D5, D6", 0},
	{cpu_move, "MOVE.w D6, D6", 0},
	{cpu_move, "MOVE.w D7, D6", 0},
	{cpu_move, "MOVE.w A0, D6", 0},
	{cpu_move, "MOVE.w A1, D6", 0},
	{cpu_move, "MOVE.w A2, D6", 0},
	{cpu_move, "MOVE.w A3, D6", 0},
	{cpu_move, "MOVE.w A4, D6", 0},
	{cpu_move, "MOVE.w A5, D6", 0},
	{cpu_move, "MOVE.w A6, D6", 0},
	{cpu_move, "MOVE.w A7, D6", 0},
	{cpu_move, "MOVE.w (A0), D6", 0},
	{cpu_move, "MOVE.w (A1), D6", 0},
	{cpu_move, "MOVE.w (A2), D6", 0},
	{cpu_move, "MOVE.w (A3), D6", 0},
	{cpu_move, "MOVE.w (A4), D6", 0},
	{cpu_move, "MOVE.w (A5), D6", 0},
	{cpu_move, "MOVE.w (A6), D6", 0},
	{cpu_move, "MOVE.w (A7), D6", 0},
	{cpu_move, "MOVE.w (A0)+, D6", 0},
	{cpu_move, "MOVE.w (A1)+, D6", 0},
	{cpu_move, "MOVE.w (A2)+, D6", 0},
	{cpu_move, "MOVE.w (A3)+, D6", 0},
	{cpu_move, "MOVE.w (A4)+, D6", 0},
	{cpu_move, "MOVE.w (A5)+, D6", 0},
	{cpu_move, "MOVE.w (A6)+, D6", 0},
	{cpu_move, "MOVE.w (A7)+, D6", 0},
	{cpu_move, "MOVE.w -(A0), D6", 0},
	{cpu_move, "MOVE.w -(A1), D6", 0},
	{cpu_move, "MOVE.w -(A2), D6", 0},
	{cpu_move, "MOVE.w -(A3), D6", 0},
	{cpu_move, "MOVE.w -(A4), D6", 0},
	{cpu_move, "MOVE.w -(A5), D6", 0},
	{cpu_move, "MOVE.w -(A6), D6", 0},
	{cpu_move, "MOVE.w -(A7), D6", 0},
	{cpu_move, "MOVE.w (d16, A0), D6", 2},
	{cpu_move, "MOVE.w (d16, A1), D6", 2},
	{cpu_move, "MOVE.w (d16, A2), D6", 2},
	{cpu_move, "MOVE.w (d16, A3), D6", 2},
	{cpu_move, "MOVE.w (d16, A4), D6", 2},
	{cpu_move, "MOVE.w (d16, A5), D6", 2},
	{cpu_move, "MOVE.w (d16, A6), D6", 2},
	{cpu_move, "MOVE.w (d16, A7), D6", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D6", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D6", 2},
	{cpu_move, "MOVE.w (xxx).W, D6", 2},
	{cpu_move, "MOVE.w (xxx).L, D6", 4},
	{cpu_move, "MOVE.w (d16, PC), D6", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D6", 2},
	{cpu_move, "MOVE.w #, D6", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A6)", 0},
	{cpu_move, "MOVE.w D1, (A6)", 0},
	{cpu_move, "MOVE.w D2, (A6)", 0},
	{cpu_move, "MOVE.w D3, (A6)", 0},
	{cpu_move, "MOVE.w D4, (A6)", 0},
	{cpu_move, "MOVE.w D5, (A6)", 0},
	{cpu_move, "MOVE.w D6, (A6)", 0},
	{cpu_move, "MOVE.w D7, (A6)", 0},
	{cpu_move, "MOVE.w A0, (A6)", 0},
	{cpu_move, "MOVE.w A1, (A6)", 0},
	{cpu_move, "MOVE.w A2, (A6)", 0},
	{cpu_move, "MOVE.w A3, (A6)", 0},
	{cpu_move, "MOVE.w A4, (A6)", 0},
	{cpu_move, "MOVE.w A5, (A6)", 0},
	{cpu_move, "MOVE.w A6, (A6)", 0},
	{cpu_move, "MOVE.w A7, (A6)", 0},
	{cpu_move, "MOVE.w (A0), (A6)", 0},
	{cpu_move, "MOVE.w (A1), (A6)", 0},
	{cpu_move, "MOVE.w (A2), (A6)", 0},
	{cpu_move, "MOVE.w (A3), (A6)", 0},
	{cpu_move, "MOVE.w (A4), (A6)", 0},
	{cpu_move, "MOVE.w (A5), (A6)", 0},
	{cpu_move, "MOVE.w (A6), (A6)", 0},
	{cpu_move, "MOVE.w (A7), (A6)", 0},
	{cpu_move, "MOVE.w (A0)+, (A6)", 0},
	{cpu_move, "MOVE.w (A1)+, (A6)", 0},
	{cpu_move, "MOVE.w (A2)+, (A6)", 0},
	{cpu_move, "MOVE.w (A3)+, (A6)", 0},
	{cpu_move, "MOVE.w (A4)+, (A6)", 0},
	{cpu_move, "MOVE.w (A5)+, (A6)", 0},
	{cpu_move, "MOVE.w (A6)+, (A6)", 0},
	{cpu_move, "MOVE.w (A7)+, (A6)", 0},
	{cpu_move, "MOVE.w -(A0), (A6)", 0},
	{cpu_move, "MOVE.w -(A1), (A6)", 0},
	{cpu_move, "MOVE.w -(A2), (A6)", 0},
	{cpu_move, "MOVE.w -(A3), (A6)", 0},
	{cpu_move, "MOVE.w -(A4), (A6)", 0},
	{cpu_move, "MOVE.w -(A5), (A6)", 0},
	{cpu_move, "MOVE.w -(A6), (A6)", 0},
	{cpu_move, "MOVE.w -(A7), (A6)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A6)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A6)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A6)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A6)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A6)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A6)", 2},
	{cpu_move, "MOVE.w #, (A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A6)+", 0},
	{cpu_move, "MOVE.w D1, (A6)+", 0},
	{cpu_move, "MOVE.w D2, (A6)+", 0},
	{cpu_move, "MOVE.w D3, (A6)+", 0},
	{cpu_move, "MOVE.w D4, (A6)+", 0},
	{cpu_move, "MOVE.w D5, (A6)+", 0},
	{cpu_move, "MOVE.w D6, (A6)+", 0},
	{cpu_move, "MOVE.w D7, (A6)+", 0},
	{cpu_move, "MOVE.w A0, (A6)+", 0},
	{cpu_move, "MOVE.w A1, (A6)+", 0},
	{cpu_move, "MOVE.w A2, (A6)+", 0},
	{cpu_move, "MOVE.w A3, (A6)+", 0},
	{cpu_move, "MOVE.w A4, (A6)+", 0},
	{cpu_move, "MOVE.w A5, (A6)+", 0},
	{cpu_move, "MOVE.w A6, (A6)+", 0},
	{cpu_move, "MOVE.w A7, (A6)+", 0},
	{cpu_move, "MOVE.w (A0), (A6)+", 0},
	{cpu_move, "MOVE.w (A1), (A6)+", 0},
	{cpu_move, "MOVE.w (A2), (A6)+", 0},
	{cpu_move, "MOVE.w (A3), (A6)+", 0},
	{cpu_move, "MOVE.w (A4), (A6)+", 0},
	{cpu_move, "MOVE.w (A5), (A6)+", 0},
	{cpu_move, "MOVE.w (A6), (A6)+", 0},
	{cpu_move, "MOVE.w (A7), (A6)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A6)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A6)+", 0},
	{cpu_move, "MOVE.w -(A0), (A6)+", 0},
	{cpu_move, "MOVE.w -(A1), (A6)+", 0},
	{cpu_move, "MOVE.w -(A2), (A6)+", 0},
	{cpu_move, "MOVE.w -(A3), (A6)+", 0},
	{cpu_move, "MOVE.w -(A4), (A6)+", 0},
	{cpu_move, "MOVE.w -(A5), (A6)+", 0},
	{cpu_move, "MOVE.w -(A6), (A6)+", 0},
	{cpu_move, "MOVE.w -(A7), (A6)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A6)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A6)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A6)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A6)+", 2},
	{cpu_move, "MOVE.w #, (A6)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A6)", 0},
	{cpu_move, "MOVE.w D1, -(A6)", 0},
	{cpu_move, "MOVE.w D2, -(A6)", 0},
	{cpu_move, "MOVE.w D3, -(A6)", 0},
	{cpu_move, "MOVE.w D4, -(A6)", 0},
	{cpu_move, "MOVE.w D5, -(A6)", 0},
	{cpu_move, "MOVE.w D6, -(A6)", 0},
	{cpu_move, "MOVE.w D7, -(A6)", 0},
	{cpu_move, "MOVE.w A0, -(A6)", 0},
	{cpu_move, "MOVE.w A1, -(A6)", 0},
	{cpu_move, "MOVE.w A2, -(A6)", 0},
	{cpu_move, "MOVE.w A3, -(A6)", 0},
	{cpu_move, "MOVE.w A4, -(A6)", 0},
	{cpu_move, "MOVE.w A5, -(A6)", 0},
	{cpu_move, "MOVE.w A6, -(A6)", 0},
	{cpu_move, "MOVE.w A7, -(A6)", 0},
	{cpu_move, "MOVE.w (A0), -(A6)", 0},
	{cpu_move, "MOVE.w (A1), -(A6)", 0},
	{cpu_move, "MOVE.w (A2), -(A6)", 0},
	{cpu_move, "MOVE.w (A3), -(A6)", 0},
	{cpu_move, "MOVE.w (A4), -(A6)", 0},
	{cpu_move, "MOVE.w (A5), -(A6)", 0},
	{cpu_move, "MOVE.w (A6), -(A6)", 0},
	{cpu_move, "MOVE.w (A7), -(A6)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A6)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A6)", 0},
	{cpu_move, "MOVE.w -(A0), -(A6)", 0},
	{cpu_move, "MOVE.w -(A1), -(A6)", 0},
	{cpu_move, "MOVE.w -(A2), -(A6)", 0},
	{cpu_move, "MOVE.w -(A3), -(A6)", 0},
	{cpu_move, "MOVE.w -(A4), -(A6)", 0},
	{cpu_move, "MOVE.w -(A5), -(A6)", 0},
	{cpu_move, "MOVE.w -(A6), -(A6)", 0},
	{cpu_move, "MOVE.w -(A7), -(A6)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A6)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A6)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A6)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A6)", 2},
	{cpu_move, "MOVE.w #, -(A6)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A6)", 2},
	{cpu_move, "MOVE.w D1, (d16, A6)", 2},
	{cpu_move, "MOVE.w D2, (d16, A6)", 2},
	{cpu_move, "MOVE.w D3, (d16, A6)", 2},
	{cpu_move, "MOVE.w D4, (d16, A6)", 2},
	{cpu_move, "MOVE.w D5, (d16, A6)", 2},
	{cpu_move, "MOVE.w D6, (d16, A6)", 2},
	{cpu_move, "MOVE.w D7, (d16, A6)", 2},
	{cpu_move, "MOVE.w A0, (d16, A6)", 2},
	{cpu_move, "MOVE.w A1, (d16, A6)", 2},
	{cpu_move, "MOVE.w A2, (d16, A6)", 2},
	{cpu_move, "MOVE.w A3, (d16, A6)", 2},
	{cpu_move, "MOVE.w A4, (d16, A6)", 2},
	{cpu_move, "MOVE.w A5, (d16, A6)", 2},
	{cpu_move, "MOVE.w A6, (d16, A6)", 2},
	{cpu_move, "MOVE.w A7, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A6)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A6)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A6)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A6)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A6)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A6)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A6)", 4},
	{cpu_move, "MOVE.w #, (d16, A6)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A6, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A6, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A6, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A6, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, D7", 0},
	{cpu_move, "MOVE.w D1, D7", 0},
	{cpu_move, "MOVE.w D2, D7", 0},
	{cpu_move, "MOVE.w D3, D7", 0},
	{cpu_move, "MOVE.w D4, D7", 0},
	{cpu_move, "MOVE.w D5, D7", 0},
	{cpu_move, "MOVE.w D6, D7", 0},
	{cpu_move, "MOVE.w D7, D7", 0},
	{cpu_move, "MOVE.w A0, D7", 0},
	{cpu_move, "MOVE.w A1, D7", 0},
	{cpu_move, "MOVE.w A2, D7", 0},
	{cpu_move, "MOVE.w A3, D7", 0},
	{cpu_move, "MOVE.w A4, D7", 0},
	{cpu_move, "MOVE.w A5, D7", 0},
	{cpu_move, "MOVE.w A6, D7", 0},
	{cpu_move, "MOVE.w A7, D7", 0},
	{cpu_move, "MOVE.w (A0), D7", 0},
	{cpu_move, "MOVE.w (A1), D7", 0},
	{cpu_move, "MOVE.w (A2), D7", 0},
	{cpu_move, "MOVE.w (A3), D7", 0},
	{cpu_move, "MOVE.w (A4), D7", 0},
	{cpu_move, "MOVE.w (A5), D7", 0},
	{cpu_move, "MOVE.w (A6), D7", 0},
	{cpu_move, "MOVE.w (A7), D7", 0},
	{cpu_move, "MOVE.w (A0)+, D7", 0},
	{cpu_move, "MOVE.w (A1)+, D7", 0},
	{cpu_move, "MOVE.w (A2)+, D7", 0},
	{cpu_move, "MOVE.w (A3)+, D7", 0},
	{cpu_move, "MOVE.w (A4)+, D7", 0},
	{cpu_move, "MOVE.w (A5)+, D7", 0},
	{cpu_move, "MOVE.w (A6)+, D7", 0},
	{cpu_move, "MOVE.w (A7)+, D7", 0},
	{cpu_move, "MOVE.w -(A0), D7", 0},
	{cpu_move, "MOVE.w -(A1), D7", 0},
	{cpu_move, "MOVE.w -(A2), D7", 0},
	{cpu_move, "MOVE.w -(A3), D7", 0},
	{cpu_move, "MOVE.w -(A4), D7", 0},
	{cpu_move, "MOVE.w -(A5), D7", 0},
	{cpu_move, "MOVE.w -(A6), D7", 0},
	{cpu_move, "MOVE.w -(A7), D7", 0},
	{cpu_move, "MOVE.w (d16, A0), D7", 2},
	{cpu_move, "MOVE.w (d16, A1), D7", 2},
	{cpu_move, "MOVE.w (d16, A2), D7", 2},
	{cpu_move, "MOVE.w (d16, A3), D7", 2},
	{cpu_move, "MOVE.w (d16, A4), D7", 2},
	{cpu_move, "MOVE.w (d16, A5), D7", 2},
	{cpu_move, "MOVE.w (d16, A6), D7", 2},
	{cpu_move, "MOVE.w (d16, A7), D7", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), D7", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), D7", 2},
	{cpu_move, "MOVE.w (xxx).W, D7", 2},
	{cpu_move, "MOVE.w (xxx).L, D7", 4},
	{cpu_move, "MOVE.w (d16, PC), D7", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), D7", 2},
	{cpu_move, "MOVE.w #, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movea, "MOVEA.w D0, A0", 0},
	{cpu_movea, "MOVEA.w D1, A0", 0},
	{cpu_movea, "MOVEA.w D2, A0", 0},
	{cpu_movea, "MOVEA.w D3, A0", 0},
	{cpu_movea, "MOVEA.w D4, A0", 0},
	{cpu_movea, "MOVEA.w D5, A0", 0},
	{cpu_movea, "MOVEA.w D6, A0", 0},
	{cpu_movea, "MOVEA.w D7, A0", 0},
	{cpu_movea, "MOVEA.w A0, A0", 0},
	{cpu_movea, "MOVEA.w A1, A0", 0},
	{cpu_movea, "MOVEA.w A2, A0", 0},
	{cpu_movea, "MOVEA.w A3, A0", 0},
	{cpu_movea, "MOVEA.w A4, A0", 0},
	{cpu_movea, "MOVEA.w A5, A0", 0},
	{cpu_movea, "MOVEA.w A6, A0", 0},
	{cpu_movea, "MOVEA.w A7, A0", 0},
	{cpu_movea, "MOVEA.w (A0), A0", 0},
	{cpu_movea, "MOVEA.w (A1), A0", 0},
	{cpu_movea, "MOVEA.w (A2), A0", 0},
	{cpu_movea, "MOVEA.w (A3), A0", 0},
	{cpu_movea, "MOVEA.w (A4), A0", 0},
	{cpu_movea, "MOVEA.w (A5), A0", 0},
	{cpu_movea, "MOVEA.w (A6), A0", 0},
	{cpu_movea, "MOVEA.w (A7), A0", 0},
	{cpu_movea, "MOVEA.w (A0)+, A0", 0},
	{cpu_movea, "MOVEA.w (A1)+, A0", 0},
	{cpu_movea, "MOVEA.w (A2)+, A0", 0},
	{cpu_movea, "MOVEA.w (A3)+, A0", 0},
	{cpu_movea, "MOVEA.w (A4)+, A0", 0},
	{cpu_movea, "MOVEA.w (A5)+, A0", 0},
	{cpu_movea, "MOVEA.w (A6)+, A0", 0},
	{cpu_movea, "MOVEA.w (A7)+, A0", 0},
	{cpu_movea, "MOVEA.w -(A0), A0", 0},
	{cpu_movea, "MOVEA.w -(A1), A0", 0},
	{cpu_movea, "MOVEA.w -(A2), A0", 0},
	{cpu_movea, "MOVEA.w -(A3), A0", 0},
	{cpu_movea, "MOVEA.w -(A4), A0", 0},
	{cpu_movea, "MOVEA.w -(A5), A0", 0},
	{cpu_movea, "MOVEA.w -(A6), A0", 0},
	{cpu_movea, "MOVEA.w -(A7), A0", 0},
	{cpu_movea, "MOVEA.w (d16, A0), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A1), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A2), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A3), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A4), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A5), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A6), A0", 2},
	{cpu_movea, "MOVEA.w (d16, A7), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A0, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A1, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A2, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A3, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A4, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A5, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A6, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (d8, A7, Xn), A0", 2},
	{cpu_movea, "MOVEA.w (xxx).W, A0", 2},
	{cpu_movea, "MOVEA.w (xxx).L, A0", 4},
	{cpu_movea, "MOVEA.w (d16, PC), A0", 2},
	{cpu_movea, "MOVEA.w (d16, PC, Xn), A0", 2},
	{cpu_movea, "MOVEA.w #, A0", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A7)", 0},
	{cpu_move, "MOVE.w D1, (A7)", 0},
	{cpu_move, "MOVE.w D2, (A7)", 0},
	{cpu_move, "MOVE.w D3, (A7)", 0},
	{cpu_move, "MOVE.w D4, (A7)", 0},
	{cpu_move, "MOVE.w D5, (A7)", 0},
	{cpu_move, "MOVE.w D6, (A7)", 0},
	{cpu_move, "MOVE.w D7, (A7)", 0},
	{cpu_move, "MOVE.w A0, (A7)", 0},
	{cpu_move, "MOVE.w A1, (A7)", 0},
	{cpu_move, "MOVE.w A2, (A7)", 0},
	{cpu_move, "MOVE.w A3, (A7)", 0},
	{cpu_move, "MOVE.w A4, (A7)", 0},
	{cpu_move, "MOVE.w A5, (A7)", 0},
	{cpu_move, "MOVE.w A6, (A7)", 0},
	{cpu_move, "MOVE.w A7, (A7)", 0},
	{cpu_move, "MOVE.w (A0), (A7)", 0},
	{cpu_move, "MOVE.w (A1), (A7)", 0},
	{cpu_move, "MOVE.w (A2), (A7)", 0},
	{cpu_move, "MOVE.w (A3), (A7)", 0},
	{cpu_move, "MOVE.w (A4), (A7)", 0},
	{cpu_move, "MOVE.w (A5), (A7)", 0},
	{cpu_move, "MOVE.w (A6), (A7)", 0},
	{cpu_move, "MOVE.w (A7), (A7)", 0},
	{cpu_move, "MOVE.w (A0)+, (A7)", 0},
	{cpu_move, "MOVE.w (A1)+, (A7)", 0},
	{cpu_move, "MOVE.w (A2)+, (A7)", 0},
	{cpu_move, "MOVE.w (A3)+, (A7)", 0},
	{cpu_move, "MOVE.w (A4)+, (A7)", 0},
	{cpu_move, "MOVE.w (A5)+, (A7)", 0},
	{cpu_move, "MOVE.w (A6)+, (A7)", 0},
	{cpu_move, "MOVE.w (A7)+, (A7)", 0},
	{cpu_move, "MOVE.w -(A0), (A7)", 0},
	{cpu_move, "MOVE.w -(A1), (A7)", 0},
	{cpu_move, "MOVE.w -(A2), (A7)", 0},
	{cpu_move, "MOVE.w -(A3), (A7)", 0},
	{cpu_move, "MOVE.w -(A4), (A7)", 0},
	{cpu_move, "MOVE.w -(A5), (A7)", 0},
	{cpu_move, "MOVE.w -(A6), (A7)", 0},
	{cpu_move, "MOVE.w -(A7), (A7)", 0},
	{cpu_move, "MOVE.w (d16, A0), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A1), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A2), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A3), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A4), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A5), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A6), (A7)", 2},
	{cpu_move, "MOVE.w (d16, A7), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A7)", 2},
	{cpu_move, "MOVE.w (xxx).W, (A7)", 2},
	{cpu_move, "MOVE.w (xxx).L, (A7)", 4},
	{cpu_move, "MOVE.w (d16, PC), (A7)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A7)", 2},
	{cpu_move, "MOVE.w #, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (A7)+", 0},
	{cpu_move, "MOVE.w D1, (A7)+", 0},
	{cpu_move, "MOVE.w D2, (A7)+", 0},
	{cpu_move, "MOVE.w D3, (A7)+", 0},
	{cpu_move, "MOVE.w D4, (A7)+", 0},
	{cpu_move, "MOVE.w D5, (A7)+", 0},
	{cpu_move, "MOVE.w D6, (A7)+", 0},
	{cpu_move, "MOVE.w D7, (A7)+", 0},
	{cpu_move, "MOVE.w A0, (A7)+", 0},
	{cpu_move, "MOVE.w A1, (A7)+", 0},
	{cpu_move, "MOVE.w A2, (A7)+", 0},
	{cpu_move, "MOVE.w A3, (A7)+", 0},
	{cpu_move, "MOVE.w A4, (A7)+", 0},
	{cpu_move, "MOVE.w A5, (A7)+", 0},
	{cpu_move, "MOVE.w A6, (A7)+", 0},
	{cpu_move, "MOVE.w A7, (A7)+", 0},
	{cpu_move, "MOVE.w (A0), (A7)+", 0},
	{cpu_move, "MOVE.w (A1), (A7)+", 0},
	{cpu_move, "MOVE.w (A2), (A7)+", 0},
	{cpu_move, "MOVE.w (A3), (A7)+", 0},
	{cpu_move, "MOVE.w (A4), (A7)+", 0},
	{cpu_move, "MOVE.w (A5), (A7)+", 0},
	{cpu_move, "MOVE.w (A6), (A7)+", 0},
	{cpu_move, "MOVE.w (A7), (A7)+", 0},
	{cpu_move, "MOVE.w (A0)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A1)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A2)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A3)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A4)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A5)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A6)+, (A7)+", 0},
	{cpu_move, "MOVE.w (A7)+, (A7)+", 0},
	{cpu_move, "MOVE.w -(A0), (A7)+", 0},
	{cpu_move, "MOVE.w -(A1), (A7)+", 0},
	{cpu_move, "MOVE.w -(A2), (A7)+", 0},
	{cpu_move, "MOVE.w -(A3), (A7)+", 0},
	{cpu_move, "MOVE.w -(A4), (A7)+", 0},
	{cpu_move, "MOVE.w -(A5), (A7)+", 0},
	{cpu_move, "MOVE.w -(A6), (A7)+", 0},
	{cpu_move, "MOVE.w -(A7), (A7)+", 0},
	{cpu_move, "MOVE.w (d16, A0), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A1), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A2), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A3), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A4), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A5), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A6), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, A7), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w (xxx).W, (A7)+", 2},
	{cpu_move, "MOVE.w (xxx).L, (A7)+", 4},
	{cpu_move, "MOVE.w (d16, PC), (A7)+", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), (A7)+", 2},
	{cpu_move, "MOVE.w #, (A7)+", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, -(A7)", 0},
	{cpu_move, "MOVE.w D1, -(A7)", 0},
	{cpu_move, "MOVE.w D2, -(A7)", 0},
	{cpu_move, "MOVE.w D3, -(A7)", 0},
	{cpu_move, "MOVE.w D4, -(A7)", 0},
	{cpu_move, "MOVE.w D5, -(A7)", 0},
	{cpu_move, "MOVE.w D6, -(A7)", 0},
	{cpu_move, "MOVE.w D7, -(A7)", 0},
	{cpu_move, "MOVE.w A0, -(A7)", 0},
	{cpu_move, "MOVE.w A1, -(A7)", 0},
	{cpu_move, "MOVE.w A2, -(A7)", 0},
	{cpu_move, "MOVE.w A3, -(A7)", 0},
	{cpu_move, "MOVE.w A4, -(A7)", 0},
	{cpu_move, "MOVE.w A5, -(A7)", 0},
	{cpu_move, "MOVE.w A6, -(A7)", 0},
	{cpu_move, "MOVE.w A7, -(A7)", 0},
	{cpu_move, "MOVE.w (A0), -(A7)", 0},
	{cpu_move, "MOVE.w (A1), -(A7)", 0},
	{cpu_move, "MOVE.w (A2), -(A7)", 0},
	{cpu_move, "MOVE.w (A3), -(A7)", 0},
	{cpu_move, "MOVE.w (A4), -(A7)", 0},
	{cpu_move, "MOVE.w (A5), -(A7)", 0},
	{cpu_move, "MOVE.w (A6), -(A7)", 0},
	{cpu_move, "MOVE.w (A7), -(A7)", 0},
	{cpu_move, "MOVE.w (A0)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A1)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A2)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A3)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A4)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A5)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A6)+, -(A7)", 0},
	{cpu_move, "MOVE.w (A7)+, -(A7)", 0},
	{cpu_move, "MOVE.w -(A0), -(A7)", 0},
	{cpu_move, "MOVE.w -(A1), -(A7)", 0},
	{cpu_move, "MOVE.w -(A2), -(A7)", 0},
	{cpu_move, "MOVE.w -(A3), -(A7)", 0},
	{cpu_move, "MOVE.w -(A4), -(A7)", 0},
	{cpu_move, "MOVE.w -(A5), -(A7)", 0},
	{cpu_move, "MOVE.w -(A6), -(A7)", 0},
	{cpu_move, "MOVE.w -(A7), -(A7)", 0},
	{cpu_move, "MOVE.w (d16, A0), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A1), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A2), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A3), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A4), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A5), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A6), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, A7), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A0, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A1, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A2, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A3, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A4, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A5, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A6, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (d8, A7, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w (xxx).W, -(A7)", 2},
	{cpu_move, "MOVE.w (xxx).L, -(A7)", 4},
	{cpu_move, "MOVE.w (d16, PC), -(A7)", 2},
	{cpu_move, "MOVE.w (d16, PC, Xn), -(A7)", 2},
	{cpu_move, "MOVE.w #, -(A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d16, A7)", 2},
	{cpu_move, "MOVE.w D1, (d16, A7)", 2},
	{cpu_move, "MOVE.w D2, (d16, A7)", 2},
	{cpu_move, "MOVE.w D3, (d16, A7)", 2},
	{cpu_move, "MOVE.w D4, (d16, A7)", 2},
	{cpu_move, "MOVE.w D5, (d16, A7)", 2},
	{cpu_move, "MOVE.w D6, (d16, A7)", 2},
	{cpu_move, "MOVE.w D7, (d16, A7)", 2},
	{cpu_move, "MOVE.w A0, (d16, A7)", 2},
	{cpu_move, "MOVE.w A1, (d16, A7)", 2},
	{cpu_move, "MOVE.w A2, (d16, A7)", 2},
	{cpu_move, "MOVE.w A3, (d16, A7)", 2},
	{cpu_move, "MOVE.w A4, (d16, A7)", 2},
	{cpu_move, "MOVE.w A5, (d16, A7)", 2},
	{cpu_move, "MOVE.w A6, (d16, A7)", 2},
	{cpu_move, "MOVE.w A7, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A0), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A1), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A2), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A3), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A4), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A5), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A6), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A7), (d16, A7)", 2},
	{cpu_move, "MOVE.w (A0)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A1)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A2)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A3)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A4)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A5)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A6)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w (A7)+, (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A0), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A1), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A2), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A3), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A4), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A5), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A6), (d16, A7)", 2},
	{cpu_move, "MOVE.w -(A7), (d16, A7)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d16, A7)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d16, A7)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d16, A7)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d16, A7)", 4},
	{cpu_move, "MOVE.w #, (d16, A7)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move, "MOVE.w D0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w D7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A0, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A1, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A2, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A3, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A4, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A5, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A6, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w A7, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A0)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A1)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A2)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A3)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A4)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A5)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A6)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (A7)+, (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A0), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A1), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A2), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A3), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A4), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A5), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A6), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w -(A7), (d8, A7, Xn)", 2},
	{cpu_move, "MOVE.w (d16, A0), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A1), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A2), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A3), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A4), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A5), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A6), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, A7), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A0, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A1, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A2, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A3, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A4, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A5, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A6, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d8, A7, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).W, (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (xxx).L, (d8, A7, Xn)", 6},
	{cpu_move, "MOVE.w (d16, PC), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w (d16, PC, Xn), (d8, A7, Xn)", 4},
	{cpu_move, "MOVE.w #, (d8, A7, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.b D0", 2},
	{cpu_negx, "NEGX.b D1", 2},
	{cpu_negx, "NEGX.b D2", 2},
	{cpu_negx, "NEGX.b D3", 2},
	{cpu_negx, "NEGX.b D4", 2},
	{cpu_negx, "NEGX.b D5", 2},
	{cpu_negx, "NEGX.b D6", 2},
	{cpu_negx, "NEGX.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.b (A0)", 2},
	{cpu_negx, "NEGX.b (A1)", 2},
	{cpu_negx, "NEGX.b (A2)", 2},
	{cpu_negx, "NEGX.b (A3)", 2},
	{cpu_negx, "NEGX.b (A4)", 2},
	{cpu_negx, "NEGX.b (A5)", 2},
	{cpu_negx, "NEGX.b (A6)", 2},
	{cpu_negx, "NEGX.b (A7)", 2},
	{cpu_negx, "NEGX.b (A0)+", 2},
	{cpu_negx, "NEGX.b (A1)+", 2},
	{cpu_negx, "NEGX.b (A2)+", 2},
	{cpu_negx, "NEGX.b (A3)+", 2},
	{cpu_negx, "NEGX.b (A4)+", 2},
	{cpu_negx, "NEGX.b (A5)+", 2},
	{cpu_negx, "NEGX.b (A6)+", 2},
	{cpu_negx, "NEGX.b (A7)+", 2},
	{cpu_negx, "NEGX.b -(A0)", 2},
	{cpu_negx, "NEGX.b -(A1)", 2},
	{cpu_negx, "NEGX.b -(A2)", 2},
	{cpu_negx, "NEGX.b -(A3)", 2},
	{cpu_negx, "NEGX.b -(A4)", 2},
	{cpu_negx, "NEGX.b -(A5)", 2},
	{cpu_negx, "NEGX.b -(A6)", 2},
	{cpu_negx, "NEGX.b -(A7)", 2},
	{cpu_negx, "NEGX.b (d16, A0)", 4},
	{cpu_negx, "NEGX.b (d16, A1)", 4},
	{cpu_negx, "NEGX.b (d16, A2)", 4},
	{cpu_negx, "NEGX.b (d16, A3)", 4},
	{cpu_negx, "NEGX.b (d16, A4)", 4},
	{cpu_negx, "NEGX.b (d16, A5)", 4},
	{cpu_negx, "NEGX.b (d16, A6)", 4},
	{cpu_negx, "NEGX.b (d16, A7)", 4},
	{cpu_negx, "NEGX.b (d8, A0, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A1, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A2, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A3, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A4, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A5, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A6, Xn)", 4},
	{cpu_negx, "NEGX.b (d8, A7, Xn)", 4},
	{cpu_negx, "NEGX.b (xxx).W", 4},
	{cpu_negx, "NEGX.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.w D0", 2},
	{cpu_negx, "NEGX.w D1", 2},
	{cpu_negx, "NEGX.w D2", 2},
	{cpu_negx, "NEGX.w D3", 2},
	{cpu_negx, "NEGX.w D4", 2},
	{cpu_negx, "NEGX.w D5", 2},
	{cpu_negx, "NEGX.w D6", 2},
	{cpu_negx, "NEGX.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.w (A0)", 2},
	{cpu_negx, "NEGX.w (A1)", 2},
	{cpu_negx, "NEGX.w (A2)", 2},
	{cpu_negx, "NEGX.w (A3)", 2},
	{cpu_negx, "NEGX.w (A4)", 2},
	{cpu_negx, "NEGX.w (A5)", 2},
	{cpu_negx, "NEGX.w (A6)", 2},
	{cpu_negx, "NEGX.w (A7)", 2},
	{cpu_negx, "NEGX.w (A0)+", 2},
	{cpu_negx, "NEGX.w (A1)+", 2},
	{cpu_negx, "NEGX.w (A2)+", 2},
	{cpu_negx, "NEGX.w (A3)+", 2},
	{cpu_negx, "NEGX.w (A4)+", 2},
	{cpu_negx, "NEGX.w (A5)+", 2},
	{cpu_negx, "NEGX.w (A6)+", 2},
	{cpu_negx, "NEGX.w (A7)+", 2},
	{cpu_negx, "NEGX.w -(A0)", 2},
	{cpu_negx, "NEGX.w -(A1)", 2},
	{cpu_negx, "NEGX.w -(A2)", 2},
	{cpu_negx, "NEGX.w -(A3)", 2},
	{cpu_negx, "NEGX.w -(A4)", 2},
	{cpu_negx, "NEGX.w -(A5)", 2},
	{cpu_negx, "NEGX.w -(A6)", 2},
	{cpu_negx, "NEGX.w -(A7)", 2},
	{cpu_negx, "NEGX.w (d16, A0)", 4},
	{cpu_negx, "NEGX.w (d16, A1)", 4},
	{cpu_negx, "NEGX.w (d16, A2)", 4},
	{cpu_negx, "NEGX.w (d16, A3)", 4},
	{cpu_negx, "NEGX.w (d16, A4)", 4},
	{cpu_negx, "NEGX.w (d16, A5)", 4},
	{cpu_negx, "NEGX.w (d16, A6)", 4},
	{cpu_negx, "NEGX.w (d16, A7)", 4},
	{cpu_negx, "NEGX.w (d8, A0, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A1, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A2, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A3, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A4, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A5, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A6, Xn)", 4},
	{cpu_negx, "NEGX.w (d8, A7, Xn)", 4},
	{cpu_negx, "NEGX.w (xxx).W", 4},
	{cpu_negx, "NEGX.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.l D0", 2},
	{cpu_negx, "NEGX.l D1", 2},
	{cpu_negx, "NEGX.l D2", 2},
	{cpu_negx, "NEGX.l D3", 2},
	{cpu_negx, "NEGX.l D4", 2},
	{cpu_negx, "NEGX.l D5", 2},
	{cpu_negx, "NEGX.l D6", 2},
	{cpu_negx, "NEGX.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_negx, "NEGX.l (A0)", 2},
	{cpu_negx, "NEGX.l (A1)", 2},
	{cpu_negx, "NEGX.l (A2)", 2},
	{cpu_negx, "NEGX.l (A3)", 2},
	{cpu_negx, "NEGX.l (A4)", 2},
	{cpu_negx, "NEGX.l (A5)", 2},
	{cpu_negx, "NEGX.l (A6)", 2},
	{cpu_negx, "NEGX.l (A7)", 2},
	{cpu_negx, "NEGX.l (A0)+", 2},
	{cpu_negx, "NEGX.l (A1)+", 2},
	{cpu_negx, "NEGX.l (A2)+", 2},
	{cpu_negx, "NEGX.l (A3)+", 2},
	{cpu_negx, "NEGX.l (A4)+", 2},
	{cpu_negx, "NEGX.l (A5)+", 2},
	{cpu_negx, "NEGX.l (A6)+", 2},
	{cpu_negx, "NEGX.l (A7)+", 2},
	{cpu_negx, "NEGX.l -(A0)", 2},
	{cpu_negx, "NEGX.l -(A1)", 2},
	{cpu_negx, "NEGX.l -(A2)", 2},
	{cpu_negx, "NEGX.l -(A3)", 2},
	{cpu_negx, "NEGX.l -(A4)", 2},
	{cpu_negx, "NEGX.l -(A5)", 2},
	{cpu_negx, "NEGX.l -(A6)", 2},
	{cpu_negx, "NEGX.l -(A7)", 2},
	{cpu_negx, "NEGX.l (d16, A0)", 4},
	{cpu_negx, "NEGX.l (d16, A1)", 4},
	{cpu_negx, "NEGX.l (d16, A2)", 4},
	{cpu_negx, "NEGX.l (d16, A3)", 4},
	{cpu_negx, "NEGX.l (d16, A4)", 4},
	{cpu_negx, "NEGX.l (d16, A5)", 4},
	{cpu_negx, "NEGX.l (d16, A6)", 4},
	{cpu_negx, "NEGX.l (d16, A7)", 4},
	{cpu_negx, "NEGX.l (d8, A0, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A1, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A2, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A3, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A4, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A5, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A6, Xn)", 4},
	{cpu_negx, "NEGX.l (d8, A7, Xn)", 4},
	{cpu_negx, "NEGX.l (xxx).W", 4},
	{cpu_negx, "NEGX.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_from_sr, "MOVE from SR D0", 2},
	{cpu_move_from_sr, "MOVE from SR D1", 2},
	{cpu_move_from_sr, "MOVE from SR D2", 2},
	{cpu_move_from_sr, "MOVE from SR D3", 2},
	{cpu_move_from_sr, "MOVE from SR D4", 2},
	{cpu_move_from_sr, "MOVE from SR D5", 2},
	{cpu_move_from_sr, "MOVE from SR D6", 2},
	{cpu_move_from_sr, "MOVE from SR D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_from_sr, "MOVE from SR (A0)", 2},
	{cpu_move_from_sr, "MOVE from SR (A1)", 2},
	{cpu_move_from_sr, "MOVE from SR (A2)", 2},
	{cpu_move_from_sr, "MOVE from SR (A3)", 2},
	{cpu_move_from_sr, "MOVE from SR (A4)", 2},
	{cpu_move_from_sr, "MOVE from SR (A5)", 2},
	{cpu_move_from_sr, "MOVE from SR (A6)", 2},
	{cpu_move_from_sr, "MOVE from SR (A7)", 2},
	{cpu_move_from_sr, "MOVE from SR (A0)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A1)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A2)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A3)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A4)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A5)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A6)+", 2},
	{cpu_move_from_sr, "MOVE from SR (A7)+", 2},
	{cpu_move_from_sr, "MOVE from SR -(A0)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A1)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A2)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A3)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A4)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A5)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A6)", 2},
	{cpu_move_from_sr, "MOVE from SR -(A7)", 2},
	{cpu_move_from_sr, "MOVE from SR (d16, A0)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A1)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A2)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A3)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A4)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A5)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A6)", 4},
	{cpu_move_from_sr, "MOVE from SR (d16, A7)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A0, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A1, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A2, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A3, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A4, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A5, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A6, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (d8, A7, Xn)", 4},
	{cpu_move_from_sr, "MOVE from SR (xxx).W", 4},
	{cpu_move_from_sr, "MOVE from SR (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D0, D0", 2},
	{cpu_chk, "CHK D0, D1", 2},
	{cpu_chk, "CHK D0, D2", 2},
	{cpu_chk, "CHK D0, D3", 2},
	{cpu_chk, "CHK D0, D4", 2},
	{cpu_chk, "CHK D0, D5", 2},
	{cpu_chk, "CHK D0, D6", 2},
	{cpu_chk, "CHK D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D0, (A0)", 2},
	{cpu_chk, "CHK D0, (A1)", 2},
	{cpu_chk, "CHK D0, (A2)", 2},
	{cpu_chk, "CHK D0, (A3)", 2},
	{cpu_chk, "CHK D0, (A4)", 2},
	{cpu_chk, "CHK D0, (A5)", 2},
	{cpu_chk, "CHK D0, (A6)", 2},
	{cpu_chk, "CHK D0, (A7)", 2},
	{cpu_chk, "CHK D0, (A0)+", 2},
	{cpu_chk, "CHK D0, (A1)+", 2},
	{cpu_chk, "CHK D0, (A2)+", 2},
	{cpu_chk, "CHK D0, (A3)+", 2},
	{cpu_chk, "CHK D0, (A4)+", 2},
	{cpu_chk, "CHK D0, (A5)+", 2},
	{cpu_chk, "CHK D0, (A6)+", 2},
	{cpu_chk, "CHK D0, (A7)+", 2},
	{cpu_chk, "CHK D0, -(A0)", 2},
	{cpu_chk, "CHK D0, -(A1)", 2},
	{cpu_chk, "CHK D0, -(A2)", 2},
	{cpu_chk, "CHK D0, -(A3)", 2},
	{cpu_chk, "CHK D0, -(A4)", 2},
	{cpu_chk, "CHK D0, -(A5)", 2},
	{cpu_chk, "CHK D0, -(A6)", 2},
	{cpu_chk, "CHK D0, -(A7)", 2},
	{cpu_chk, "CHK D0, (d16, A0)", 4},
	{cpu_chk, "CHK D0, (d16, A1)", 4},
	{cpu_chk, "CHK D0, (d16, A2)", 4},
	{cpu_chk, "CHK D0, (d16, A3)", 4},
	{cpu_chk, "CHK D0, (d16, A4)", 4},
	{cpu_chk, "CHK D0, (d16, A5)", 4},
	{cpu_chk, "CHK D0, (d16, A6)", 4},
	{cpu_chk, "CHK D0, (d16, A7)", 4},
	{cpu_chk, "CHK D0, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D0, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D0, (xxx).W", 4},
	{cpu_chk, "CHK D0, (xxx).L", 6},
	{cpu_chk, "CHK D0, (d16, PC)", 4},
	{cpu_chk, "CHK D0, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A0, (A0)", 2},
	{cpu_lea, "LEA A0, (A1)", 2},
	{cpu_lea, "LEA A0, (A2)", 2},
	{cpu_lea, "LEA A0, (A3)", 2},
	{cpu_lea, "LEA A0, (A4)", 2},
	{cpu_lea, "LEA A0, (A5)", 2},
	{cpu_lea, "LEA A0, (A6)", 2},
	{cpu_lea, "LEA A0, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A0, (d16, A0)", 4},
	{cpu_lea, "LEA A0, (d16, A1)", 4},
	{cpu_lea, "LEA A0, (d16, A2)", 4},
	{cpu_lea, "LEA A0, (d16, A3)", 4},
	{cpu_lea, "LEA A0, (d16, A4)", 4},
	{cpu_lea, "LEA A0, (d16, A5)", 4},
	{cpu_lea, "LEA A0, (d16, A6)", 4},
	{cpu_lea, "LEA A0, (d16, A7)", 4},
	{cpu_lea, "LEA A0, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A0, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A0, (xxx).W", 4},
	{cpu_lea, "LEA A0, (xxx).L", 6},
	{cpu_lea, "LEA A0, (d16, PC)", 4},
	{cpu_lea, "LEA A0, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.b D0", 2},
	{cpu_clr, "CLR.b D1", 2},
	{cpu_clr, "CLR.b D2", 2},
	{cpu_clr, "CLR.b D3", 2},
	{cpu_clr, "CLR.b D4", 2},
	{cpu_clr, "CLR.b D5", 2},
	{cpu_clr, "CLR.b D6", 2},
	{cpu_clr, "CLR.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.b (A0)", 2},
	{cpu_clr, "CLR.b (A1)", 2},
	{cpu_clr, "CLR.b (A2)", 2},
	{cpu_clr, "CLR.b (A3)", 2},
	{cpu_clr, "CLR.b (A4)", 2},
	{cpu_clr, "CLR.b (A5)", 2},
	{cpu_clr, "CLR.b (A6)", 2},
	{cpu_clr, "CLR.b (A7)", 2},
	{cpu_clr, "CLR.b (A0)+", 2},
	{cpu_clr, "CLR.b (A1)+", 2},
	{cpu_clr, "CLR.b (A2)+", 2},
	{cpu_clr, "CLR.b (A3)+", 2},
	{cpu_clr, "CLR.b (A4)+", 2},
	{cpu_clr, "CLR.b (A5)+", 2},
	{cpu_clr, "CLR.b (A6)+", 2},
	{cpu_clr, "CLR.b (A7)+", 2},
	{cpu_clr, "CLR.b -(A0)", 2},
	{cpu_clr, "CLR.b -(A1)", 2},
	{cpu_clr, "CLR.b -(A2)", 2},
	{cpu_clr, "CLR.b -(A3)", 2},
	{cpu_clr, "CLR.b -(A4)", 2},
	{cpu_clr, "CLR.b -(A5)", 2},
	{cpu_clr, "CLR.b -(A6)", 2},
	{cpu_clr, "CLR.b -(A7)", 2},
	{cpu_clr, "CLR.b (d16, A0)", 4},
	{cpu_clr, "CLR.b (d16, A1)", 4},
	{cpu_clr, "CLR.b (d16, A2)", 4},
	{cpu_clr, "CLR.b (d16, A3)", 4},
	{cpu_clr, "CLR.b (d16, A4)", 4},
	{cpu_clr, "CLR.b (d16, A5)", 4},
	{cpu_clr, "CLR.b (d16, A6)", 4},
	{cpu_clr, "CLR.b (d16, A7)", 4},
	{cpu_clr, "CLR.b (d8, A0, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A1, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A2, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A3, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A4, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A5, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A6, Xn)", 4},
	{cpu_clr, "CLR.b (d8, A7, Xn)", 4},
	{cpu_clr, "CLR.b (xxx).W", 4},
	{cpu_clr, "CLR.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.w D0", 2},
	{cpu_clr, "CLR.w D1", 2},
	{cpu_clr, "CLR.w D2", 2},
	{cpu_clr, "CLR.w D3", 2},
	{cpu_clr, "CLR.w D4", 2},
	{cpu_clr, "CLR.w D5", 2},
	{cpu_clr, "CLR.w D6", 2},
	{cpu_clr, "CLR.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.w (A0)", 2},
	{cpu_clr, "CLR.w (A1)", 2},
	{cpu_clr, "CLR.w (A2)", 2},
	{cpu_clr, "CLR.w (A3)", 2},
	{cpu_clr, "CLR.w (A4)", 2},
	{cpu_clr, "CLR.w (A5)", 2},
	{cpu_clr, "CLR.w (A6)", 2},
	{cpu_clr, "CLR.w (A7)", 2},
	{cpu_clr, "CLR.w (A0)+", 2},
	{cpu_clr, "CLR.w (A1)+", 2},
	{cpu_clr, "CLR.w (A2)+", 2},
	{cpu_clr, "CLR.w (A3)+", 2},
	{cpu_clr, "CLR.w (A4)+", 2},
	{cpu_clr, "CLR.w (A5)+", 2},
	{cpu_clr, "CLR.w (A6)+", 2},
	{cpu_clr, "CLR.w (A7)+", 2},
	{cpu_clr, "CLR.w -(A0)", 2},
	{cpu_clr, "CLR.w -(A1)", 2},
	{cpu_clr, "CLR.w -(A2)", 2},
	{cpu_clr, "CLR.w -(A3)", 2},
	{cpu_clr, "CLR.w -(A4)", 2},
	{cpu_clr, "CLR.w -(A5)", 2},
	{cpu_clr, "CLR.w -(A6)", 2},
	{cpu_clr, "CLR.w -(A7)", 2},
	{cpu_clr, "CLR.w (d16, A0)", 4},
	{cpu_clr, "CLR.w (d16, A1)", 4},
	{cpu_clr, "CLR.w (d16, A2)", 4},
	{cpu_clr, "CLR.w (d16, A3)", 4},
	{cpu_clr, "CLR.w (d16, A4)", 4},
	{cpu_clr, "CLR.w (d16, A5)", 4},
	{cpu_clr, "CLR.w (d16, A6)", 4},
	{cpu_clr, "CLR.w (d16, A7)", 4},
	{cpu_clr, "CLR.w (d8, A0, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A1, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A2, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A3, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A4, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A5, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A6, Xn)", 4},
	{cpu_clr, "CLR.w (d8, A7, Xn)", 4},
	{cpu_clr, "CLR.w (xxx).W", 4},
	{cpu_clr, "CLR.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.l D0", 2},
	{cpu_clr, "CLR.l D1", 2},
	{cpu_clr, "CLR.l D2", 2},
	{cpu_clr, "CLR.l D3", 2},
	{cpu_clr, "CLR.l D4", 2},
	{cpu_clr, "CLR.l D5", 2},
	{cpu_clr, "CLR.l D6", 2},
	{cpu_clr, "CLR.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_clr, "CLR.l (A0)", 2},
	{cpu_clr, "CLR.l (A1)", 2},
	{cpu_clr, "CLR.l (A2)", 2},
	{cpu_clr, "CLR.l (A3)", 2},
	{cpu_clr, "CLR.l (A4)", 2},
	{cpu_clr, "CLR.l (A5)", 2},
	{cpu_clr, "CLR.l (A6)", 2},
	{cpu_clr, "CLR.l (A7)", 2},
	{cpu_clr, "CLR.l (A0)+", 2},
	{cpu_clr, "CLR.l (A1)+", 2},
	{cpu_clr, "CLR.l (A2)+", 2},
	{cpu_clr, "CLR.l (A3)+", 2},
	{cpu_clr, "CLR.l (A4)+", 2},
	{cpu_clr, "CLR.l (A5)+", 2},
	{cpu_clr, "CLR.l (A6)+", 2},
	{cpu_clr, "CLR.l (A7)+", 2},
	{cpu_clr, "CLR.l -(A0)", 2},
	{cpu_clr, "CLR.l -(A1)", 2},
	{cpu_clr, "CLR.l -(A2)", 2},
	{cpu_clr, "CLR.l -(A3)", 2},
	{cpu_clr, "CLR.l -(A4)", 2},
	{cpu_clr, "CLR.l -(A5)", 2},
	{cpu_clr, "CLR.l -(A6)", 2},
	{cpu_clr, "CLR.l -(A7)", 2},
	{cpu_clr, "CLR.l (d16, A0)", 4},
	{cpu_clr, "CLR.l (d16, A1)", 4},
	{cpu_clr, "CLR.l (d16, A2)", 4},
	{cpu_clr, "CLR.l (d16, A3)", 4},
	{cpu_clr, "CLR.l (d16, A4)", 4},
	{cpu_clr, "CLR.l (d16, A5)", 4},
	{cpu_clr, "CLR.l (d16, A6)", 4},
	{cpu_clr, "CLR.l (d16, A7)", 4},
	{cpu_clr, "CLR.l (d8, A0, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A1, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A2, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A3, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A4, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A5, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A6, Xn)", 4},
	{cpu_clr, "CLR.l (d8, A7, Xn)", 4},
	{cpu_clr, "CLR.l (xxx).W", 4},
	{cpu_clr, "CLR.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D1, D0", 2},
	{cpu_chk, "CHK D1, D1", 2},
	{cpu_chk, "CHK D1, D2", 2},
	{cpu_chk, "CHK D1, D3", 2},
	{cpu_chk, "CHK D1, D4", 2},
	{cpu_chk, "CHK D1, D5", 2},
	{cpu_chk, "CHK D1, D6", 2},
	{cpu_chk, "CHK D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D1, (A0)", 2},
	{cpu_chk, "CHK D1, (A1)", 2},
	{cpu_chk, "CHK D1, (A2)", 2},
	{cpu_chk, "CHK D1, (A3)", 2},
	{cpu_chk, "CHK D1, (A4)", 2},
	{cpu_chk, "CHK D1, (A5)", 2},
	{cpu_chk, "CHK D1, (A6)", 2},
	{cpu_chk, "CHK D1, (A7)", 2},
	{cpu_chk, "CHK D1, (A0)+", 2},
	{cpu_chk, "CHK D1, (A1)+", 2},
	{cpu_chk, "CHK D1, (A2)+", 2},
	{cpu_chk, "CHK D1, (A3)+", 2},
	{cpu_chk, "CHK D1, (A4)+", 2},
	{cpu_chk, "CHK D1, (A5)+", 2},
	{cpu_chk, "CHK D1, (A6)+", 2},
	{cpu_chk, "CHK D1, (A7)+", 2},
	{cpu_chk, "CHK D1, -(A0)", 2},
	{cpu_chk, "CHK D1, -(A1)", 2},
	{cpu_chk, "CHK D1, -(A2)", 2},
	{cpu_chk, "CHK D1, -(A3)", 2},
	{cpu_chk, "CHK D1, -(A4)", 2},
	{cpu_chk, "CHK D1, -(A5)", 2},
	{cpu_chk, "CHK D1, -(A6)", 2},
	{cpu_chk, "CHK D1, -(A7)", 2},
	{cpu_chk, "CHK D1, (d16, A0)", 4},
	{cpu_chk, "CHK D1, (d16, A1)", 4},
	{cpu_chk, "CHK D1, (d16, A2)", 4},
	{cpu_chk, "CHK D1, (d16, A3)", 4},
	{cpu_chk, "CHK D1, (d16, A4)", 4},
	{cpu_chk, "CHK D1, (d16, A5)", 4},
	{cpu_chk, "CHK D1, (d16, A6)", 4},
	{cpu_chk, "CHK D1, (d16, A7)", 4},
	{cpu_chk, "CHK D1, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D1, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D1, (xxx).W", 4},
	{cpu_chk, "CHK D1, (xxx).L", 6},
	{cpu_chk, "CHK D1, (d16, PC)", 4},
	{cpu_chk, "CHK D1, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A1, (A0)", 2},
	{cpu_lea, "LEA A1, (A1)", 2},
	{cpu_lea, "LEA A1, (A2)", 2},
	{cpu_lea, "LEA A1, (A3)", 2},
	{cpu_lea, "LEA A1, (A4)", 2},
	{cpu_lea, "LEA A1, (A5)", 2},
	{cpu_lea, "LEA A1, (A6)", 2},
	{cpu_lea, "LEA A1, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A1, (d16, A0)", 4},
	{cpu_lea, "LEA A1, (d16, A1)", 4},
	{cpu_lea, "LEA A1, (d16, A2)", 4},
	{cpu_lea, "LEA A1, (d16, A3)", 4},
	{cpu_lea, "LEA A1, (d16, A4)", 4},
	{cpu_lea, "LEA A1, (d16, A5)", 4},
	{cpu_lea, "LEA A1, (d16, A6)", 4},
	{cpu_lea, "LEA A1, (d16, A7)", 4},
	{cpu_lea, "LEA A1, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A1, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A1, (xxx).W", 4},
	{cpu_lea, "LEA A1, (xxx).L", 6},
	{cpu_lea, "LEA A1, (d16, PC)", 4},
	{cpu_lea, "LEA A1, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.b D0", 2},
	{cpu_neg, "NEG.b D1", 2},
	{cpu_neg, "NEG.b D2", 2},
	{cpu_neg, "NEG.b D3", 2},
	{cpu_neg, "NEG.b D4", 2},
	{cpu_neg, "NEG.b D5", 2},
	{cpu_neg, "NEG.b D6", 2},
	{cpu_neg, "NEG.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.b (A0)", 2},
	{cpu_neg, "NEG.b (A1)", 2},
	{cpu_neg, "NEG.b (A2)", 2},
	{cpu_neg, "NEG.b (A3)", 2},
	{cpu_neg, "NEG.b (A4)", 2},
	{cpu_neg, "NEG.b (A5)", 2},
	{cpu_neg, "NEG.b (A6)", 2},
	{cpu_neg, "NEG.b (A7)", 2},
	{cpu_neg, "NEG.b (A0)+", 2},
	{cpu_neg, "NEG.b (A1)+", 2},
	{cpu_neg, "NEG.b (A2)+", 2},
	{cpu_neg, "NEG.b (A3)+", 2},
	{cpu_neg, "NEG.b (A4)+", 2},
	{cpu_neg, "NEG.b (A5)+", 2},
	{cpu_neg, "NEG.b (A6)+", 2},
	{cpu_neg, "NEG.b (A7)+", 2},
	{cpu_neg, "NEG.b -(A0)", 2},
	{cpu_neg, "NEG.b -(A1)", 2},
	{cpu_neg, "NEG.b -(A2)", 2},
	{cpu_neg, "NEG.b -(A3)", 2},
	{cpu_neg, "NEG.b -(A4)", 2},
	{cpu_neg, "NEG.b -(A5)", 2},
	{cpu_neg, "NEG.b -(A6)", 2},
	{cpu_neg, "NEG.b -(A7)", 2},
	{cpu_neg, "NEG.b (d16, A0)", 4},
	{cpu_neg, "NEG.b (d16, A1)", 4},
	{cpu_neg, "NEG.b (d16, A2)", 4},
	{cpu_neg, "NEG.b (d16, A3)", 4},
	{cpu_neg, "NEG.b (d16, A4)", 4},
	{cpu_neg, "NEG.b (d16, A5)", 4},
	{cpu_neg, "NEG.b (d16, A6)", 4},
	{cpu_neg, "NEG.b (d16, A7)", 4},
	{cpu_neg, "NEG.b (d8, A0, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A1, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A2, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A3, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A4, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A5, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A6, Xn)", 4},
	{cpu_neg, "NEG.b (d8, A7, Xn)", 4},
	{cpu_neg, "NEG.b (xxx).W", 4},
	{cpu_neg, "NEG.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.w D0", 2},
	{cpu_neg, "NEG.w D1", 2},
	{cpu_neg, "NEG.w D2", 2},
	{cpu_neg, "NEG.w D3", 2},
	{cpu_neg, "NEG.w D4", 2},
	{cpu_neg, "NEG.w D5", 2},
	{cpu_neg, "NEG.w D6", 2},
	{cpu_neg, "NEG.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.w (A0)", 2},
	{cpu_neg, "NEG.w (A1)", 2},
	{cpu_neg, "NEG.w (A2)", 2},
	{cpu_neg, "NEG.w (A3)", 2},
	{cpu_neg, "NEG.w (A4)", 2},
	{cpu_neg, "NEG.w (A5)", 2},
	{cpu_neg, "NEG.w (A6)", 2},
	{cpu_neg, "NEG.w (A7)", 2},
	{cpu_neg, "NEG.w (A0)+", 2},
	{cpu_neg, "NEG.w (A1)+", 2},
	{cpu_neg, "NEG.w (A2)+", 2},
	{cpu_neg, "NEG.w (A3)+", 2},
	{cpu_neg, "NEG.w (A4)+", 2},
	{cpu_neg, "NEG.w (A5)+", 2},
	{cpu_neg, "NEG.w (A6)+", 2},
	{cpu_neg, "NEG.w (A7)+", 2},
	{cpu_neg, "NEG.w -(A0)", 2},
	{cpu_neg, "NEG.w -(A1)", 2},
	{cpu_neg, "NEG.w -(A2)", 2},
	{cpu_neg, "NEG.w -(A3)", 2},
	{cpu_neg, "NEG.w -(A4)", 2},
	{cpu_neg, "NEG.w -(A5)", 2},
	{cpu_neg, "NEG.w -(A6)", 2},
	{cpu_neg, "NEG.w -(A7)", 2},
	{cpu_neg, "NEG.w (d16, A0)", 4},
	{cpu_neg, "NEG.w (d16, A1)", 4},
	{cpu_neg, "NEG.w (d16, A2)", 4},
	{cpu_neg, "NEG.w (d16, A3)", 4},
	{cpu_neg, "NEG.w (d16, A4)", 4},
	{cpu_neg, "NEG.w (d16, A5)", 4},
	{cpu_neg, "NEG.w (d16, A6)", 4},
	{cpu_neg, "NEG.w (d16, A7)", 4},
	{cpu_neg, "NEG.w (d8, A0, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A1, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A2, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A3, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A4, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A5, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A6, Xn)", 4},
	{cpu_neg, "NEG.w (d8, A7, Xn)", 4},
	{cpu_neg, "NEG.w (xxx).W", 4},
	{cpu_neg, "NEG.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.l D0", 2},
	{cpu_neg, "NEG.l D1", 2},
	{cpu_neg, "NEG.l D2", 2},
	{cpu_neg, "NEG.l D3", 2},
	{cpu_neg, "NEG.l D4", 2},
	{cpu_neg, "NEG.l D5", 2},
	{cpu_neg, "NEG.l D6", 2},
	{cpu_neg, "NEG.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_neg, "NEG.l (A0)", 2},
	{cpu_neg, "NEG.l (A1)", 2},
	{cpu_neg, "NEG.l (A2)", 2},
	{cpu_neg, "NEG.l (A3)", 2},
	{cpu_neg, "NEG.l (A4)", 2},
	{cpu_neg, "NEG.l (A5)", 2},
	{cpu_neg, "NEG.l (A6)", 2},
	{cpu_neg, "NEG.l (A7)", 2},
	{cpu_neg, "NEG.l (A0)+", 2},
	{cpu_neg, "NEG.l (A1)+", 2},
	{cpu_neg, "NEG.l (A2)+", 2},
	{cpu_neg, "NEG.l (A3)+", 2},
	{cpu_neg, "NEG.l (A4)+", 2},
	{cpu_neg, "NEG.l (A5)+", 2},
	{cpu_neg, "NEG.l (A6)+", 2},
	{cpu_neg, "NEG.l (A7)+", 2},
	{cpu_neg, "NEG.l -(A0)", 2},
	{cpu_neg, "NEG.l -(A1)", 2},
	{cpu_neg, "NEG.l -(A2)", 2},
	{cpu_neg, "NEG.l -(A3)", 2},
	{cpu_neg, "NEG.l -(A4)", 2},
	{cpu_neg, "NEG.l -(A5)", 2},
	{cpu_neg, "NEG.l -(A6)", 2},
	{cpu_neg, "NEG.l -(A7)", 2},
	{cpu_neg, "NEG.l (d16, A0)", 4},
	{cpu_neg, "NEG.l (d16, A1)", 4},
	{cpu_neg, "NEG.l (d16, A2)", 4},
	{cpu_neg, "NEG.l (d16, A3)", 4},
	{cpu_neg, "NEG.l (d16, A4)", 4},
	{cpu_neg, "NEG.l (d16, A5)", 4},
	{cpu_neg, "NEG.l (d16, A6)", 4},
	{cpu_neg, "NEG.l (d16, A7)", 4},
	{cpu_neg, "NEG.l (d8, A0, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A1, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A2, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A3, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A4, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A5, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A6, Xn)", 4},
	{cpu_neg, "NEG.l (d8, A7, Xn)", 4},
	{cpu_neg, "NEG.l (xxx).W", 4},
	{cpu_neg, "NEG.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_ccr, "MOVE to CCR D0", 2},
	{cpu_move_ccr, "MOVE to CCR D1", 2},
	{cpu_move_ccr, "MOVE to CCR D2", 2},
	{cpu_move_ccr, "MOVE to CCR D3", 2},
	{cpu_move_ccr, "MOVE to CCR D4", 2},
	{cpu_move_ccr, "MOVE to CCR D5", 2},
	{cpu_move_ccr, "MOVE to CCR D6", 2},
	{cpu_move_ccr, "MOVE to CCR D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_ccr, "MOVE to CCR (A0)", 2},
	{cpu_move_ccr, "MOVE to CCR (A1)", 2},
	{cpu_move_ccr, "MOVE to CCR (A2)", 2},
	{cpu_move_ccr, "MOVE to CCR (A3)", 2},
	{cpu_move_ccr, "MOVE to CCR (A4)", 2},
	{cpu_move_ccr, "MOVE to CCR (A5)", 2},
	{cpu_move_ccr, "MOVE to CCR (A6)", 2},
	{cpu_move_ccr, "MOVE to CCR (A7)", 2},
	{cpu_move_ccr, "MOVE to CCR (A0)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A1)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A2)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A3)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A4)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A5)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A6)+", 2},
	{cpu_move_ccr, "MOVE to CCR (A7)+", 2},
	{cpu_move_ccr, "MOVE to CCR -(A0)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A1)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A2)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A3)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A4)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A5)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A6)", 2},
	{cpu_move_ccr, "MOVE to CCR -(A7)", 2},
	{cpu_move_ccr, "MOVE to CCR (d16, A0)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A1)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A2)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A3)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A4)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A5)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A6)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, A7)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A0, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A1, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A2, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A3, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A4, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A5, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A6, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (d8, A7, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR (xxx).W", 4},
	{cpu_move_ccr, "MOVE to CCR (xxx).L", 6},
	{cpu_move_ccr, "MOVE to CCR (d16, PC)", 4},
	{cpu_move_ccr, "MOVE to CCR (d16, PC, Xn)", 4},
	{cpu_move_ccr, "MOVE to CCR #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D2, D0", 2},
	{cpu_chk, "CHK D2, D1", 2},
	{cpu_chk, "CHK D2, D2", 2},
	{cpu_chk, "CHK D2, D3", 2},
	{cpu_chk, "CHK D2, D4", 2},
	{cpu_chk, "CHK D2, D5", 2},
	{cpu_chk, "CHK D2, D6", 2},
	{cpu_chk, "CHK D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D2, (A0)", 2},
	{cpu_chk, "CHK D2, (A1)", 2},
	{cpu_chk, "CHK D2, (A2)", 2},
	{cpu_chk, "CHK D2, (A3)", 2},
	{cpu_chk, "CHK D2, (A4)", 2},
	{cpu_chk, "CHK D2, (A5)", 2},
	{cpu_chk, "CHK D2, (A6)", 2},
	{cpu_chk, "CHK D2, (A7)", 2},
	{cpu_chk, "CHK D2, (A0)+", 2},
	{cpu_chk, "CHK D2, (A1)+", 2},
	{cpu_chk, "CHK D2, (A2)+", 2},
	{cpu_chk, "CHK D2, (A3)+", 2},
	{cpu_chk, "CHK D2, (A4)+", 2},
	{cpu_chk, "CHK D2, (A5)+", 2},
	{cpu_chk, "CHK D2, (A6)+", 2},
	{cpu_chk, "CHK D2, (A7)+", 2},
	{cpu_chk, "CHK D2, -(A0)", 2},
	{cpu_chk, "CHK D2, -(A1)", 2},
	{cpu_chk, "CHK D2, -(A2)", 2},
	{cpu_chk, "CHK D2, -(A3)", 2},
	{cpu_chk, "CHK D2, -(A4)", 2},
	{cpu_chk, "CHK D2, -(A5)", 2},
	{cpu_chk, "CHK D2, -(A6)", 2},
	{cpu_chk, "CHK D2, -(A7)", 2},
	{cpu_chk, "CHK D2, (d16, A0)", 4},
	{cpu_chk, "CHK D2, (d16, A1)", 4},
	{cpu_chk, "CHK D2, (d16, A2)", 4},
	{cpu_chk, "CHK D2, (d16, A3)", 4},
	{cpu_chk, "CHK D2, (d16, A4)", 4},
	{cpu_chk, "CHK D2, (d16, A5)", 4},
	{cpu_chk, "CHK D2, (d16, A6)", 4},
	{cpu_chk, "CHK D2, (d16, A7)", 4},
	{cpu_chk, "CHK D2, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D2, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D2, (xxx).W", 4},
	{cpu_chk, "CHK D2, (xxx).L", 6},
	{cpu_chk, "CHK D2, (d16, PC)", 4},
	{cpu_chk, "CHK D2, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A2, (A0)", 2},
	{cpu_lea, "LEA A2, (A1)", 2},
	{cpu_lea, "LEA A2, (A2)", 2},
	{cpu_lea, "LEA A2, (A3)", 2},
	{cpu_lea, "LEA A2, (A4)", 2},
	{cpu_lea, "LEA A2, (A5)", 2},
	{cpu_lea, "LEA A2, (A6)", 2},
	{cpu_lea, "LEA A2, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A2, (d16, A0)", 4},
	{cpu_lea, "LEA A2, (d16, A1)", 4},
	{cpu_lea, "LEA A2, (d16, A2)", 4},
	{cpu_lea, "LEA A2, (d16, A3)", 4},
	{cpu_lea, "LEA A2, (d16, A4)", 4},
	{cpu_lea, "LEA A2, (d16, A5)", 4},
	{cpu_lea, "LEA A2, (d16, A6)", 4},
	{cpu_lea, "LEA A2, (d16, A7)", 4},
	{cpu_lea, "LEA A2, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A2, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A2, (xxx).W", 4},
	{cpu_lea, "LEA A2, (xxx).L", 6},
	{cpu_lea, "LEA A2, (d16, PC)", 4},
	{cpu_lea, "LEA A2, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.b D0", 2},
	{cpu_not, "NOT.b D1", 2},
	{cpu_not, "NOT.b D2", 2},
	{cpu_not, "NOT.b D3", 2},
	{cpu_not, "NOT.b D4", 2},
	{cpu_not, "NOT.b D5", 2},
	{cpu_not, "NOT.b D6", 2},
	{cpu_not, "NOT.b D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.b (A0)", 2},
	{cpu_not, "NOT.b (A1)", 2},
	{cpu_not, "NOT.b (A2)", 2},
	{cpu_not, "NOT.b (A3)", 2},
	{cpu_not, "NOT.b (A4)", 2},
	{cpu_not, "NOT.b (A5)", 2},
	{cpu_not, "NOT.b (A6)", 2},
	{cpu_not, "NOT.b (A7)", 2},
	{cpu_not, "NOT.b (A0)+", 2},
	{cpu_not, "NOT.b (A1)+", 2},
	{cpu_not, "NOT.b (A2)+", 2},
	{cpu_not, "NOT.b (A3)+", 2},
	{cpu_not, "NOT.b (A4)+", 2},
	{cpu_not, "NOT.b (A5)+", 2},
	{cpu_not, "NOT.b (A6)+", 2},
	{cpu_not, "NOT.b (A7)+", 2},
	{cpu_not, "NOT.b -(A0)", 2},
	{cpu_not, "NOT.b -(A1)", 2},
	{cpu_not, "NOT.b -(A2)", 2},
	{cpu_not, "NOT.b -(A3)", 2},
	{cpu_not, "NOT.b -(A4)", 2},
	{cpu_not, "NOT.b -(A5)", 2},
	{cpu_not, "NOT.b -(A6)", 2},
	{cpu_not, "NOT.b -(A7)", 2},
	{cpu_not, "NOT.b (d16, A0)", 4},
	{cpu_not, "NOT.b (d16, A1)", 4},
	{cpu_not, "NOT.b (d16, A2)", 4},
	{cpu_not, "NOT.b (d16, A3)", 4},
	{cpu_not, "NOT.b (d16, A4)", 4},
	{cpu_not, "NOT.b (d16, A5)", 4},
	{cpu_not, "NOT.b (d16, A6)", 4},
	{cpu_not, "NOT.b (d16, A7)", 4},
	{cpu_not, "NOT.b (d8, A0, Xn)", 4},
	{cpu_not, "NOT.b (d8, A1, Xn)", 4},
	{cpu_not, "NOT.b (d8, A2, Xn)", 4},
	{cpu_not, "NOT.b (d8, A3, Xn)", 4},
	{cpu_not, "NOT.b (d8, A4, Xn)", 4},
	{cpu_not, "NOT.b (d8, A5, Xn)", 4},
	{cpu_not, "NOT.b (d8, A6, Xn)", 4},
	{cpu_not, "NOT.b (d8, A7, Xn)", 4},
	{cpu_not, "NOT.b (xxx).W", 4},
	{cpu_not, "NOT.b (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.w D0", 2},
	{cpu_not, "NOT.w D1", 2},
	{cpu_not, "NOT.w D2", 2},
	{cpu_not, "NOT.w D3", 2},
	{cpu_not, "NOT.w D4", 2},
	{cpu_not, "NOT.w D5", 2},
	{cpu_not, "NOT.w D6", 2},
	{cpu_not, "NOT.w D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.w (A0)", 2},
	{cpu_not, "NOT.w (A1)", 2},
	{cpu_not, "NOT.w (A2)", 2},
	{cpu_not, "NOT.w (A3)", 2},
	{cpu_not, "NOT.w (A4)", 2},
	{cpu_not, "NOT.w (A5)", 2},
	{cpu_not, "NOT.w (A6)", 2},
	{cpu_not, "NOT.w (A7)", 2},
	{cpu_not, "NOT.w (A0)+", 2},
	{cpu_not, "NOT.w (A1)+", 2},
	{cpu_not, "NOT.w (A2)+", 2},
	{cpu_not, "NOT.w (A3)+", 2},
	{cpu_not, "NOT.w (A4)+", 2},
	{cpu_not, "NOT.w (A5)+", 2},
	{cpu_not, "NOT.w (A6)+", 2},
	{cpu_not, "NOT.w (A7)+", 2},
	{cpu_not, "NOT.w -(A0)", 2},
	{cpu_not, "NOT.w -(A1)", 2},
	{cpu_not, "NOT.w -(A2)", 2},
	{cpu_not, "NOT.w -(A3)", 2},
	{cpu_not, "NOT.w -(A4)", 2},
	{cpu_not, "NOT.w -(A5)", 2},
	{cpu_not, "NOT.w -(A6)", 2},
	{cpu_not, "NOT.w -(A7)", 2},
	{cpu_not, "NOT.w (d16, A0)", 4},
	{cpu_not, "NOT.w (d16, A1)", 4},
	{cpu_not, "NOT.w (d16, A2)", 4},
	{cpu_not, "NOT.w (d16, A3)", 4},
	{cpu_not, "NOT.w (d16, A4)", 4},
	{cpu_not, "NOT.w (d16, A5)", 4},
	{cpu_not, "NOT.w (d16, A6)", 4},
	{cpu_not, "NOT.w (d16, A7)", 4},
	{cpu_not, "NOT.w (d8, A0, Xn)", 4},
	{cpu_not, "NOT.w (d8, A1, Xn)", 4},
	{cpu_not, "NOT.w (d8, A2, Xn)", 4},
	{cpu_not, "NOT.w (d8, A3, Xn)", 4},
	{cpu_not, "NOT.w (d8, A4, Xn)", 4},
	{cpu_not, "NOT.w (d8, A5, Xn)", 4},
	{cpu_not, "NOT.w (d8, A6, Xn)", 4},
	{cpu_not, "NOT.w (d8, A7, Xn)", 4},
	{cpu_not, "NOT.w (xxx).W", 4},
	{cpu_not, "NOT.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.l D0", 2},
	{cpu_not, "NOT.l D1", 2},
	{cpu_not, "NOT.l D2", 2},
	{cpu_not, "NOT.l D3", 2},
	{cpu_not, "NOT.l D4", 2},
	{cpu_not, "NOT.l D5", 2},
	{cpu_not, "NOT.l D6", 2},
	{cpu_not, "NOT.l D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_not, "NOT.l (A0)", 2},
	{cpu_not, "NOT.l (A1)", 2},
	{cpu_not, "NOT.l (A2)", 2},
	{cpu_not, "NOT.l (A3)", 2},
	{cpu_not, "NOT.l (A4)", 2},
	{cpu_not, "NOT.l (A5)", 2},
	{cpu_not, "NOT.l (A6)", 2},
	{cpu_not, "NOT.l (A7)", 2},
	{cpu_not, "NOT.l (A0)+", 2},
	{cpu_not, "NOT.l (A1)+", 2},
	{cpu_not, "NOT.l (A2)+", 2},
	{cpu_not, "NOT.l (A3)+", 2},
	{cpu_not, "NOT.l (A4)+", 2},
	{cpu_not, "NOT.l (A5)+", 2},
	{cpu_not, "NOT.l (A6)+", 2},
	{cpu_not, "NOT.l (A7)+", 2},
	{cpu_not, "NOT.l -(A0)", 2},
	{cpu_not, "NOT.l -(A1)", 2},
	{cpu_not, "NOT.l -(A2)", 2},
	{cpu_not, "NOT.l -(A3)", 2},
	{cpu_not, "NOT.l -(A4)", 2},
	{cpu_not, "NOT.l -(A5)", 2},
	{cpu_not, "NOT.l -(A6)", 2},
	{cpu_not, "NOT.l -(A7)", 2},
	{cpu_not, "NOT.l (d16, A0)", 4},
	{cpu_not, "NOT.l (d16, A1)", 4},
	{cpu_not, "NOT.l (d16, A2)", 4},
	{cpu_not, "NOT.l (d16, A3)", 4},
	{cpu_not, "NOT.l (d16, A4)", 4},
	{cpu_not, "NOT.l (d16, A5)", 4},
	{cpu_not, "NOT.l (d16, A6)", 4},
	{cpu_not, "NOT.l (d16, A7)", 4},
	{cpu_not, "NOT.l (d8, A0, Xn)", 4},
	{cpu_not, "NOT.l (d8, A1, Xn)", 4},
	{cpu_not, "NOT.l (d8, A2, Xn)", 4},
	{cpu_not, "NOT.l (d8, A3, Xn)", 4},
	{cpu_not, "NOT.l (d8, A4, Xn)", 4},
	{cpu_not, "NOT.l (d8, A5, Xn)", 4},
	{cpu_not, "NOT.l (d8, A6, Xn)", 4},
	{cpu_not, "NOT.l (d8, A7, Xn)", 4},
	{cpu_not, "NOT.l (xxx).W", 4},
	{cpu_not, "NOT.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_to_sr, "MOVE to SR D0", 2},
	{cpu_move_to_sr, "MOVE to SR D1", 2},
	{cpu_move_to_sr, "MOVE to SR D2", 2},
	{cpu_move_to_sr, "MOVE to SR D3", 2},
	{cpu_move_to_sr, "MOVE to SR D4", 2},
	{cpu_move_to_sr, "MOVE to SR D5", 2},
	{cpu_move_to_sr, "MOVE to SR D6", 2},
	{cpu_move_to_sr, "MOVE to SR D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_move_to_sr, "MOVE to SR (A0)", 2},
	{cpu_move_to_sr, "MOVE to SR (A1)", 2},
	{cpu_move_to_sr, "MOVE to SR (A2)", 2},
	{cpu_move_to_sr, "MOVE to SR (A3)", 2},
	{cpu_move_to_sr, "MOVE to SR (A4)", 2},
	{cpu_move_to_sr, "MOVE to SR (A5)", 2},
	{cpu_move_to_sr, "MOVE to SR (A6)", 2},
	{cpu_move_to_sr, "MOVE to SR (A7)", 2},
	{cpu_move_to_sr, "MOVE to SR (A0)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A1)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A2)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A3)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A4)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A5)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A6)+", 2},
	{cpu_move_to_sr, "MOVE to SR (A7)+", 2},
	{cpu_move_to_sr, "MOVE to SR -(A0)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A1)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A2)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A3)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A4)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A5)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A6)", 2},
	{cpu_move_to_sr, "MOVE to SR -(A7)", 2},
	{cpu_move_to_sr, "MOVE to SR (d16, A0)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A1)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A2)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A3)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A4)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A5)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A6)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, A7)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A0, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A1, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A2, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A3, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A4, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A5, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A6, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (d8, A7, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR (xxx).W", 4},
	{cpu_move_to_sr, "MOVE to SR (xxx).L", 6},
	{cpu_move_to_sr, "MOVE to SR (d16, PC)", 4},
	{cpu_move_to_sr, "MOVE to SR (d16, PC, Xn)", 4},
	{cpu_move_to_sr, "MOVE to SR #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D3, D0", 2},
	{cpu_chk, "CHK D3, D1", 2},
	{cpu_chk, "CHK D3, D2", 2},
	{cpu_chk, "CHK D3, D3", 2},
	{cpu_chk, "CHK D3, D4", 2},
	{cpu_chk, "CHK D3, D5", 2},
	{cpu_chk, "CHK D3, D6", 2},
	{cpu_chk, "CHK D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D3, (A0)", 2},
	{cpu_chk, "CHK D3, (A1)", 2},
	{cpu_chk, "CHK D3, (A2)", 2},
	{cpu_chk, "CHK D3, (A3)", 2},
	{cpu_chk, "CHK D3, (A4)", 2},
	{cpu_chk, "CHK D3, (A5)", 2},
	{cpu_chk, "CHK D3, (A6)", 2},
	{cpu_chk, "CHK D3, (A7)", 2},
	{cpu_chk, "CHK D3, (A0)+", 2},
	{cpu_chk, "CHK D3, (A1)+", 2},
	{cpu_chk, "CHK D3, (A2)+", 2},
	{cpu_chk, "CHK D3, (A3)+", 2},
	{cpu_chk, "CHK D3, (A4)+", 2},
	{cpu_chk, "CHK D3, (A5)+", 2},
	{cpu_chk, "CHK D3, (A6)+", 2},
	{cpu_chk, "CHK D3, (A7)+", 2},
	{cpu_chk, "CHK D3, -(A0)", 2},
	{cpu_chk, "CHK D3, -(A1)", 2},
	{cpu_chk, "CHK D3, -(A2)", 2},
	{cpu_chk, "CHK D3, -(A3)", 2},
	{cpu_chk, "CHK D3, -(A4)", 2},
	{cpu_chk, "CHK D3, -(A5)", 2},
	{cpu_chk, "CHK D3, -(A6)", 2},
	{cpu_chk, "CHK D3, -(A7)", 2},
	{cpu_chk, "CHK D3, (d16, A0)", 4},
	{cpu_chk, "CHK D3, (d16, A1)", 4},
	{cpu_chk, "CHK D3, (d16, A2)", 4},
	{cpu_chk, "CHK D3, (d16, A3)", 4},
	{cpu_chk, "CHK D3, (d16, A4)", 4},
	{cpu_chk, "CHK D3, (d16, A5)", 4},
	{cpu_chk, "CHK D3, (d16, A6)", 4},
	{cpu_chk, "CHK D3, (d16, A7)", 4},
	{cpu_chk, "CHK D3, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D3, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D3, (xxx).W", 4},
	{cpu_chk, "CHK D3, (xxx).L", 6},
	{cpu_chk, "CHK D3, (d16, PC)", 4},
	{cpu_chk, "CHK D3, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A3, (A0)", 2},
	{cpu_lea, "LEA A3, (A1)", 2},
	{cpu_lea, "LEA A3, (A2)", 2},
	{cpu_lea, "LEA A3, (A3)", 2},
	{cpu_lea, "LEA A3, (A4)", 2},
	{cpu_lea, "LEA A3, (A5)", 2},
	{cpu_lea, "LEA A3, (A6)", 2},
	{cpu_lea, "LEA A3, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A3, (d16, A0)", 4},
	{cpu_lea, "LEA A3, (d16, A1)", 4},
	{cpu_lea, "LEA A3, (d16, A2)", 4},
	{cpu_lea, "LEA A3, (d16, A3)", 4},
	{cpu_lea, "LEA A3, (d16, A4)", 4},
	{cpu_lea, "LEA A3, (d16, A5)", 4},
	{cpu_lea, "LEA A3, (d16, A6)", 4},
	{cpu_lea, "LEA A3, (d16, A7)", 4},
	{cpu_lea, "LEA A3, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A3, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A3, (xxx).W", 4},
	{cpu_lea, "LEA A3, (xxx).L", 6},
	{cpu_lea, "LEA A3, (d16, PC)", 4},
	{cpu_lea, "LEA A3, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_nbcd, "NBCD D0", 2},
	{cpu_nbcd, "NBCD D1", 2},
	{cpu_nbcd, "NBCD D2", 2},
	{cpu_nbcd, "NBCD D3", 2},
	{cpu_nbcd, "NBCD D4", 2},
	{cpu_nbcd, "NBCD D5", 2},
	{cpu_nbcd, "NBCD D6", 2},
	{cpu_nbcd, "NBCD D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_nbcd, "NBCD (A0)", 2},
	{cpu_nbcd, "NBCD (A1)", 2},
	{cpu_nbcd, "NBCD (A2)", 2},
	{cpu_nbcd, "NBCD (A3)", 2},
	{cpu_nbcd, "NBCD (A4)", 2},
	{cpu_nbcd, "NBCD (A5)", 2},
	{cpu_nbcd, "NBCD (A6)", 2},
	{cpu_nbcd, "NBCD (A7)", 2},
	{cpu_nbcd, "NBCD (A0)+", 2},
	{cpu_nbcd, "NBCD (A1)+", 2},
	{cpu_nbcd, "NBCD (A2)+", 2},
	{cpu_nbcd, "NBCD (A3)+", 2},
	{cpu_nbcd, "NBCD (A4)+", 2},
	{cpu_nbcd, "NBCD (A5)+", 2},
	{cpu_nbcd, "NBCD (A6)+", 2},
	{cpu_nbcd, "NBCD (A7)+", 2},
	{cpu_nbcd, "NBCD -(A0)", 2},
	{cpu_nbcd, "NBCD -(A1)", 2},
	{cpu_nbcd, "NBCD -(A2)", 2},
	{cpu_nbcd, "NBCD -(A3)", 2},
	{cpu_nbcd, "NBCD -(A4)", 2},
	{cpu_nbcd, "NBCD -(A5)", 2},
	{cpu_nbcd, "NBCD -(A6)", 2},
	{cpu_nbcd, "NBCD -(A7)", 2},
	{cpu_nbcd, "NBCD (d16, A0)", 4},
	{cpu_nbcd, "NBCD (d16, A1)", 4},
	{cpu_nbcd, "NBCD (d16, A2)", 4},
	{cpu_nbcd, "NBCD (d16, A3)", 4},
	{cpu_nbcd, "NBCD (d16, A4)", 4},
	{cpu_nbcd, "NBCD (d16, A5)", 4},
	{cpu_nbcd, "NBCD (d16, A6)", 4},
	{cpu_nbcd, "NBCD (d16, A7)", 4},
	{cpu_nbcd, "NBCD (d8, A0, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A1, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A2, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A3, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A4, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A5, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A6, Xn)", 4},
	{cpu_nbcd, "NBCD (d8, A7, Xn)", 4},
	{cpu_nbcd, "NBCD (xxx).W", 4},
	{cpu_nbcd, "NBCD (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_swap, "SWAP D0", 0},
	{cpu_swap, "SWAP D1", 0},
	{cpu_swap, "SWAP D2", 0},
	{cpu_swap, "SWAP D3", 0},
	{cpu_swap, "SWAP D4", 0},
	{cpu_swap, "SWAP D5", 0},
	{cpu_swap, "SWAP D6", 0},
	{cpu_swap, "SWAP D7", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_pea, "PEA (A0)", 2},
	{cpu_pea, "PEA (A1)", 2},
	{cpu_pea, "PEA (A2)", 2},
	{cpu_pea, "PEA (A3)", 2},
	{cpu_pea, "PEA (A4)", 2},
	{cpu_pea, "PEA (A5)", 2},
	{cpu_pea, "PEA (A6)", 2},
	{cpu_pea, "PEA (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_pea, "PEA (d16, A0)", 4},
	{cpu_pea, "PEA (d16, A1)", 4},
	{cpu_pea, "PEA (d16, A2)", 4},
	{cpu_pea, "PEA (d16, A3)", 4},
	{cpu_pea, "PEA (d16, A4)", 4},
	{cpu_pea, "PEA (d16, A5)", 4},
	{cpu_pea, "PEA (d16, A6)", 4},
	{cpu_pea, "PEA (d16, A7)", 4},
	{cpu_pea, "PEA (d8, A0, Xn)", 4},
	{cpu_pea, "PEA (d8, A1, Xn)", 4},
	{cpu_pea, "PEA (d8, A2, Xn)", 4},
	{cpu_pea, "PEA (d8, A3, Xn)", 4},
	{cpu_pea, "PEA (d8, A4, Xn)", 4},
	{cpu_pea, "PEA (d8, A5, Xn)", 4},
	{cpu_pea, "PEA (d8, A6, Xn)", 4},
	{cpu_pea, "PEA (d8, A7, Xn)", 4},
	{cpu_pea, "PEA (xxx).W", 4},
	{cpu_pea, "PEA (xxx).L", 6},
	{cpu_pea, "PEA (d16, PC)", 4},
	{cpu_pea, "PEA (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ext, "EXT D0", 0},
	{cpu_ext, "EXT D1", 0},
	{cpu_ext, "EXT D2", 0},
	{cpu_ext, "EXT D3", 0},
	{cpu_ext, "EXT D4", 0},
	{cpu_ext, "EXT D5", 0},
	{cpu_ext, "EXT D6", 0},
	{cpu_ext, "EXT D7", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "#, MOVEM.w (A0)", 2},
	{cpu_movem, "#, MOVEM.w (A1)", 2},
	{cpu_movem, "#, MOVEM.w (A2)", 2},
	{cpu_movem, "#, MOVEM.w (A3)", 2},
	{cpu_movem, "#, MOVEM.w (A4)", 2},
	{cpu_movem, "#, MOVEM.w (A5)", 2},
	{cpu_movem, "#, MOVEM.w (A6)", 2},
	{cpu_movem, "#, MOVEM.w (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "#, MOVEM.w -(A0)", 2},
	{cpu_movem, "#, MOVEM.w -(A1)", 2},
	{cpu_movem, "#, MOVEM.w -(A2)", 2},
	{cpu_movem, "#, MOVEM.w -(A3)", 2},
	{cpu_movem, "#, MOVEM.w -(A4)", 2},
	{cpu_movem, "#, MOVEM.w -(A5)", 2},
	{cpu_movem, "#, MOVEM.w -(A6)", 2},
	{cpu_movem, "#, MOVEM.w -(A7)", 2},
	{cpu_movem, "#, MOVEM.w (d16, A0)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A1)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A2)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A3)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A4)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A5)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A6)", 4},
	{cpu_movem, "#, MOVEM.w (d16, A7)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A0, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A1, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A2, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A3, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A4, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A5, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A6, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (d8, A7, Xn)", 4},
	{cpu_movem, "#, MOVEM.w (xxx).W", 4},
	{cpu_movem, "#, MOVEM.w (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_ext, "EXT D0", 0},
	{cpu_ext, "EXT D1", 0},
	{cpu_ext, "EXT D2", 0},
	{cpu_ext, "EXT D3", 0},
	{cpu_ext, "EXT D4", 0},
	{cpu_ext, "EXT D5", 0},
	{cpu_ext, "EXT D6", 0},
	{cpu_ext, "EXT D7", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "#, MOVEM.l (A0)", 2},
	{cpu_movem, "#, MOVEM.l (A1)", 2},
	{cpu_movem, "#, MOVEM.l (A2)", 2},
	{cpu_movem, "#, MOVEM.l (A3)", 2},
	{cpu_movem, "#, MOVEM.l (A4)", 2},
	{cpu_movem, "#, MOVEM.l (A5)", 2},
	{cpu_movem, "#, MOVEM.l (A6)", 2},
	{cpu_movem, "#, MOVEM.l (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "#, MOVEM.l -(A0)", 2},
	{cpu_movem, "#, MOVEM.l -(A1)", 2},
	{cpu_movem, "#, MOVEM.l -(A2)", 2},
	{cpu_movem, "#, MOVEM.l -(A3)", 2},
	{cpu_movem, "#, MOVEM.l -(A4)", 2},
	{cpu_movem, "#, MOVEM.l -(A5)", 2},
	{cpu_movem, "#, MOVEM.l -(A6)", 2},
	{cpu_movem, "#, MOVEM.l -(A7)", 2},
	{cpu_movem, "#, MOVEM.l (d16, A0)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A1)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A2)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A3)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A4)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A5)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A6)", 4},
	{cpu_movem, "#, MOVEM.l (d16, A7)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A0, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A1, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A2, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A3, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A4, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A5, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A6, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (d8, A7, Xn)", 4},
	{cpu_movem, "#, MOVEM.l (xxx).W", 4},
	{cpu_movem, "#, MOVEM.l (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D4, D0", 2},
	{cpu_chk, "CHK D4, D1", 2},
	{cpu_chk, "CHK D4, D2", 2},
	{cpu_chk, "CHK D4, D3", 2},
	{cpu_chk, "CHK D4, D4", 2},
	{cpu_chk, "CHK D4, D5", 2},
	{cpu_chk, "CHK D4, D6", 2},
	{cpu_chk, "CHK D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D4, (A0)", 2},
	{cpu_chk, "CHK D4, (A1)", 2},
	{cpu_chk, "CHK D4, (A2)", 2},
	{cpu_chk, "CHK D4, (A3)", 2},
	{cpu_chk, "CHK D4, (A4)", 2},
	{cpu_chk, "CHK D4, (A5)", 2},
	{cpu_chk, "CHK D4, (A6)", 2},
	{cpu_chk, "CHK D4, (A7)", 2},
	{cpu_chk, "CHK D4, (A0)+", 2},
	{cpu_chk, "CHK D4, (A1)+", 2},
	{cpu_chk, "CHK D4, (A2)+", 2},
	{cpu_chk, "CHK D4, (A3)+", 2},
	{cpu_chk, "CHK D4, (A4)+", 2},
	{cpu_chk, "CHK D4, (A5)+", 2},
	{cpu_chk, "CHK D4, (A6)+", 2},
	{cpu_chk, "CHK D4, (A7)+", 2},
	{cpu_chk, "CHK D4, -(A0)", 2},
	{cpu_chk, "CHK D4, -(A1)", 2},
	{cpu_chk, "CHK D4, -(A2)", 2},
	{cpu_chk, "CHK D4, -(A3)", 2},
	{cpu_chk, "CHK D4, -(A4)", 2},
	{cpu_chk, "CHK D4, -(A5)", 2},
	{cpu_chk, "CHK D4, -(A6)", 2},
	{cpu_chk, "CHK D4, -(A7)", 2},
	{cpu_chk, "CHK D4, (d16, A0)", 4},
	{cpu_chk, "CHK D4, (d16, A1)", 4},
	{cpu_chk, "CHK D4, (d16, A2)", 4},
	{cpu_chk, "CHK D4, (d16, A3)", 4},
	{cpu_chk, "CHK D4, (d16, A4)", 4},
	{cpu_chk, "CHK D4, (d16, A5)", 4},
	{cpu_chk, "CHK D4, (d16, A6)", 4},
	{cpu_chk, "CHK D4, (d16, A7)", 4},
	{cpu_chk, "CHK D4, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D4, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D4, (xxx).W", 4},
	{cpu_chk, "CHK D4, (xxx).L", 6},
	{cpu_chk, "CHK D4, (d16, PC)", 4},
	{cpu_chk, "CHK D4, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A4, (A0)", 2},
	{cpu_lea, "LEA A4, (A1)", 2},
	{cpu_lea, "LEA A4, (A2)", 2},
	{cpu_lea, "LEA A4, (A3)", 2},
	{cpu_lea, "LEA A4, (A4)", 2},
	{cpu_lea, "LEA A4, (A5)", 2},
	{cpu_lea, "LEA A4, (A6)", 2},
	{cpu_lea, "LEA A4, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A4, (d16, A0)", 4},
	{cpu_lea, "LEA A4, (d16, A1)", 4},
	{cpu_lea, "LEA A4, (d16, A2)", 4},
	{cpu_lea, "LEA A4, (d16, A3)", 4},
	{cpu_lea, "LEA A4, (d16, A4)", 4},
	{cpu_lea, "LEA A4, (d16, A5)", 4},
	{cpu_lea, "LEA A4, (d16, A6)", 4},
	{cpu_lea, "LEA A4, (d16, A7)", 4},
	{cpu_lea, "LEA A4, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A4, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A4, (xxx).W", 4},
	{cpu_lea, "LEA A4, (xxx).L", 6},
	{cpu_lea, "LEA A4, (d16, PC)", 4},
	{cpu_lea, "LEA A4, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_tst, "TST.b D0", 2},
	{cpu_tst, "TST.b D1", 2},
	{cpu_tst, "TST.b D2", 2},
	{cpu_tst, "TST.b D3", 2},
	{cpu_tst, "TST.b D4", 2},
	{cpu_tst, "TST.b D5", 2},
	{cpu_tst, "TST.b D6", 2},
	{cpu_tst, "TST.b D7", 2},
	{cpu_tst, "TST.b A0", 2},
	{cpu_tst, "TST.b A1", 2},
	{cpu_tst, "TST.b A2", 2},
	{cpu_tst, "TST.b A3", 2},
	{cpu_tst, "TST.b A4", 2},
	{cpu_tst, "TST.b A5", 2},
	{cpu_tst, "TST.b A6", 2},
	{cpu_tst, "TST.b A7", 2},
	{cpu_tst, "TST.b (A0)", 2},
	{cpu_tst, "TST.b (A1)", 2},
	{cpu_tst, "TST.b (A2)", 2},
	{cpu_tst, "TST.b (A3)", 2},
	{cpu_tst, "TST.b (A4)", 2},
	{cpu_tst, "TST.b (A5)", 2},
	{cpu_tst, "TST.b (A6)", 2},
	{cpu_tst, "TST.b (A7)", 2},
	{cpu_tst, "TST.b (A0)+", 2},
	{cpu_tst, "TST.b (A1)+", 2},
	{cpu_tst, "TST.b (A2)+", 2},
	{cpu_tst, "TST.b (A3)+", 2},
	{cpu_tst, "TST.b (A4)+", 2},
	{cpu_tst, "TST.b (A5)+", 2},
	{cpu_tst, "TST.b (A6)+", 2},
	{cpu_tst, "TST.b (A7)+", 2},
	{cpu_tst, "TST.b -(A0)", 2},
	{cpu_tst, "TST.b -(A1)", 2},
	{cpu_tst, "TST.b -(A2)", 2},
	{cpu_tst, "TST.b -(A3)", 2},
	{cpu_tst, "TST.b -(A4)", 2},
	{cpu_tst, "TST.b -(A5)", 2},
	{cpu_tst, "TST.b -(A6)", 2},
	{cpu_tst, "TST.b -(A7)", 2},
	{cpu_tst, "TST.b (d16, A0)", 4},
	{cpu_tst, "TST.b (d16, A1)", 4},
	{cpu_tst, "TST.b (d16, A2)", 4},
	{cpu_tst, "TST.b (d16, A3)", 4},
	{cpu_tst, "TST.b (d16, A4)", 4},
	{cpu_tst, "TST.b (d16, A5)", 4},
	{cpu_tst, "TST.b (d16, A6)", 4},
	{cpu_tst, "TST.b (d16, A7)", 4},
	{cpu_tst, "TST.b (d8, A0, Xn)", 4},
	{cpu_tst, "TST.b (d8, A1, Xn)", 4},
	{cpu_tst, "TST.b (d8, A2, Xn)", 4},
	{cpu_tst, "TST.b (d8, A3, Xn)", 4},
	{cpu_tst, "TST.b (d8, A4, Xn)", 4},
	{cpu_tst, "TST.b (d8, A5, Xn)", 4},
	{cpu_tst, "TST.b (d8, A6, Xn)", 4},
	{cpu_tst, "TST.b (d8, A7, Xn)", 4},
	{cpu_tst, "TST.b (xxx).W", 4},
	{cpu_tst, "TST.b (xxx).L", 6},
	{cpu_tst, "TST.b (d16, PC)", 4},
	{cpu_tst, "TST.b (d16, PC, Xn)", 4},
	{cpu_tst, "TST.b #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_tst, "TST.w D0", 2},
	{cpu_tst, "TST.w D1", 2},
	{cpu_tst, "TST.w D2", 2},
	{cpu_tst, "TST.w D3", 2},
	{cpu_tst, "TST.w D4", 2},
	{cpu_tst, "TST.w D5", 2},
	{cpu_tst, "TST.w D6", 2},
	{cpu_tst, "TST.w D7", 2},
	{cpu_tst, "TST.w A0", 2},
	{cpu_tst, "TST.w A1", 2},
	{cpu_tst, "TST.w A2", 2},
	{cpu_tst, "TST.w A3", 2},
	{cpu_tst, "TST.w A4", 2},
	{cpu_tst, "TST.w A5", 2},
	{cpu_tst, "TST.w A6", 2},
	{cpu_tst, "TST.w A7", 2},
	{cpu_tst, "TST.w (A0)", 2},
	{cpu_tst, "TST.w (A1)", 2},
	{cpu_tst, "TST.w (A2)", 2},
	{cpu_tst, "TST.w (A3)", 2},
	{cpu_tst, "TST.w (A4)", 2},
	{cpu_tst, "TST.w (A5)", 2},
	{cpu_tst, "TST.w (A6)", 2},
	{cpu_tst, "TST.w (A7)", 2},
	{cpu_tst, "TST.w (A0)+", 2},
	{cpu_tst, "TST.w (A1)+", 2},
	{cpu_tst, "TST.w (A2)+", 2},
	{cpu_tst, "TST.w (A3)+", 2},
	{cpu_tst, "TST.w (A4)+", 2},
	{cpu_tst, "TST.w (A5)+", 2},
	{cpu_tst, "TST.w (A6)+", 2},
	{cpu_tst, "TST.w (A7)+", 2},
	{cpu_tst, "TST.w -(A0)", 2},
	{cpu_tst, "TST.w -(A1)", 2},
	{cpu_tst, "TST.w -(A2)", 2},
	{cpu_tst, "TST.w -(A3)", 2},
	{cpu_tst, "TST.w -(A4)", 2},
	{cpu_tst, "TST.w -(A5)", 2},
	{cpu_tst, "TST.w -(A6)", 2},
	{cpu_tst, "TST.w -(A7)", 2},
	{cpu_tst, "TST.w (d16, A0)", 4},
	{cpu_tst, "TST.w (d16, A1)", 4},
	{cpu_tst, "TST.w (d16, A2)", 4},
	{cpu_tst, "TST.w (d16, A3)", 4},
	{cpu_tst, "TST.w (d16, A4)", 4},
	{cpu_tst, "TST.w (d16, A5)", 4},
	{cpu_tst, "TST.w (d16, A6)", 4},
	{cpu_tst, "TST.w (d16, A7)", 4},
	{cpu_tst, "TST.w (d8, A0, Xn)", 4},
	{cpu_tst, "TST.w (d8, A1, Xn)", 4},
	{cpu_tst, "TST.w (d8, A2, Xn)", 4},
	{cpu_tst, "TST.w (d8, A3, Xn)", 4},
	{cpu_tst, "TST.w (d8, A4, Xn)", 4},
	{cpu_tst, "TST.w (d8, A5, Xn)", 4},
	{cpu_tst, "TST.w (d8, A6, Xn)", 4},
	{cpu_tst, "TST.w (d8, A7, Xn)", 4},
	{cpu_tst, "TST.w (xxx).W", 4},
	{cpu_tst, "TST.w (xxx).L", 6},
	{cpu_tst, "TST.w (d16, PC)", 4},
	{cpu_tst, "TST.w (d16, PC, Xn)", 4},
	{cpu_tst, "TST.w #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_tst, "TST.l D0", 2},
	{cpu_tst, "TST.l D1", 2},
	{cpu_tst, "TST.l D2", 2},
	{cpu_tst, "TST.l D3", 2},
	{cpu_tst, "TST.l D4", 2},
	{cpu_tst, "TST.l D5", 2},
	{cpu_tst, "TST.l D6", 2},
	{cpu_tst, "TST.l D7", 2},
	{cpu_tst, "TST.l A0", 2},
	{cpu_tst, "TST.l A1", 2},
	{cpu_tst, "TST.l A2", 2},
	{cpu_tst, "TST.l A3", 2},
	{cpu_tst, "TST.l A4", 2},
	{cpu_tst, "TST.l A5", 2},
	{cpu_tst, "TST.l A6", 2},
	{cpu_tst, "TST.l A7", 2},
	{cpu_tst, "TST.l (A0)", 2},
	{cpu_tst, "TST.l (A1)", 2},
	{cpu_tst, "TST.l (A2)", 2},
	{cpu_tst, "TST.l (A3)", 2},
	{cpu_tst, "TST.l (A4)", 2},
	{cpu_tst, "TST.l (A5)", 2},
	{cpu_tst, "TST.l (A6)", 2},
	{cpu_tst, "TST.l (A7)", 2},
	{cpu_tst, "TST.l (A0)+", 2},
	{cpu_tst, "TST.l (A1)+", 2},
	{cpu_tst, "TST.l (A2)+", 2},
	{cpu_tst, "TST.l (A3)+", 2},
	{cpu_tst, "TST.l (A4)+", 2},
	{cpu_tst, "TST.l (A5)+", 2},
	{cpu_tst, "TST.l (A6)+", 2},
	{cpu_tst, "TST.l (A7)+", 2},
	{cpu_tst, "TST.l -(A0)", 2},
	{cpu_tst, "TST.l -(A1)", 2},
	{cpu_tst, "TST.l -(A2)", 2},
	{cpu_tst, "TST.l -(A3)", 2},
	{cpu_tst, "TST.l -(A4)", 2},
	{cpu_tst, "TST.l -(A5)", 2},
	{cpu_tst, "TST.l -(A6)", 2},
	{cpu_tst, "TST.l -(A7)", 2},
	{cpu_tst, "TST.l (d16, A0)", 4},
	{cpu_tst, "TST.l (d16, A1)", 4},
	{cpu_tst, "TST.l (d16, A2)", 4},
	{cpu_tst, "TST.l (d16, A3)", 4},
	{cpu_tst, "TST.l (d16, A4)", 4},
	{cpu_tst, "TST.l (d16, A5)", 4},
	{cpu_tst, "TST.l (d16, A6)", 4},
	{cpu_tst, "TST.l (d16, A7)", 4},
	{cpu_tst, "TST.l (d8, A0, Xn)", 4},
	{cpu_tst, "TST.l (d8, A1, Xn)", 4},
	{cpu_tst, "TST.l (d8, A2, Xn)", 4},
	{cpu_tst, "TST.l (d8, A3, Xn)", 4},
	{cpu_tst, "TST.l (d8, A4, Xn)", 4},
	{cpu_tst, "TST.l (d8, A5, Xn)", 4},
	{cpu_tst, "TST.l (d8, A6, Xn)", 4},
	{cpu_tst, "TST.l (d8, A7, Xn)", 4},
	{cpu_tst, "TST.l (xxx).W", 4},
	{cpu_tst, "TST.l (xxx).L", 6},
	{cpu_tst, "TST.l (d16, PC)", 4},
	{cpu_tst, "TST.l (d16, PC, Xn)", 4},
	{cpu_tst, "TST.l #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_tas, "TAS D0", 2},
	{cpu_tas, "TAS D1", 2},
	{cpu_tas, "TAS D2", 2},
	{cpu_tas, "TAS D3", 2},
	{cpu_tas, "TAS D4", 2},
	{cpu_tas, "TAS D5", 2},
	{cpu_tas, "TAS D6", 2},
	{cpu_tas, "TAS D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_tas, "TAS (A0)", 2},
	{cpu_tas, "TAS (A1)", 2},
	{cpu_tas, "TAS (A2)", 2},
	{cpu_tas, "TAS (A3)", 2},
	{cpu_tas, "TAS (A4)", 2},
	{cpu_tas, "TAS (A5)", 2},
	{cpu_tas, "TAS (A6)", 2},
	{cpu_tas, "TAS (A7)", 2},
	{cpu_tas, "TAS (A0)+", 2},
	{cpu_tas, "TAS (A1)+", 2},
	{cpu_tas, "TAS (A2)+", 2},
	{cpu_tas, "TAS (A3)+", 2},
	{cpu_tas, "TAS (A4)+", 2},
	{cpu_tas, "TAS (A5)+", 2},
	{cpu_tas, "TAS (A6)+", 2},
	{cpu_tas, "TAS (A7)+", 2},
	{cpu_tas, "TAS -(A0)", 2},
	{cpu_tas, "TAS -(A1)", 2},
	{cpu_tas, "TAS -(A2)", 2},
	{cpu_tas, "TAS -(A3)", 2},
	{cpu_tas, "TAS -(A4)", 2},
	{cpu_tas, "TAS -(A5)", 2},
	{cpu_tas, "TAS -(A6)", 2},
	{cpu_tas, "TAS -(A7)", 2},
	{cpu_tas, "TAS (d16, A0)", 4},
	{cpu_tas, "TAS (d16, A1)", 4},
	{cpu_tas, "TAS (d16, A2)", 4},
	{cpu_tas, "TAS (d16, A3)", 4},
	{cpu_tas, "TAS (d16, A4)", 4},
	{cpu_tas, "TAS (d16, A5)", 4},
	{cpu_tas, "TAS (d16, A6)", 4},
	{cpu_tas, "TAS (d16, A7)", 4},
	{cpu_tas, "TAS (d8, A0, Xn)", 4},
	{cpu_tas, "TAS (d8, A1, Xn)", 4},
	{cpu_tas, "TAS (d8, A2, Xn)", 4},
	{cpu_tas, "TAS (d8, A3, Xn)", 4},
	{cpu_tas, "TAS (d8, A4, Xn)", 4},
	{cpu_tas, "TAS (d8, A5, Xn)", 4},
	{cpu_tas, "TAS (d8, A6, Xn)", 4},
	{cpu_tas, "TAS (d8, A7, Xn)", 4},
	{cpu_tas, "TAS (xxx).W", 4},
	{cpu_tas, "TAS (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D5, D0", 2},
	{cpu_chk, "CHK D5, D1", 2},
	{cpu_chk, "CHK D5, D2", 2},
	{cpu_chk, "CHK D5, D3", 2},
	{cpu_chk, "CHK D5, D4", 2},
	{cpu_chk, "CHK D5, D5", 2},
	{cpu_chk, "CHK D5, D6", 2},
	{cpu_chk, "CHK D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D5, (A0)", 2},
	{cpu_chk, "CHK D5, (A1)", 2},
	{cpu_chk, "CHK D5, (A2)", 2},
	{cpu_chk, "CHK D5, (A3)", 2},
	{cpu_chk, "CHK D5, (A4)", 2},
	{cpu_chk, "CHK D5, (A5)", 2},
	{cpu_chk, "CHK D5, (A6)", 2},
	{cpu_chk, "CHK D5, (A7)", 2},
	{cpu_chk, "CHK D5, (A0)+", 2},
	{cpu_chk, "CHK D5, (A1)+", 2},
	{cpu_chk, "CHK D5, (A2)+", 2},
	{cpu_chk, "CHK D5, (A3)+", 2},
	{cpu_chk, "CHK D5, (A4)+", 2},
	{cpu_chk, "CHK D5, (A5)+", 2},
	{cpu_chk, "CHK D5, (A6)+", 2},
	{cpu_chk, "CHK D5, (A7)+", 2},
	{cpu_chk, "CHK D5, -(A0)", 2},
	{cpu_chk, "CHK D5, -(A1)", 2},
	{cpu_chk, "CHK D5, -(A2)", 2},
	{cpu_chk, "CHK D5, -(A3)", 2},
	{cpu_chk, "CHK D5, -(A4)", 2},
	{cpu_chk, "CHK D5, -(A5)", 2},
	{cpu_chk, "CHK D5, -(A6)", 2},
	{cpu_chk, "CHK D5, -(A7)", 2},
	{cpu_chk, "CHK D5, (d16, A0)", 4},
	{cpu_chk, "CHK D5, (d16, A1)", 4},
	{cpu_chk, "CHK D5, (d16, A2)", 4},
	{cpu_chk, "CHK D5, (d16, A3)", 4},
	{cpu_chk, "CHK D5, (d16, A4)", 4},
	{cpu_chk, "CHK D5, (d16, A5)", 4},
	{cpu_chk, "CHK D5, (d16, A6)", 4},
	{cpu_chk, "CHK D5, (d16, A7)", 4},
	{cpu_chk, "CHK D5, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D5, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D5, (xxx).W", 4},
	{cpu_chk, "CHK D5, (xxx).L", 6},
	{cpu_chk, "CHK D5, (d16, PC)", 4},
	{cpu_chk, "CHK D5, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A5, (A0)", 2},
	{cpu_lea, "LEA A5, (A1)", 2},
	{cpu_lea, "LEA A5, (A2)", 2},
	{cpu_lea, "LEA A5, (A3)", 2},
	{cpu_lea, "LEA A5, (A4)", 2},
	{cpu_lea, "LEA A5, (A5)", 2},
	{cpu_lea, "LEA A5, (A6)", 2},
	{cpu_lea, "LEA A5, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A5, (d16, A0)", 4},
	{cpu_lea, "LEA A5, (d16, A1)", 4},
	{cpu_lea, "LEA A5, (d16, A2)", 4},
	{cpu_lea, "LEA A5, (d16, A3)", 4},
	{cpu_lea, "LEA A5, (d16, A4)", 4},
	{cpu_lea, "LEA A5, (d16, A5)", 4},
	{cpu_lea, "LEA A5, (d16, A6)", 4},
	{cpu_lea, "LEA A5, (d16, A7)", 4},
	{cpu_lea, "LEA A5, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A5, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A5, (xxx).W", 4},
	{cpu_lea, "LEA A5, (xxx).L", 6},
	{cpu_lea, "LEA A5, (d16, PC)", 4},
	{cpu_lea, "LEA A5, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "MOVEM.w (A0), #", 2},
	{cpu_movem, "MOVEM.w (A1), #", 2},
	{cpu_movem, "MOVEM.w (A2), #", 2},
	{cpu_movem, "MOVEM.w (A3), #", 2},
	{cpu_movem, "MOVEM.w (A4), #", 2},
	{cpu_movem, "MOVEM.w (A5), #", 2},
	{cpu_movem, "MOVEM.w (A6), #", 2},
	{cpu_movem, "MOVEM.w (A7), #", 2},
	{cpu_movem, "MOVEM.w (A0)+, #", 2},
	{cpu_movem, "MOVEM.w (A1)+, #", 2},
	{cpu_movem, "MOVEM.w (A2)+, #", 2},
	{cpu_movem, "MOVEM.w (A3)+, #", 2},
	{cpu_movem, "MOVEM.w (A4)+, #", 2},
	{cpu_movem, "MOVEM.w (A5)+, #", 2},
	{cpu_movem, "MOVEM.w (A6)+, #", 2},
	{cpu_movem, "MOVEM.w (A7)+, #", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "MOVEM.w (d16, A0), #", 4},
	{cpu_movem, "MOVEM.w (d16, A1), #", 4},
	{cpu_movem, "MOVEM.w (d16, A2), #", 4},
	{cpu_movem, "MOVEM.w (d16, A3), #", 4},
	{cpu_movem, "MOVEM.w (d16, A4), #", 4},
	{cpu_movem, "MOVEM.w (d16, A5), #", 4},
	{cpu_movem, "MOVEM.w (d16, A6), #", 4},
	{cpu_movem, "MOVEM.w (d16, A7), #", 4},
	{cpu_movem, "MOVEM.w (d8, A0, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A1, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A2, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A3, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A4, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A5, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A6, Xn), #", 4},
	{cpu_movem, "MOVEM.w (d8, A7, Xn), #", 4},
	{cpu_movem, "MOVEM.w (xxx).W, #", 4},
	{cpu_movem, "MOVEM.w (xxx).L, #", 6},
	{cpu_movem, "MOVEM.w (d16, PC), #", 4},
	{cpu_movem, "MOVEM.w (d16, PC, Xn), #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "MOVEM.l (A0), #", 2},
	{cpu_movem, "MOVEM.l (A1), #", 2},
	{cpu_movem, "MOVEM.l (A2), #", 2},
	{cpu_movem, "MOVEM.l (A3), #", 2},
	{cpu_movem, "MOVEM.l (A4), #", 2},
	{cpu_movem, "MOVEM.l (A5), #", 2},
	{cpu_movem, "MOVEM.l (A6), #", 2},
	{cpu_movem, "MOVEM.l (A7), #", 2},
	{cpu_movem, "MOVEM.l (A0)+, #", 2},
	{cpu_movem, "MOVEM.l (A1)+, #", 2},
	{cpu_movem, "MOVEM.l (A2)+, #", 2},
	{cpu_movem, "MOVEM.l (A3)+, #", 2},
	{cpu_movem, "MOVEM.l (A4)+, #", 2},
	{cpu_movem, "MOVEM.l (A5)+, #", 2},
	{cpu_movem, "MOVEM.l (A6)+, #", 2},
	{cpu_movem, "MOVEM.l (A7)+, #", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_movem, "MOVEM.l (d16, A0), #", 4},
	{cpu_movem, "MOVEM.l (d16, A1), #", 4},
	{cpu_movem, "MOVEM.l (d16, A2), #", 4},
	{cpu_movem, "MOVEM.l (d16, A3), #", 4},
	{cpu_movem, "MOVEM.l (d16, A4), #", 4},
	{cpu_movem, "MOVEM.l (d16, A5), #", 4},
	{cpu_movem, "MOVEM.l (d16, A6), #", 4},
	{cpu_movem, "MOVEM.l (d16, A7), #", 4},
	{cpu_movem, "MOVEM.l (d8, A0, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A1, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A2, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A3, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A4, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A5, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A6, Xn), #", 4},
	{cpu_movem, "MOVEM.l (d8, A7, Xn), #", 4},
	{cpu_movem, "MOVEM.l (xxx).W, #", 4},
	{cpu_movem, "MOVEM.l (xxx).L, #", 6},
	{cpu_movem, "MOVEM.l (d16, PC), #", 4},
	{cpu_movem, "MOVEM.l (d16, PC, Xn), #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D6, D0", 2},
	{cpu_chk, "CHK D6, D1", 2},
	{cpu_chk, "CHK D6, D2", 2},
	{cpu_chk, "CHK D6, D3", 2},
	{cpu_chk, "CHK D6, D4", 2},
	{cpu_chk, "CHK D6, D5", 2},
	{cpu_chk, "CHK D6, D6", 2},
	{cpu_chk, "CHK D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D6, (A0)", 2},
	{cpu_chk, "CHK D6, (A1)", 2},
	{cpu_chk, "CHK D6, (A2)", 2},
	{cpu_chk, "CHK D6, (A3)", 2},
	{cpu_chk, "CHK D6, (A4)", 2},
	{cpu_chk, "CHK D6, (A5)", 2},
	{cpu_chk, "CHK D6, (A6)", 2},
	{cpu_chk, "CHK D6, (A7)", 2},
	{cpu_chk, "CHK D6, (A0)+", 2},
	{cpu_chk, "CHK D6, (A1)+", 2},
	{cpu_chk, "CHK D6, (A2)+", 2},
	{cpu_chk, "CHK D6, (A3)+", 2},
	{cpu_chk, "CHK D6, (A4)+", 2},
	{cpu_chk, "CHK D6, (A5)+", 2},
	{cpu_chk, "CHK D6, (A6)+", 2},
	{cpu_chk, "CHK D6, (A7)+", 2},
	{cpu_chk, "CHK D6, -(A0)", 2},
	{cpu_chk, "CHK D6, -(A1)", 2},
	{cpu_chk, "CHK D6, -(A2)", 2},
	{cpu_chk, "CHK D6, -(A3)", 2},
	{cpu_chk, "CHK D6, -(A4)", 2},
	{cpu_chk, "CHK D6, -(A5)", 2},
	{cpu_chk, "CHK D6, -(A6)", 2},
	{cpu_chk, "CHK D6, -(A7)", 2},
	{cpu_chk, "CHK D6, (d16, A0)", 4},
	{cpu_chk, "CHK D6, (d16, A1)", 4},
	{cpu_chk, "CHK D6, (d16, A2)", 4},
	{cpu_chk, "CHK D6, (d16, A3)", 4},
	{cpu_chk, "CHK D6, (d16, A4)", 4},
	{cpu_chk, "CHK D6, (d16, A5)", 4},
	{cpu_chk, "CHK D6, (d16, A6)", 4},
	{cpu_chk, "CHK D6, (d16, A7)", 4},
	{cpu_chk, "CHK D6, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D6, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D6, (xxx).W", 4},
	{cpu_chk, "CHK D6, (xxx).L", 6},
	{cpu_chk, "CHK D6, (d16, PC)", 4},
	{cpu_chk, "CHK D6, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A6, (A0)", 2},
	{cpu_lea, "LEA A6, (A1)", 2},
	{cpu_lea, "LEA A6, (A2)", 2},
	{cpu_lea, "LEA A6, (A3)", 2},
	{cpu_lea, "LEA A6, (A4)", 2},
	{cpu_lea, "LEA A6, (A5)", 2},
	{cpu_lea, "LEA A6, (A6)", 2},
	{cpu_lea, "LEA A6, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A6, (d16, A0)", 4},
	{cpu_lea, "LEA A6, (d16, A1)", 4},
	{cpu_lea, "LEA A6, (d16, A2)", 4},
	{cpu_lea, "LEA A6, (d16, A3)", 4},
	{cpu_lea, "LEA A6, (d16, A4)", 4},
	{cpu_lea, "LEA A6, (d16, A5)", 4},
	{cpu_lea, "LEA A6, (d16, A6)", 4},
	{cpu_lea, "LEA A6, (d16, A7)", 4},
	{cpu_lea, "LEA A6, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A6, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A6, (xxx).W", 4},
	{cpu_lea, "LEA A6, (xxx).L", 6},
	{cpu_lea, "LEA A6, (d16, PC)", 4},
	{cpu_lea, "LEA A6, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_trap, "TRAP 0", 0},
	{cpu_trap, "TRAP 1", 0},
	{cpu_trap, "TRAP 2", 0},
	{cpu_trap, "TRAP 3", 0},
	{cpu_trap, "TRAP 4", 0},
	{cpu_trap, "TRAP 5", 0},
	{cpu_trap, "TRAP 6", 0},
	{cpu_trap, "TRAP 7", 0},
	{cpu_trap, "TRAP 8", 0},
	{cpu_trap, "TRAP 9", 0},
	{cpu_trap, "TRAP 10", 0},
	{cpu_trap, "TRAP 11", 0},
	{cpu_trap, "TRAP 12", 0},
	{cpu_trap, "TRAP 13", 0},
	{cpu_trap, "TRAP 14", 0},
	{cpu_trap, "TRAP 15", 0},
	{cpu_link, "LINK A0", 0},
	{cpu_link, "LINK A1", 0},
	{cpu_link, "LINK A2", 0},
	{cpu_link, "LINK A3", 0},
	{cpu_link, "LINK A4", 0},
	{cpu_link, "LINK A5", 0},
	{cpu_link, "LINK A6", 0},
	{cpu_link, "LINK A7", 0},
	{cpu_unlk, "UNLK A0", 0},
	{cpu_unlk, "UNLK A1", 0},
	{cpu_unlk, "UNLK A2", 0},
	{cpu_unlk, "UNLK A3", 0},
	{cpu_unlk, "UNLK A4", 0},
	{cpu_unlk, "UNLK A5", 0},
	{cpu_unlk, "UNLK A6", 0},
	{cpu_unlk, "UNLK A7", 0},
	{cpu_move_usp, "MOVE USP A0", 0},
	{cpu_move_usp, "MOVE USP A1", 0},
	{cpu_move_usp, "MOVE USP A2", 0},
	{cpu_move_usp, "MOVE USP A3", 0},
	{cpu_move_usp, "MOVE USP A4", 0},
	{cpu_move_usp, "MOVE USP A5", 0},
	{cpu_move_usp, "MOVE USP A6", 0},
	{cpu_move_usp, "MOVE USP A7", 0},
	{cpu_move_usp, "MOVE USP A0", 0},
	{cpu_move_usp, "MOVE USP A1", 0},
	{cpu_move_usp, "MOVE USP A2", 0},
	{cpu_move_usp, "MOVE USP A3", 0},
	{cpu_move_usp, "MOVE USP A4", 0},
	{cpu_move_usp, "MOVE USP A5", 0},
	{cpu_move_usp, "MOVE USP A6", 0},
	{cpu_move_usp, "MOVE USP A7", 0},
	{cpu_reset, "RESET", 0},
	{cpu_nop, "NOP", 0},
	{cpu_stop, "STOP", 0},
	{cpu_rte, "RTE", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_rts, "RTS", 0},
	{cpu_trapv, "TRAPV", 0},
	{cpu_rtr, "RTR", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_jsr, "JSR (A0)", 2},
	{cpu_jsr, "JSR (A1)", 2},
	{cpu_jsr, "JSR (A2)", 2},
	{cpu_jsr, "JSR (A3)", 2},
	{cpu_jsr, "JSR (A4)", 2},
	{cpu_jsr, "JSR (A5)", 2},
	{cpu_jsr, "JSR (A6)", 2},
	{cpu_jsr, "JSR (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_jsr, "JSR (d16, A0)", 4},
	{cpu_jsr, "JSR (d16, A1)", 4},
	{cpu_jsr, "JSR (d16, A2)", 4},
	{cpu_jsr, "JSR (d16, A3)", 4},
	{cpu_jsr, "JSR (d16, A4)", 4},
	{cpu_jsr, "JSR (d16, A5)", 4},
	{cpu_jsr, "JSR (d16, A6)", 4},
	{cpu_jsr, "JSR (d16, A7)", 4},
	{cpu_jsr, "JSR (d8, A0, Xn)", 4},
	{cpu_jsr, "JSR (d8, A1, Xn)", 4},
	{cpu_jsr, "JSR (d8, A2, Xn)", 4},
	{cpu_jsr, "JSR (d8, A3, Xn)", 4},
	{cpu_jsr, "JSR (d8, A4, Xn)", 4},
	{cpu_jsr, "JSR (d8, A5, Xn)", 4},
	{cpu_jsr, "JSR (d8, A6, Xn)", 4},
	{cpu_jsr, "JSR (d8, A7, Xn)", 4},
	{cpu_jsr, "JSR (xxx).W", 4},
	{cpu_jsr, "JSR (xxx).L", 6},
	{cpu_jsr, "JSR (d16, PC)", 4},
	{cpu_jsr, "JSR (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_jmp, "JMP (A0)", 2},
	{cpu_jmp, "JMP (A1)", 2},
	{cpu_jmp, "JMP (A2)", 2},
	{cpu_jmp, "JMP (A3)", 2},
	{cpu_jmp, "JMP (A4)", 2},
	{cpu_jmp, "JMP (A5)", 2},
	{cpu_jmp, "JMP (A6)", 2},
	{cpu_jmp, "JMP (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_jmp, "JMP (d16, A0)", 4},
	{cpu_jmp, "JMP (d16, A1)", 4},
	{cpu_jmp, "JMP (d16, A2)", 4},
	{cpu_jmp, "JMP (d16, A3)", 4},
	{cpu_jmp, "JMP (d16, A4)", 4},
	{cpu_jmp, "JMP (d16, A5)", 4},
	{cpu_jmp, "JMP (d16, A6)", 4},
	{cpu_jmp, "JMP (d16, A7)", 4},
	{cpu_jmp, "JMP (d8, A0, Xn)", 4},
	{cpu_jmp, "JMP (d8, A1, Xn)", 4},
	{cpu_jmp, "JMP (d8, A2, Xn)", 4},
	{cpu_jmp, "JMP (d8, A3, Xn)", 4},
	{cpu_jmp, "JMP (d8, A4, Xn)", 4},
	{cpu_jmp, "JMP (d8, A5, Xn)", 4},
	{cpu_jmp, "JMP (d8, A6, Xn)", 4},
	{cpu_jmp, "JMP (d8, A7, Xn)", 4},
	{cpu_jmp, "JMP (xxx).W", 4},
	{cpu_jmp, "JMP (xxx).L", 6},
	{cpu_jmp, "JMP (d16, PC)", 4},
	{cpu_jmp, "JMP (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D7, D0", 2},
	{cpu_chk, "CHK D7, D1", 2},
	{cpu_chk, "CHK D7, D2", 2},
	{cpu_chk, "CHK D7, D3", 2},
	{cpu_chk, "CHK D7, D4", 2},
	{cpu_chk, "CHK D7, D5", 2},
	{cpu_chk, "CHK D7, D6", 2},
	{cpu_chk, "CHK D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_chk, "CHK D7, (A0)", 2},
	{cpu_chk, "CHK D7, (A1)", 2},
	{cpu_chk, "CHK D7, (A2)", 2},
	{cpu_chk, "CHK D7, (A3)", 2},
	{cpu_chk, "CHK D7, (A4)", 2},
	{cpu_chk, "CHK D7, (A5)", 2},
	{cpu_chk, "CHK D7, (A6)", 2},
	{cpu_chk, "CHK D7, (A7)", 2},
	{cpu_chk, "CHK D7, (A0)+", 2},
	{cpu_chk, "CHK D7, (A1)+", 2},
	{cpu_chk, "CHK D7, (A2)+", 2},
	{cpu_chk, "CHK D7, (A3)+", 2},
	{cpu_chk, "CHK D7, (A4)+", 2},
	{cpu_chk, "CHK D7, (A5)+", 2},
	{cpu_chk, "CHK D7, (A6)+", 2},
	{cpu_chk, "CHK D7, (A7)+", 2},
	{cpu_chk, "CHK D7, -(A0)", 2},
	{cpu_chk, "CHK D7, -(A1)", 2},
	{cpu_chk, "CHK D7, -(A2)", 2},
	{cpu_chk, "CHK D7, -(A3)", 2},
	{cpu_chk, "CHK D7, -(A4)", 2},
	{cpu_chk, "CHK D7, -(A5)", 2},
	{cpu_chk, "CHK D7, -(A6)", 2},
	{cpu_chk, "CHK D7, -(A7)", 2},
	{cpu_chk, "CHK D7, (d16, A0)", 4},
	{cpu_chk, "CHK D7, (d16, A1)", 4},
	{cpu_chk, "CHK D7, (d16, A2)", 4},
	{cpu_chk, "CHK D7, (d16, A3)", 4},
	{cpu_chk, "CHK D7, (d16, A4)", 4},
	{cpu_chk, "CHK D7, (d16, A5)", 4},
	{cpu_chk, "CHK D7, (d16, A6)", 4},
	{cpu_chk, "CHK D7, (d16, A7)", 4},
	{cpu_chk, "CHK D7, (d8, A0, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A1, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A2, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A3, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A4, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A5, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A6, Xn)", 4},
	{cpu_chk, "CHK D7, (d8, A7, Xn)", 4},
	{cpu_chk, "CHK D7, (xxx).W", 4},
	{cpu_chk, "CHK D7, (xxx).L", 6},
	{cpu_chk, "CHK D7, (d16, PC)", 4},
	{cpu_chk, "CHK D7, (d16, PC, Xn)", 4},
	{cpu_chk, "CHK D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A7, (A0)", 2},
	{cpu_lea, "LEA A7, (A1)", 2},
	{cpu_lea, "LEA A7, (A2)", 2},
	{cpu_lea, "LEA A7, (A3)", 2},
	{cpu_lea, "LEA A7, (A4)", 2},
	{cpu_lea, "LEA A7, (A5)", 2},
	{cpu_lea, "LEA A7, (A6)", 2},
	{cpu_lea, "LEA A7, (A7)", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lea, "LEA A7, (d16, A0)", 4},
	{cpu_lea, "LEA A7, (d16, A1)", 4},
	{cpu_lea, "LEA A7, (d16, A2)", 4},
	{cpu_lea, "LEA A7, (d16, A3)", 4},
	{cpu_lea, "LEA A7, (d16, A4)", 4},
	{cpu_lea, "LEA A7, (d16, A5)", 4},
	{cpu_lea, "LEA A7, (d16, A6)", 4},
	{cpu_lea, "LEA A7, (d16, A7)", 4},
	{cpu_lea, "LEA A7, (d8, A0, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A1, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A2, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A3, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A4, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A5, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A6, Xn)", 4},
	{cpu_lea, "LEA A7, (d8, A7, Xn)", 4},
	{cpu_lea, "LEA A7, (xxx).W", 4},
	{cpu_lea, "LEA A7, (xxx).L", 6},
	{cpu_lea, "LEA A7, (d16, PC)", 4},
	{cpu_lea, "LEA A7, (d16, PC, Xn)", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 0, D0", 2},
	{cpu_addq, "ADDQ.b 0, D1", 2},
	{cpu_addq, "ADDQ.b 0, D2", 2},
	{cpu_addq, "ADDQ.b 0, D3", 2},
	{cpu_addq, "ADDQ.b 0, D4", 2},
	{cpu_addq, "ADDQ.b 0, D5", 2},
	{cpu_addq, "ADDQ.b 0, D6", 2},
	{cpu_addq, "ADDQ.b 0, D7", 2},
	{cpu_addq, "ADDQ.b 0, A0", 2},
	{cpu_addq, "ADDQ.b 0, A1", 2},
	{cpu_addq, "ADDQ.b 0, A2", 2},
	{cpu_addq, "ADDQ.b 0, A3", 2},
	{cpu_addq, "ADDQ.b 0, A4", 2},
	{cpu_addq, "ADDQ.b 0, A5", 2},
	{cpu_addq, "ADDQ.b 0, A6", 2},
	{cpu_addq, "ADDQ.b 0, A7", 2},
	{cpu_addq, "ADDQ.b 0, (A0)", 2},
	{cpu_addq, "ADDQ.b 0, (A1)", 2},
	{cpu_addq, "ADDQ.b 0, (A2)", 2},
	{cpu_addq, "ADDQ.b 0, (A3)", 2},
	{cpu_addq, "ADDQ.b 0, (A4)", 2},
	{cpu_addq, "ADDQ.b 0, (A5)", 2},
	{cpu_addq, "ADDQ.b 0, (A6)", 2},
	{cpu_addq, "ADDQ.b 0, (A7)", 2},
	{cpu_addq, "ADDQ.b 0, (A0)+", 2},
	{cpu_addq, "ADDQ.b 0, (A1)+", 2},
	{cpu_addq, "ADDQ.b 0, (A2)+", 2},
	{cpu_addq, "ADDQ.b 0, (A3)+", 2},
	{cpu_addq, "ADDQ.b 0, (A4)+", 2},
	{cpu_addq, "ADDQ.b 0, (A5)+", 2},
	{cpu_addq, "ADDQ.b 0, (A6)+", 2},
	{cpu_addq, "ADDQ.b 0, (A7)+", 2},
	{cpu_addq, "ADDQ.b 0, -(A0)", 2},
	{cpu_addq, "ADDQ.b 0, -(A1)", 2},
	{cpu_addq, "ADDQ.b 0, -(A2)", 2},
	{cpu_addq, "ADDQ.b 0, -(A3)", 2},
	{cpu_addq, "ADDQ.b 0, -(A4)", 2},
	{cpu_addq, "ADDQ.b 0, -(A5)", 2},
	{cpu_addq, "ADDQ.b 0, -(A6)", 2},
	{cpu_addq, "ADDQ.b 0, -(A7)", 2},
	{cpu_addq, "ADDQ.b 0, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 0, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 0, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 0, D0", 2},
	{cpu_addq, "ADDQ.w 0, D1", 2},
	{cpu_addq, "ADDQ.w 0, D2", 2},
	{cpu_addq, "ADDQ.w 0, D3", 2},
	{cpu_addq, "ADDQ.w 0, D4", 2},
	{cpu_addq, "ADDQ.w 0, D5", 2},
	{cpu_addq, "ADDQ.w 0, D6", 2},
	{cpu_addq, "ADDQ.w 0, D7", 2},
	{cpu_addq, "ADDQ.w 0, A0", 2},
	{cpu_addq, "ADDQ.w 0, A1", 2},
	{cpu_addq, "ADDQ.w 0, A2", 2},
	{cpu_addq, "ADDQ.w 0, A3", 2},
	{cpu_addq, "ADDQ.w 0, A4", 2},
	{cpu_addq, "ADDQ.w 0, A5", 2},
	{cpu_addq, "ADDQ.w 0, A6", 2},
	{cpu_addq, "ADDQ.w 0, A7", 2},
	{cpu_addq, "ADDQ.w 0, (A0)", 2},
	{cpu_addq, "ADDQ.w 0, (A1)", 2},
	{cpu_addq, "ADDQ.w 0, (A2)", 2},
	{cpu_addq, "ADDQ.w 0, (A3)", 2},
	{cpu_addq, "ADDQ.w 0, (A4)", 2},
	{cpu_addq, "ADDQ.w 0, (A5)", 2},
	{cpu_addq, "ADDQ.w 0, (A6)", 2},
	{cpu_addq, "ADDQ.w 0, (A7)", 2},
	{cpu_addq, "ADDQ.w 0, (A0)+", 2},
	{cpu_addq, "ADDQ.w 0, (A1)+", 2},
	{cpu_addq, "ADDQ.w 0, (A2)+", 2},
	{cpu_addq, "ADDQ.w 0, (A3)+", 2},
	{cpu_addq, "ADDQ.w 0, (A4)+", 2},
	{cpu_addq, "ADDQ.w 0, (A5)+", 2},
	{cpu_addq, "ADDQ.w 0, (A6)+", 2},
	{cpu_addq, "ADDQ.w 0, (A7)+", 2},
	{cpu_addq, "ADDQ.w 0, -(A0)", 2},
	{cpu_addq, "ADDQ.w 0, -(A1)", 2},
	{cpu_addq, "ADDQ.w 0, -(A2)", 2},
	{cpu_addq, "ADDQ.w 0, -(A3)", 2},
	{cpu_addq, "ADDQ.w 0, -(A4)", 2},
	{cpu_addq, "ADDQ.w 0, -(A5)", 2},
	{cpu_addq, "ADDQ.w 0, -(A6)", 2},
	{cpu_addq, "ADDQ.w 0, -(A7)", 2},
	{cpu_addq, "ADDQ.w 0, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 0, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 0, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 0, D0", 2},
	{cpu_addq, "ADDQ.l 0, D1", 2},
	{cpu_addq, "ADDQ.l 0, D2", 2},
	{cpu_addq, "ADDQ.l 0, D3", 2},
	{cpu_addq, "ADDQ.l 0, D4", 2},
	{cpu_addq, "ADDQ.l 0, D5", 2},
	{cpu_addq, "ADDQ.l 0, D6", 2},
	{cpu_addq, "ADDQ.l 0, D7", 2},
	{cpu_addq, "ADDQ.l 0, A0", 2},
	{cpu_addq, "ADDQ.l 0, A1", 2},
	{cpu_addq, "ADDQ.l 0, A2", 2},
	{cpu_addq, "ADDQ.l 0, A3", 2},
	{cpu_addq, "ADDQ.l 0, A4", 2},
	{cpu_addq, "ADDQ.l 0, A5", 2},
	{cpu_addq, "ADDQ.l 0, A6", 2},
	{cpu_addq, "ADDQ.l 0, A7", 2},
	{cpu_addq, "ADDQ.l 0, (A0)", 2},
	{cpu_addq, "ADDQ.l 0, (A1)", 2},
	{cpu_addq, "ADDQ.l 0, (A2)", 2},
	{cpu_addq, "ADDQ.l 0, (A3)", 2},
	{cpu_addq, "ADDQ.l 0, (A4)", 2},
	{cpu_addq, "ADDQ.l 0, (A5)", 2},
	{cpu_addq, "ADDQ.l 0, (A6)", 2},
	{cpu_addq, "ADDQ.l 0, (A7)", 2},
	{cpu_addq, "ADDQ.l 0, (A0)+", 2},
	{cpu_addq, "ADDQ.l 0, (A1)+", 2},
	{cpu_addq, "ADDQ.l 0, (A2)+", 2},
	{cpu_addq, "ADDQ.l 0, (A3)+", 2},
	{cpu_addq, "ADDQ.l 0, (A4)+", 2},
	{cpu_addq, "ADDQ.l 0, (A5)+", 2},
	{cpu_addq, "ADDQ.l 0, (A6)+", 2},
	{cpu_addq, "ADDQ.l 0, (A7)+", 2},
	{cpu_addq, "ADDQ.l 0, -(A0)", 2},
	{cpu_addq, "ADDQ.l 0, -(A1)", 2},
	{cpu_addq, "ADDQ.l 0, -(A2)", 2},
	{cpu_addq, "ADDQ.l 0, -(A3)", 2},
	{cpu_addq, "ADDQ.l 0, -(A4)", 2},
	{cpu_addq, "ADDQ.l 0, -(A5)", 2},
	{cpu_addq, "ADDQ.l 0, -(A6)", 2},
	{cpu_addq, "ADDQ.l 0, -(A7)", 2},
	{cpu_addq, "ADDQ.l 0, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 0, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 0, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc T D0", 2},
	{cpu_scc, "Scc T D1", 2},
	{cpu_scc, "Scc T D2", 2},
	{cpu_scc, "Scc T D3", 2},
	{cpu_scc, "Scc T D4", 2},
	{cpu_scc, "Scc T D5", 2},
	{cpu_scc, "Scc T D6", 2},
	{cpu_scc, "Scc T D7", 2},
	{cpu_dbcc, "DBcc T D0, #", 0},
	{cpu_dbcc, "DBcc T D1, #", 0},
	{cpu_dbcc, "DBcc T D2, #", 0},
	{cpu_dbcc, "DBcc T D3, #", 0},
	{cpu_dbcc, "DBcc T D4, #", 0},
	{cpu_dbcc, "DBcc T D5, #", 0},
	{cpu_dbcc, "DBcc T D6, #", 0},
	{cpu_dbcc, "DBcc T D7, #", 0},
	{cpu_scc, "Scc T (A0)", 2},
	{cpu_scc, "Scc T (A1)", 2},
	{cpu_scc, "Scc T (A2)", 2},
	{cpu_scc, "Scc T (A3)", 2},
	{cpu_scc, "Scc T (A4)", 2},
	{cpu_scc, "Scc T (A5)", 2},
	{cpu_scc, "Scc T (A6)", 2},
	{cpu_scc, "Scc T (A7)", 2},
	{cpu_scc, "Scc T (A0)+", 2},
	{cpu_scc, "Scc T (A1)+", 2},
	{cpu_scc, "Scc T (A2)+", 2},
	{cpu_scc, "Scc T (A3)+", 2},
	{cpu_scc, "Scc T (A4)+", 2},
	{cpu_scc, "Scc T (A5)+", 2},
	{cpu_scc, "Scc T (A6)+", 2},
	{cpu_scc, "Scc T (A7)+", 2},
	{cpu_scc, "Scc T -(A0)", 2},
	{cpu_scc, "Scc T -(A1)", 2},
	{cpu_scc, "Scc T -(A2)", 2},
	{cpu_scc, "Scc T -(A3)", 2},
	{cpu_scc, "Scc T -(A4)", 2},
	{cpu_scc, "Scc T -(A5)", 2},
	{cpu_scc, "Scc T -(A6)", 2},
	{cpu_scc, "Scc T -(A7)", 2},
	{cpu_scc, "Scc T (d16, A0)", 4},
	{cpu_scc, "Scc T (d16, A1)", 4},
	{cpu_scc, "Scc T (d16, A2)", 4},
	{cpu_scc, "Scc T (d16, A3)", 4},
	{cpu_scc, "Scc T (d16, A4)", 4},
	{cpu_scc, "Scc T (d16, A5)", 4},
	{cpu_scc, "Scc T (d16, A6)", 4},
	{cpu_scc, "Scc T (d16, A7)", 4},
	{cpu_scc, "Scc T (d8, A0, Xn)", 4},
	{cpu_scc, "Scc T (d8, A1, Xn)", 4},
	{cpu_scc, "Scc T (d8, A2, Xn)", 4},
	{cpu_scc, "Scc T (d8, A3, Xn)", 4},
	{cpu_scc, "Scc T (d8, A4, Xn)", 4},
	{cpu_scc, "Scc T (d8, A5, Xn)", 4},
	{cpu_scc, "Scc T (d8, A6, Xn)", 4},
	{cpu_scc, "Scc T (d8, A7, Xn)", 4},
	{cpu_scc, "Scc T (xxx).W", 4},
	{cpu_scc, "Scc T (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 0, D0", 2},
	{cpu_subq, "SUBQ.b 0, D1", 2},
	{cpu_subq, "SUBQ.b 0, D2", 2},
	{cpu_subq, "SUBQ.b 0, D3", 2},
	{cpu_subq, "SUBQ.b 0, D4", 2},
	{cpu_subq, "SUBQ.b 0, D5", 2},
	{cpu_subq, "SUBQ.b 0, D6", 2},
	{cpu_subq, "SUBQ.b 0, D7", 2},
	{cpu_subq, "SUBQ.b 0, A0", 2},
	{cpu_subq, "SUBQ.b 0, A1", 2},
	{cpu_subq, "SUBQ.b 0, A2", 2},
	{cpu_subq, "SUBQ.b 0, A3", 2},
	{cpu_subq, "SUBQ.b 0, A4", 2},
	{cpu_subq, "SUBQ.b 0, A5", 2},
	{cpu_subq, "SUBQ.b 0, A6", 2},
	{cpu_subq, "SUBQ.b 0, A7", 2},
	{cpu_subq, "SUBQ.b 0, (A0)", 2},
	{cpu_subq, "SUBQ.b 0, (A1)", 2},
	{cpu_subq, "SUBQ.b 0, (A2)", 2},
	{cpu_subq, "SUBQ.b 0, (A3)", 2},
	{cpu_subq, "SUBQ.b 0, (A4)", 2},
	{cpu_subq, "SUBQ.b 0, (A5)", 2},
	{cpu_subq, "SUBQ.b 0, (A6)", 2},
	{cpu_subq, "SUBQ.b 0, (A7)", 2},
	{cpu_subq, "SUBQ.b 0, (A0)+", 2},
	{cpu_subq, "SUBQ.b 0, (A1)+", 2},
	{cpu_subq, "SUBQ.b 0, (A2)+", 2},
	{cpu_subq, "SUBQ.b 0, (A3)+", 2},
	{cpu_subq, "SUBQ.b 0, (A4)+", 2},
	{cpu_subq, "SUBQ.b 0, (A5)+", 2},
	{cpu_subq, "SUBQ.b 0, (A6)+", 2},
	{cpu_subq, "SUBQ.b 0, (A7)+", 2},
	{cpu_subq, "SUBQ.b 0, -(A0)", 2},
	{cpu_subq, "SUBQ.b 0, -(A1)", 2},
	{cpu_subq, "SUBQ.b 0, -(A2)", 2},
	{cpu_subq, "SUBQ.b 0, -(A3)", 2},
	{cpu_subq, "SUBQ.b 0, -(A4)", 2},
	{cpu_subq, "SUBQ.b 0, -(A5)", 2},
	{cpu_subq, "SUBQ.b 0, -(A6)", 2},
	{cpu_subq, "SUBQ.b 0, -(A7)", 2},
	{cpu_subq, "SUBQ.b 0, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 0, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 0, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 0, D0", 2},
	{cpu_subq, "SUBQ.w 0, D1", 2},
	{cpu_subq, "SUBQ.w 0, D2", 2},
	{cpu_subq, "SUBQ.w 0, D3", 2},
	{cpu_subq, "SUBQ.w 0, D4", 2},
	{cpu_subq, "SUBQ.w 0, D5", 2},
	{cpu_subq, "SUBQ.w 0, D6", 2},
	{cpu_subq, "SUBQ.w 0, D7", 2},
	{cpu_subq, "SUBQ.w 0, A0", 2},
	{cpu_subq, "SUBQ.w 0, A1", 2},
	{cpu_subq, "SUBQ.w 0, A2", 2},
	{cpu_subq, "SUBQ.w 0, A3", 2},
	{cpu_subq, "SUBQ.w 0, A4", 2},
	{cpu_subq, "SUBQ.w 0, A5", 2},
	{cpu_subq, "SUBQ.w 0, A6", 2},
	{cpu_subq, "SUBQ.w 0, A7", 2},
	{cpu_subq, "SUBQ.w 0, (A0)", 2},
	{cpu_subq, "SUBQ.w 0, (A1)", 2},
	{cpu_subq, "SUBQ.w 0, (A2)", 2},
	{cpu_subq, "SUBQ.w 0, (A3)", 2},
	{cpu_subq, "SUBQ.w 0, (A4)", 2},
	{cpu_subq, "SUBQ.w 0, (A5)", 2},
	{cpu_subq, "SUBQ.w 0, (A6)", 2},
	{cpu_subq, "SUBQ.w 0, (A7)", 2},
	{cpu_subq, "SUBQ.w 0, (A0)+", 2},
	{cpu_subq, "SUBQ.w 0, (A1)+", 2},
	{cpu_subq, "SUBQ.w 0, (A2)+", 2},
	{cpu_subq, "SUBQ.w 0, (A3)+", 2},
	{cpu_subq, "SUBQ.w 0, (A4)+", 2},
	{cpu_subq, "SUBQ.w 0, (A5)+", 2},
	{cpu_subq, "SUBQ.w 0, (A6)+", 2},
	{cpu_subq, "SUBQ.w 0, (A7)+", 2},
	{cpu_subq, "SUBQ.w 0, -(A0)", 2},
	{cpu_subq, "SUBQ.w 0, -(A1)", 2},
	{cpu_subq, "SUBQ.w 0, -(A2)", 2},
	{cpu_subq, "SUBQ.w 0, -(A3)", 2},
	{cpu_subq, "SUBQ.w 0, -(A4)", 2},
	{cpu_subq, "SUBQ.w 0, -(A5)", 2},
	{cpu_subq, "SUBQ.w 0, -(A6)", 2},
	{cpu_subq, "SUBQ.w 0, -(A7)", 2},
	{cpu_subq, "SUBQ.w 0, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 0, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 0, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 0, D0", 2},
	{cpu_subq, "SUBQ.l 0, D1", 2},
	{cpu_subq, "SUBQ.l 0, D2", 2},
	{cpu_subq, "SUBQ.l 0, D3", 2},
	{cpu_subq, "SUBQ.l 0, D4", 2},
	{cpu_subq, "SUBQ.l 0, D5", 2},
	{cpu_subq, "SUBQ.l 0, D6", 2},
	{cpu_subq, "SUBQ.l 0, D7", 2},
	{cpu_subq, "SUBQ.l 0, A0", 2},
	{cpu_subq, "SUBQ.l 0, A1", 2},
	{cpu_subq, "SUBQ.l 0, A2", 2},
	{cpu_subq, "SUBQ.l 0, A3", 2},
	{cpu_subq, "SUBQ.l 0, A4", 2},
	{cpu_subq, "SUBQ.l 0, A5", 2},
	{cpu_subq, "SUBQ.l 0, A6", 2},
	{cpu_subq, "SUBQ.l 0, A7", 2},
	{cpu_subq, "SUBQ.l 0, (A0)", 2},
	{cpu_subq, "SUBQ.l 0, (A1)", 2},
	{cpu_subq, "SUBQ.l 0, (A2)", 2},
	{cpu_subq, "SUBQ.l 0, (A3)", 2},
	{cpu_subq, "SUBQ.l 0, (A4)", 2},
	{cpu_subq, "SUBQ.l 0, (A5)", 2},
	{cpu_subq, "SUBQ.l 0, (A6)", 2},
	{cpu_subq, "SUBQ.l 0, (A7)", 2},
	{cpu_subq, "SUBQ.l 0, (A0)+", 2},
	{cpu_subq, "SUBQ.l 0, (A1)+", 2},
	{cpu_subq, "SUBQ.l 0, (A2)+", 2},
	{cpu_subq, "SUBQ.l 0, (A3)+", 2},
	{cpu_subq, "SUBQ.l 0, (A4)+", 2},
	{cpu_subq, "SUBQ.l 0, (A5)+", 2},
	{cpu_subq, "SUBQ.l 0, (A6)+", 2},
	{cpu_subq, "SUBQ.l 0, (A7)+", 2},
	{cpu_subq, "SUBQ.l 0, -(A0)", 2},
	{cpu_subq, "SUBQ.l 0, -(A1)", 2},
	{cpu_subq, "SUBQ.l 0, -(A2)", 2},
	{cpu_subq, "SUBQ.l 0, -(A3)", 2},
	{cpu_subq, "SUBQ.l 0, -(A4)", 2},
	{cpu_subq, "SUBQ.l 0, -(A5)", 2},
	{cpu_subq, "SUBQ.l 0, -(A6)", 2},
	{cpu_subq, "SUBQ.l 0, -(A7)", 2},
	{cpu_subq, "SUBQ.l 0, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 0, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 0, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 0, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc F D0", 2},
	{cpu_scc, "Scc F D1", 2},
	{cpu_scc, "Scc F D2", 2},
	{cpu_scc, "Scc F D3", 2},
	{cpu_scc, "Scc F D4", 2},
	{cpu_scc, "Scc F D5", 2},
	{cpu_scc, "Scc F D6", 2},
	{cpu_scc, "Scc F D7", 2},
	{cpu_dbcc, "DBcc F D0, #", 0},
	{cpu_dbcc, "DBcc F D1, #", 0},
	{cpu_dbcc, "DBcc F D2, #", 0},
	{cpu_dbcc, "DBcc F D3, #", 0},
	{cpu_dbcc, "DBcc F D4, #", 0},
	{cpu_dbcc, "DBcc F D5, #", 0},
	{cpu_dbcc, "DBcc F D6, #", 0},
	{cpu_dbcc, "DBcc F D7, #", 0},
	{cpu_scc, "Scc F (A0)", 2},
	{cpu_scc, "Scc F (A1)", 2},
	{cpu_scc, "Scc F (A2)", 2},
	{cpu_scc, "Scc F (A3)", 2},
	{cpu_scc, "Scc F (A4)", 2},
	{cpu_scc, "Scc F (A5)", 2},
	{cpu_scc, "Scc F (A6)", 2},
	{cpu_scc, "Scc F (A7)", 2},
	{cpu_scc, "Scc F (A0)+", 2},
	{cpu_scc, "Scc F (A1)+", 2},
	{cpu_scc, "Scc F (A2)+", 2},
	{cpu_scc, "Scc F (A3)+", 2},
	{cpu_scc, "Scc F (A4)+", 2},
	{cpu_scc, "Scc F (A5)+", 2},
	{cpu_scc, "Scc F (A6)+", 2},
	{cpu_scc, "Scc F (A7)+", 2},
	{cpu_scc, "Scc F -(A0)", 2},
	{cpu_scc, "Scc F -(A1)", 2},
	{cpu_scc, "Scc F -(A2)", 2},
	{cpu_scc, "Scc F -(A3)", 2},
	{cpu_scc, "Scc F -(A4)", 2},
	{cpu_scc, "Scc F -(A5)", 2},
	{cpu_scc, "Scc F -(A6)", 2},
	{cpu_scc, "Scc F -(A7)", 2},
	{cpu_scc, "Scc F (d16, A0)", 4},
	{cpu_scc, "Scc F (d16, A1)", 4},
	{cpu_scc, "Scc F (d16, A2)", 4},
	{cpu_scc, "Scc F (d16, A3)", 4},
	{cpu_scc, "Scc F (d16, A4)", 4},
	{cpu_scc, "Scc F (d16, A5)", 4},
	{cpu_scc, "Scc F (d16, A6)", 4},
	{cpu_scc, "Scc F (d16, A7)", 4},
	{cpu_scc, "Scc F (d8, A0, Xn)", 4},
	{cpu_scc, "Scc F (d8, A1, Xn)", 4},
	{cpu_scc, "Scc F (d8, A2, Xn)", 4},
	{cpu_scc, "Scc F (d8, A3, Xn)", 4},
	{cpu_scc, "Scc F (d8, A4, Xn)", 4},
	{cpu_scc, "Scc F (d8, A5, Xn)", 4},
	{cpu_scc, "Scc F (d8, A6, Xn)", 4},
	{cpu_scc, "Scc F (d8, A7, Xn)", 4},
	{cpu_scc, "Scc F (xxx).W", 4},
	{cpu_scc, "Scc F (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 1, D0", 2},
	{cpu_addq, "ADDQ.b 1, D1", 2},
	{cpu_addq, "ADDQ.b 1, D2", 2},
	{cpu_addq, "ADDQ.b 1, D3", 2},
	{cpu_addq, "ADDQ.b 1, D4", 2},
	{cpu_addq, "ADDQ.b 1, D5", 2},
	{cpu_addq, "ADDQ.b 1, D6", 2},
	{cpu_addq, "ADDQ.b 1, D7", 2},
	{cpu_addq, "ADDQ.b 1, A0", 2},
	{cpu_addq, "ADDQ.b 1, A1", 2},
	{cpu_addq, "ADDQ.b 1, A2", 2},
	{cpu_addq, "ADDQ.b 1, A3", 2},
	{cpu_addq, "ADDQ.b 1, A4", 2},
	{cpu_addq, "ADDQ.b 1, A5", 2},
	{cpu_addq, "ADDQ.b 1, A6", 2},
	{cpu_addq, "ADDQ.b 1, A7", 2},
	{cpu_addq, "ADDQ.b 1, (A0)", 2},
	{cpu_addq, "ADDQ.b 1, (A1)", 2},
	{cpu_addq, "ADDQ.b 1, (A2)", 2},
	{cpu_addq, "ADDQ.b 1, (A3)", 2},
	{cpu_addq, "ADDQ.b 1, (A4)", 2},
	{cpu_addq, "ADDQ.b 1, (A5)", 2},
	{cpu_addq, "ADDQ.b 1, (A6)", 2},
	{cpu_addq, "ADDQ.b 1, (A7)", 2},
	{cpu_addq, "ADDQ.b 1, (A0)+", 2},
	{cpu_addq, "ADDQ.b 1, (A1)+", 2},
	{cpu_addq, "ADDQ.b 1, (A2)+", 2},
	{cpu_addq, "ADDQ.b 1, (A3)+", 2},
	{cpu_addq, "ADDQ.b 1, (A4)+", 2},
	{cpu_addq, "ADDQ.b 1, (A5)+", 2},
	{cpu_addq, "ADDQ.b 1, (A6)+", 2},
	{cpu_addq, "ADDQ.b 1, (A7)+", 2},
	{cpu_addq, "ADDQ.b 1, -(A0)", 2},
	{cpu_addq, "ADDQ.b 1, -(A1)", 2},
	{cpu_addq, "ADDQ.b 1, -(A2)", 2},
	{cpu_addq, "ADDQ.b 1, -(A3)", 2},
	{cpu_addq, "ADDQ.b 1, -(A4)", 2},
	{cpu_addq, "ADDQ.b 1, -(A5)", 2},
	{cpu_addq, "ADDQ.b 1, -(A6)", 2},
	{cpu_addq, "ADDQ.b 1, -(A7)", 2},
	{cpu_addq, "ADDQ.b 1, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 1, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 1, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 1, D0", 2},
	{cpu_addq, "ADDQ.w 1, D1", 2},
	{cpu_addq, "ADDQ.w 1, D2", 2},
	{cpu_addq, "ADDQ.w 1, D3", 2},
	{cpu_addq, "ADDQ.w 1, D4", 2},
	{cpu_addq, "ADDQ.w 1, D5", 2},
	{cpu_addq, "ADDQ.w 1, D6", 2},
	{cpu_addq, "ADDQ.w 1, D7", 2},
	{cpu_addq, "ADDQ.w 1, A0", 2},
	{cpu_addq, "ADDQ.w 1, A1", 2},
	{cpu_addq, "ADDQ.w 1, A2", 2},
	{cpu_addq, "ADDQ.w 1, A3", 2},
	{cpu_addq, "ADDQ.w 1, A4", 2},
	{cpu_addq, "ADDQ.w 1, A5", 2},
	{cpu_addq, "ADDQ.w 1, A6", 2},
	{cpu_addq, "ADDQ.w 1, A7", 2},
	{cpu_addq, "ADDQ.w 1, (A0)", 2},
	{cpu_addq, "ADDQ.w 1, (A1)", 2},
	{cpu_addq, "ADDQ.w 1, (A2)", 2},
	{cpu_addq, "ADDQ.w 1, (A3)", 2},
	{cpu_addq, "ADDQ.w 1, (A4)", 2},
	{cpu_addq, "ADDQ.w 1, (A5)", 2},
	{cpu_addq, "ADDQ.w 1, (A6)", 2},
	{cpu_addq, "ADDQ.w 1, (A7)", 2},
	{cpu_addq, "ADDQ.w 1, (A0)+", 2},
	{cpu_addq, "ADDQ.w 1, (A1)+", 2},
	{cpu_addq, "ADDQ.w 1, (A2)+", 2},
	{cpu_addq, "ADDQ.w 1, (A3)+", 2},
	{cpu_addq, "ADDQ.w 1, (A4)+", 2},
	{cpu_addq, "ADDQ.w 1, (A5)+", 2},
	{cpu_addq, "ADDQ.w 1, (A6)+", 2},
	{cpu_addq, "ADDQ.w 1, (A7)+", 2},
	{cpu_addq, "ADDQ.w 1, -(A0)", 2},
	{cpu_addq, "ADDQ.w 1, -(A1)", 2},
	{cpu_addq, "ADDQ.w 1, -(A2)", 2},
	{cpu_addq, "ADDQ.w 1, -(A3)", 2},
	{cpu_addq, "ADDQ.w 1, -(A4)", 2},
	{cpu_addq, "ADDQ.w 1, -(A5)", 2},
	{cpu_addq, "ADDQ.w 1, -(A6)", 2},
	{cpu_addq, "ADDQ.w 1, -(A7)", 2},
	{cpu_addq, "ADDQ.w 1, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 1, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 1, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 1, D0", 2},
	{cpu_addq, "ADDQ.l 1, D1", 2},
	{cpu_addq, "ADDQ.l 1, D2", 2},
	{cpu_addq, "ADDQ.l 1, D3", 2},
	{cpu_addq, "ADDQ.l 1, D4", 2},
	{cpu_addq, "ADDQ.l 1, D5", 2},
	{cpu_addq, "ADDQ.l 1, D6", 2},
	{cpu_addq, "ADDQ.l 1, D7", 2},
	{cpu_addq, "ADDQ.l 1, A0", 2},
	{cpu_addq, "ADDQ.l 1, A1", 2},
	{cpu_addq, "ADDQ.l 1, A2", 2},
	{cpu_addq, "ADDQ.l 1, A3", 2},
	{cpu_addq, "ADDQ.l 1, A4", 2},
	{cpu_addq, "ADDQ.l 1, A5", 2},
	{cpu_addq, "ADDQ.l 1, A6", 2},
	{cpu_addq, "ADDQ.l 1, A7", 2},
	{cpu_addq, "ADDQ.l 1, (A0)", 2},
	{cpu_addq, "ADDQ.l 1, (A1)", 2},
	{cpu_addq, "ADDQ.l 1, (A2)", 2},
	{cpu_addq, "ADDQ.l 1, (A3)", 2},
	{cpu_addq, "ADDQ.l 1, (A4)", 2},
	{cpu_addq, "ADDQ.l 1, (A5)", 2},
	{cpu_addq, "ADDQ.l 1, (A6)", 2},
	{cpu_addq, "ADDQ.l 1, (A7)", 2},
	{cpu_addq, "ADDQ.l 1, (A0)+", 2},
	{cpu_addq, "ADDQ.l 1, (A1)+", 2},
	{cpu_addq, "ADDQ.l 1, (A2)+", 2},
	{cpu_addq, "ADDQ.l 1, (A3)+", 2},
	{cpu_addq, "ADDQ.l 1, (A4)+", 2},
	{cpu_addq, "ADDQ.l 1, (A5)+", 2},
	{cpu_addq, "ADDQ.l 1, (A6)+", 2},
	{cpu_addq, "ADDQ.l 1, (A7)+", 2},
	{cpu_addq, "ADDQ.l 1, -(A0)", 2},
	{cpu_addq, "ADDQ.l 1, -(A1)", 2},
	{cpu_addq, "ADDQ.l 1, -(A2)", 2},
	{cpu_addq, "ADDQ.l 1, -(A3)", 2},
	{cpu_addq, "ADDQ.l 1, -(A4)", 2},
	{cpu_addq, "ADDQ.l 1, -(A5)", 2},
	{cpu_addq, "ADDQ.l 1, -(A6)", 2},
	{cpu_addq, "ADDQ.l 1, -(A7)", 2},
	{cpu_addq, "ADDQ.l 1, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 1, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 1, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc HI D0", 2},
	{cpu_scc, "Scc HI D1", 2},
	{cpu_scc, "Scc HI D2", 2},
	{cpu_scc, "Scc HI D3", 2},
	{cpu_scc, "Scc HI D4", 2},
	{cpu_scc, "Scc HI D5", 2},
	{cpu_scc, "Scc HI D6", 2},
	{cpu_scc, "Scc HI D7", 2},
	{cpu_dbcc, "DBcc HI D0, #", 0},
	{cpu_dbcc, "DBcc HI D1, #", 0},
	{cpu_dbcc, "DBcc HI D2, #", 0},
	{cpu_dbcc, "DBcc HI D3, #", 0},
	{cpu_dbcc, "DBcc HI D4, #", 0},
	{cpu_dbcc, "DBcc HI D5, #", 0},
	{cpu_dbcc, "DBcc HI D6, #", 0},
	{cpu_dbcc, "DBcc HI D7, #", 0},
	{cpu_scc, "Scc HI (A0)", 2},
	{cpu_scc, "Scc HI (A1)", 2},
	{cpu_scc, "Scc HI (A2)", 2},
	{cpu_scc, "Scc HI (A3)", 2},
	{cpu_scc, "Scc HI (A4)", 2},
	{cpu_scc, "Scc HI (A5)", 2},
	{cpu_scc, "Scc HI (A6)", 2},
	{cpu_scc, "Scc HI (A7)", 2},
	{cpu_scc, "Scc HI (A0)+", 2},
	{cpu_scc, "Scc HI (A1)+", 2},
	{cpu_scc, "Scc HI (A2)+", 2},
	{cpu_scc, "Scc HI (A3)+", 2},
	{cpu_scc, "Scc HI (A4)+", 2},
	{cpu_scc, "Scc HI (A5)+", 2},
	{cpu_scc, "Scc HI (A6)+", 2},
	{cpu_scc, "Scc HI (A7)+", 2},
	{cpu_scc, "Scc HI -(A0)", 2},
	{cpu_scc, "Scc HI -(A1)", 2},
	{cpu_scc, "Scc HI -(A2)", 2},
	{cpu_scc, "Scc HI -(A3)", 2},
	{cpu_scc, "Scc HI -(A4)", 2},
	{cpu_scc, "Scc HI -(A5)", 2},
	{cpu_scc, "Scc HI -(A6)", 2},
	{cpu_scc, "Scc HI -(A7)", 2},
	{cpu_scc, "Scc HI (d16, A0)", 4},
	{cpu_scc, "Scc HI (d16, A1)", 4},
	{cpu_scc, "Scc HI (d16, A2)", 4},
	{cpu_scc, "Scc HI (d16, A3)", 4},
	{cpu_scc, "Scc HI (d16, A4)", 4},
	{cpu_scc, "Scc HI (d16, A5)", 4},
	{cpu_scc, "Scc HI (d16, A6)", 4},
	{cpu_scc, "Scc HI (d16, A7)", 4},
	{cpu_scc, "Scc HI (d8, A0, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A1, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A2, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A3, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A4, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A5, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A6, Xn)", 4},
	{cpu_scc, "Scc HI (d8, A7, Xn)", 4},
	{cpu_scc, "Scc HI (xxx).W", 4},
	{cpu_scc, "Scc HI (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 1, D0", 2},
	{cpu_subq, "SUBQ.b 1, D1", 2},
	{cpu_subq, "SUBQ.b 1, D2", 2},
	{cpu_subq, "SUBQ.b 1, D3", 2},
	{cpu_subq, "SUBQ.b 1, D4", 2},
	{cpu_subq, "SUBQ.b 1, D5", 2},
	{cpu_subq, "SUBQ.b 1, D6", 2},
	{cpu_subq, "SUBQ.b 1, D7", 2},
	{cpu_subq, "SUBQ.b 1, A0", 2},
	{cpu_subq, "SUBQ.b 1, A1", 2},
	{cpu_subq, "SUBQ.b 1, A2", 2},
	{cpu_subq, "SUBQ.b 1, A3", 2},
	{cpu_subq, "SUBQ.b 1, A4", 2},
	{cpu_subq, "SUBQ.b 1, A5", 2},
	{cpu_subq, "SUBQ.b 1, A6", 2},
	{cpu_subq, "SUBQ.b 1, A7", 2},
	{cpu_subq, "SUBQ.b 1, (A0)", 2},
	{cpu_subq, "SUBQ.b 1, (A1)", 2},
	{cpu_subq, "SUBQ.b 1, (A2)", 2},
	{cpu_subq, "SUBQ.b 1, (A3)", 2},
	{cpu_subq, "SUBQ.b 1, (A4)", 2},
	{cpu_subq, "SUBQ.b 1, (A5)", 2},
	{cpu_subq, "SUBQ.b 1, (A6)", 2},
	{cpu_subq, "SUBQ.b 1, (A7)", 2},
	{cpu_subq, "SUBQ.b 1, (A0)+", 2},
	{cpu_subq, "SUBQ.b 1, (A1)+", 2},
	{cpu_subq, "SUBQ.b 1, (A2)+", 2},
	{cpu_subq, "SUBQ.b 1, (A3)+", 2},
	{cpu_subq, "SUBQ.b 1, (A4)+", 2},
	{cpu_subq, "SUBQ.b 1, (A5)+", 2},
	{cpu_subq, "SUBQ.b 1, (A6)+", 2},
	{cpu_subq, "SUBQ.b 1, (A7)+", 2},
	{cpu_subq, "SUBQ.b 1, -(A0)", 2},
	{cpu_subq, "SUBQ.b 1, -(A1)", 2},
	{cpu_subq, "SUBQ.b 1, -(A2)", 2},
	{cpu_subq, "SUBQ.b 1, -(A3)", 2},
	{cpu_subq, "SUBQ.b 1, -(A4)", 2},
	{cpu_subq, "SUBQ.b 1, -(A5)", 2},
	{cpu_subq, "SUBQ.b 1, -(A6)", 2},
	{cpu_subq, "SUBQ.b 1, -(A7)", 2},
	{cpu_subq, "SUBQ.b 1, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 1, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 1, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 1, D0", 2},
	{cpu_subq, "SUBQ.w 1, D1", 2},
	{cpu_subq, "SUBQ.w 1, D2", 2},
	{cpu_subq, "SUBQ.w 1, D3", 2},
	{cpu_subq, "SUBQ.w 1, D4", 2},
	{cpu_subq, "SUBQ.w 1, D5", 2},
	{cpu_subq, "SUBQ.w 1, D6", 2},
	{cpu_subq, "SUBQ.w 1, D7", 2},
	{cpu_subq, "SUBQ.w 1, A0", 2},
	{cpu_subq, "SUBQ.w 1, A1", 2},
	{cpu_subq, "SUBQ.w 1, A2", 2},
	{cpu_subq, "SUBQ.w 1, A3", 2},
	{cpu_subq, "SUBQ.w 1, A4", 2},
	{cpu_subq, "SUBQ.w 1, A5", 2},
	{cpu_subq, "SUBQ.w 1, A6", 2},
	{cpu_subq, "SUBQ.w 1, A7", 2},
	{cpu_subq, "SUBQ.w 1, (A0)", 2},
	{cpu_subq, "SUBQ.w 1, (A1)", 2},
	{cpu_subq, "SUBQ.w 1, (A2)", 2},
	{cpu_subq, "SUBQ.w 1, (A3)", 2},
	{cpu_subq, "SUBQ.w 1, (A4)", 2},
	{cpu_subq, "SUBQ.w 1, (A5)", 2},
	{cpu_subq, "SUBQ.w 1, (A6)", 2},
	{cpu_subq, "SUBQ.w 1, (A7)", 2},
	{cpu_subq, "SUBQ.w 1, (A0)+", 2},
	{cpu_subq, "SUBQ.w 1, (A1)+", 2},
	{cpu_subq, "SUBQ.w 1, (A2)+", 2},
	{cpu_subq, "SUBQ.w 1, (A3)+", 2},
	{cpu_subq, "SUBQ.w 1, (A4)+", 2},
	{cpu_subq, "SUBQ.w 1, (A5)+", 2},
	{cpu_subq, "SUBQ.w 1, (A6)+", 2},
	{cpu_subq, "SUBQ.w 1, (A7)+", 2},
	{cpu_subq, "SUBQ.w 1, -(A0)", 2},
	{cpu_subq, "SUBQ.w 1, -(A1)", 2},
	{cpu_subq, "SUBQ.w 1, -(A2)", 2},
	{cpu_subq, "SUBQ.w 1, -(A3)", 2},
	{cpu_subq, "SUBQ.w 1, -(A4)", 2},
	{cpu_subq, "SUBQ.w 1, -(A5)", 2},
	{cpu_subq, "SUBQ.w 1, -(A6)", 2},
	{cpu_subq, "SUBQ.w 1, -(A7)", 2},
	{cpu_subq, "SUBQ.w 1, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 1, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 1, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 1, D0", 2},
	{cpu_subq, "SUBQ.l 1, D1", 2},
	{cpu_subq, "SUBQ.l 1, D2", 2},
	{cpu_subq, "SUBQ.l 1, D3", 2},
	{cpu_subq, "SUBQ.l 1, D4", 2},
	{cpu_subq, "SUBQ.l 1, D5", 2},
	{cpu_subq, "SUBQ.l 1, D6", 2},
	{cpu_subq, "SUBQ.l 1, D7", 2},
	{cpu_subq, "SUBQ.l 1, A0", 2},
	{cpu_subq, "SUBQ.l 1, A1", 2},
	{cpu_subq, "SUBQ.l 1, A2", 2},
	{cpu_subq, "SUBQ.l 1, A3", 2},
	{cpu_subq, "SUBQ.l 1, A4", 2},
	{cpu_subq, "SUBQ.l 1, A5", 2},
	{cpu_subq, "SUBQ.l 1, A6", 2},
	{cpu_subq, "SUBQ.l 1, A7", 2},
	{cpu_subq, "SUBQ.l 1, (A0)", 2},
	{cpu_subq, "SUBQ.l 1, (A1)", 2},
	{cpu_subq, "SUBQ.l 1, (A2)", 2},
	{cpu_subq, "SUBQ.l 1, (A3)", 2},
	{cpu_subq, "SUBQ.l 1, (A4)", 2},
	{cpu_subq, "SUBQ.l 1, (A5)", 2},
	{cpu_subq, "SUBQ.l 1, (A6)", 2},
	{cpu_subq, "SUBQ.l 1, (A7)", 2},
	{cpu_subq, "SUBQ.l 1, (A0)+", 2},
	{cpu_subq, "SUBQ.l 1, (A1)+", 2},
	{cpu_subq, "SUBQ.l 1, (A2)+", 2},
	{cpu_subq, "SUBQ.l 1, (A3)+", 2},
	{cpu_subq, "SUBQ.l 1, (A4)+", 2},
	{cpu_subq, "SUBQ.l 1, (A5)+", 2},
	{cpu_subq, "SUBQ.l 1, (A6)+", 2},
	{cpu_subq, "SUBQ.l 1, (A7)+", 2},
	{cpu_subq, "SUBQ.l 1, -(A0)", 2},
	{cpu_subq, "SUBQ.l 1, -(A1)", 2},
	{cpu_subq, "SUBQ.l 1, -(A2)", 2},
	{cpu_subq, "SUBQ.l 1, -(A3)", 2},
	{cpu_subq, "SUBQ.l 1, -(A4)", 2},
	{cpu_subq, "SUBQ.l 1, -(A5)", 2},
	{cpu_subq, "SUBQ.l 1, -(A6)", 2},
	{cpu_subq, "SUBQ.l 1, -(A7)", 2},
	{cpu_subq, "SUBQ.l 1, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 1, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 1, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 1, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc LS D0", 2},
	{cpu_scc, "Scc LS D1", 2},
	{cpu_scc, "Scc LS D2", 2},
	{cpu_scc, "Scc LS D3", 2},
	{cpu_scc, "Scc LS D4", 2},
	{cpu_scc, "Scc LS D5", 2},
	{cpu_scc, "Scc LS D6", 2},
	{cpu_scc, "Scc LS D7", 2},
	{cpu_dbcc, "DBcc LS D0, #", 0},
	{cpu_dbcc, "DBcc LS D1, #", 0},
	{cpu_dbcc, "DBcc LS D2, #", 0},
	{cpu_dbcc, "DBcc LS D3, #", 0},
	{cpu_dbcc, "DBcc LS D4, #", 0},
	{cpu_dbcc, "DBcc LS D5, #", 0},
	{cpu_dbcc, "DBcc LS D6, #", 0},
	{cpu_dbcc, "DBcc LS D7, #", 0},
	{cpu_scc, "Scc LS (A0)", 2},
	{cpu_scc, "Scc LS (A1)", 2},
	{cpu_scc, "Scc LS (A2)", 2},
	{cpu_scc, "Scc LS (A3)", 2},
	{cpu_scc, "Scc LS (A4)", 2},
	{cpu_scc, "Scc LS (A5)", 2},
	{cpu_scc, "Scc LS (A6)", 2},
	{cpu_scc, "Scc LS (A7)", 2},
	{cpu_scc, "Scc LS (A0)+", 2},
	{cpu_scc, "Scc LS (A1)+", 2},
	{cpu_scc, "Scc LS (A2)+", 2},
	{cpu_scc, "Scc LS (A3)+", 2},
	{cpu_scc, "Scc LS (A4)+", 2},
	{cpu_scc, "Scc LS (A5)+", 2},
	{cpu_scc, "Scc LS (A6)+", 2},
	{cpu_scc, "Scc LS (A7)+", 2},
	{cpu_scc, "Scc LS -(A0)", 2},
	{cpu_scc, "Scc LS -(A1)", 2},
	{cpu_scc, "Scc LS -(A2)", 2},
	{cpu_scc, "Scc LS -(A3)", 2},
	{cpu_scc, "Scc LS -(A4)", 2},
	{cpu_scc, "Scc LS -(A5)", 2},
	{cpu_scc, "Scc LS -(A6)", 2},
	{cpu_scc, "Scc LS -(A7)", 2},
	{cpu_scc, "Scc LS (d16, A0)", 4},
	{cpu_scc, "Scc LS (d16, A1)", 4},
	{cpu_scc, "Scc LS (d16, A2)", 4},
	{cpu_scc, "Scc LS (d16, A3)", 4},
	{cpu_scc, "Scc LS (d16, A4)", 4},
	{cpu_scc, "Scc LS (d16, A5)", 4},
	{cpu_scc, "Scc LS (d16, A6)", 4},
	{cpu_scc, "Scc LS (d16, A7)", 4},
	{cpu_scc, "Scc LS (d8, A0, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A1, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A2, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A3, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A4, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A5, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A6, Xn)", 4},
	{cpu_scc, "Scc LS (d8, A7, Xn)", 4},
	{cpu_scc, "Scc LS (xxx).W", 4},
	{cpu_scc, "Scc LS (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 2, D0", 2},
	{cpu_addq, "ADDQ.b 2, D1", 2},
	{cpu_addq, "ADDQ.b 2, D2", 2},
	{cpu_addq, "ADDQ.b 2, D3", 2},
	{cpu_addq, "ADDQ.b 2, D4", 2},
	{cpu_addq, "ADDQ.b 2, D5", 2},
	{cpu_addq, "ADDQ.b 2, D6", 2},
	{cpu_addq, "ADDQ.b 2, D7", 2},
	{cpu_addq, "ADDQ.b 2, A0", 2},
	{cpu_addq, "ADDQ.b 2, A1", 2},
	{cpu_addq, "ADDQ.b 2, A2", 2},
	{cpu_addq, "ADDQ.b 2, A3", 2},
	{cpu_addq, "ADDQ.b 2, A4", 2},
	{cpu_addq, "ADDQ.b 2, A5", 2},
	{cpu_addq, "ADDQ.b 2, A6", 2},
	{cpu_addq, "ADDQ.b 2, A7", 2},
	{cpu_addq, "ADDQ.b 2, (A0)", 2},
	{cpu_addq, "ADDQ.b 2, (A1)", 2},
	{cpu_addq, "ADDQ.b 2, (A2)", 2},
	{cpu_addq, "ADDQ.b 2, (A3)", 2},
	{cpu_addq, "ADDQ.b 2, (A4)", 2},
	{cpu_addq, "ADDQ.b 2, (A5)", 2},
	{cpu_addq, "ADDQ.b 2, (A6)", 2},
	{cpu_addq, "ADDQ.b 2, (A7)", 2},
	{cpu_addq, "ADDQ.b 2, (A0)+", 2},
	{cpu_addq, "ADDQ.b 2, (A1)+", 2},
	{cpu_addq, "ADDQ.b 2, (A2)+", 2},
	{cpu_addq, "ADDQ.b 2, (A3)+", 2},
	{cpu_addq, "ADDQ.b 2, (A4)+", 2},
	{cpu_addq, "ADDQ.b 2, (A5)+", 2},
	{cpu_addq, "ADDQ.b 2, (A6)+", 2},
	{cpu_addq, "ADDQ.b 2, (A7)+", 2},
	{cpu_addq, "ADDQ.b 2, -(A0)", 2},
	{cpu_addq, "ADDQ.b 2, -(A1)", 2},
	{cpu_addq, "ADDQ.b 2, -(A2)", 2},
	{cpu_addq, "ADDQ.b 2, -(A3)", 2},
	{cpu_addq, "ADDQ.b 2, -(A4)", 2},
	{cpu_addq, "ADDQ.b 2, -(A5)", 2},
	{cpu_addq, "ADDQ.b 2, -(A6)", 2},
	{cpu_addq, "ADDQ.b 2, -(A7)", 2},
	{cpu_addq, "ADDQ.b 2, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 2, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 2, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 2, D0", 2},
	{cpu_addq, "ADDQ.w 2, D1", 2},
	{cpu_addq, "ADDQ.w 2, D2", 2},
	{cpu_addq, "ADDQ.w 2, D3", 2},
	{cpu_addq, "ADDQ.w 2, D4", 2},
	{cpu_addq, "ADDQ.w 2, D5", 2},
	{cpu_addq, "ADDQ.w 2, D6", 2},
	{cpu_addq, "ADDQ.w 2, D7", 2},
	{cpu_addq, "ADDQ.w 2, A0", 2},
	{cpu_addq, "ADDQ.w 2, A1", 2},
	{cpu_addq, "ADDQ.w 2, A2", 2},
	{cpu_addq, "ADDQ.w 2, A3", 2},
	{cpu_addq, "ADDQ.w 2, A4", 2},
	{cpu_addq, "ADDQ.w 2, A5", 2},
	{cpu_addq, "ADDQ.w 2, A6", 2},
	{cpu_addq, "ADDQ.w 2, A7", 2},
	{cpu_addq, "ADDQ.w 2, (A0)", 2},
	{cpu_addq, "ADDQ.w 2, (A1)", 2},
	{cpu_addq, "ADDQ.w 2, (A2)", 2},
	{cpu_addq, "ADDQ.w 2, (A3)", 2},
	{cpu_addq, "ADDQ.w 2, (A4)", 2},
	{cpu_addq, "ADDQ.w 2, (A5)", 2},
	{cpu_addq, "ADDQ.w 2, (A6)", 2},
	{cpu_addq, "ADDQ.w 2, (A7)", 2},
	{cpu_addq, "ADDQ.w 2, (A0)+", 2},
	{cpu_addq, "ADDQ.w 2, (A1)+", 2},
	{cpu_addq, "ADDQ.w 2, (A2)+", 2},
	{cpu_addq, "ADDQ.w 2, (A3)+", 2},
	{cpu_addq, "ADDQ.w 2, (A4)+", 2},
	{cpu_addq, "ADDQ.w 2, (A5)+", 2},
	{cpu_addq, "ADDQ.w 2, (A6)+", 2},
	{cpu_addq, "ADDQ.w 2, (A7)+", 2},
	{cpu_addq, "ADDQ.w 2, -(A0)", 2},
	{cpu_addq, "ADDQ.w 2, -(A1)", 2},
	{cpu_addq, "ADDQ.w 2, -(A2)", 2},
	{cpu_addq, "ADDQ.w 2, -(A3)", 2},
	{cpu_addq, "ADDQ.w 2, -(A4)", 2},
	{cpu_addq, "ADDQ.w 2, -(A5)", 2},
	{cpu_addq, "ADDQ.w 2, -(A6)", 2},
	{cpu_addq, "ADDQ.w 2, -(A7)", 2},
	{cpu_addq, "ADDQ.w 2, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 2, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 2, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 2, D0", 2},
	{cpu_addq, "ADDQ.l 2, D1", 2},
	{cpu_addq, "ADDQ.l 2, D2", 2},
	{cpu_addq, "ADDQ.l 2, D3", 2},
	{cpu_addq, "ADDQ.l 2, D4", 2},
	{cpu_addq, "ADDQ.l 2, D5", 2},
	{cpu_addq, "ADDQ.l 2, D6", 2},
	{cpu_addq, "ADDQ.l 2, D7", 2},
	{cpu_addq, "ADDQ.l 2, A0", 2},
	{cpu_addq, "ADDQ.l 2, A1", 2},
	{cpu_addq, "ADDQ.l 2, A2", 2},
	{cpu_addq, "ADDQ.l 2, A3", 2},
	{cpu_addq, "ADDQ.l 2, A4", 2},
	{cpu_addq, "ADDQ.l 2, A5", 2},
	{cpu_addq, "ADDQ.l 2, A6", 2},
	{cpu_addq, "ADDQ.l 2, A7", 2},
	{cpu_addq, "ADDQ.l 2, (A0)", 2},
	{cpu_addq, "ADDQ.l 2, (A1)", 2},
	{cpu_addq, "ADDQ.l 2, (A2)", 2},
	{cpu_addq, "ADDQ.l 2, (A3)", 2},
	{cpu_addq, "ADDQ.l 2, (A4)", 2},
	{cpu_addq, "ADDQ.l 2, (A5)", 2},
	{cpu_addq, "ADDQ.l 2, (A6)", 2},
	{cpu_addq, "ADDQ.l 2, (A7)", 2},
	{cpu_addq, "ADDQ.l 2, (A0)+", 2},
	{cpu_addq, "ADDQ.l 2, (A1)+", 2},
	{cpu_addq, "ADDQ.l 2, (A2)+", 2},
	{cpu_addq, "ADDQ.l 2, (A3)+", 2},
	{cpu_addq, "ADDQ.l 2, (A4)+", 2},
	{cpu_addq, "ADDQ.l 2, (A5)+", 2},
	{cpu_addq, "ADDQ.l 2, (A6)+", 2},
	{cpu_addq, "ADDQ.l 2, (A7)+", 2},
	{cpu_addq, "ADDQ.l 2, -(A0)", 2},
	{cpu_addq, "ADDQ.l 2, -(A1)", 2},
	{cpu_addq, "ADDQ.l 2, -(A2)", 2},
	{cpu_addq, "ADDQ.l 2, -(A3)", 2},
	{cpu_addq, "ADDQ.l 2, -(A4)", 2},
	{cpu_addq, "ADDQ.l 2, -(A5)", 2},
	{cpu_addq, "ADDQ.l 2, -(A6)", 2},
	{cpu_addq, "ADDQ.l 2, -(A7)", 2},
	{cpu_addq, "ADDQ.l 2, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 2, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 2, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc CC D0", 2},
	{cpu_scc, "Scc CC D1", 2},
	{cpu_scc, "Scc CC D2", 2},
	{cpu_scc, "Scc CC D3", 2},
	{cpu_scc, "Scc CC D4", 2},
	{cpu_scc, "Scc CC D5", 2},
	{cpu_scc, "Scc CC D6", 2},
	{cpu_scc, "Scc CC D7", 2},
	{cpu_dbcc, "DBcc CC D0, #", 0},
	{cpu_dbcc, "DBcc CC D1, #", 0},
	{cpu_dbcc, "DBcc CC D2, #", 0},
	{cpu_dbcc, "DBcc CC D3, #", 0},
	{cpu_dbcc, "DBcc CC D4, #", 0},
	{cpu_dbcc, "DBcc CC D5, #", 0},
	{cpu_dbcc, "DBcc CC D6, #", 0},
	{cpu_dbcc, "DBcc CC D7, #", 0},
	{cpu_scc, "Scc CC (A0)", 2},
	{cpu_scc, "Scc CC (A1)", 2},
	{cpu_scc, "Scc CC (A2)", 2},
	{cpu_scc, "Scc CC (A3)", 2},
	{cpu_scc, "Scc CC (A4)", 2},
	{cpu_scc, "Scc CC (A5)", 2},
	{cpu_scc, "Scc CC (A6)", 2},
	{cpu_scc, "Scc CC (A7)", 2},
	{cpu_scc, "Scc CC (A0)+", 2},
	{cpu_scc, "Scc CC (A1)+", 2},
	{cpu_scc, "Scc CC (A2)+", 2},
	{cpu_scc, "Scc CC (A3)+", 2},
	{cpu_scc, "Scc CC (A4)+", 2},
	{cpu_scc, "Scc CC (A5)+", 2},
	{cpu_scc, "Scc CC (A6)+", 2},
	{cpu_scc, "Scc CC (A7)+", 2},
	{cpu_scc, "Scc CC -(A0)", 2},
	{cpu_scc, "Scc CC -(A1)", 2},
	{cpu_scc, "Scc CC -(A2)", 2},
	{cpu_scc, "Scc CC -(A3)", 2},
	{cpu_scc, "Scc CC -(A4)", 2},
	{cpu_scc, "Scc CC -(A5)", 2},
	{cpu_scc, "Scc CC -(A6)", 2},
	{cpu_scc, "Scc CC -(A7)", 2},
	{cpu_scc, "Scc CC (d16, A0)", 4},
	{cpu_scc, "Scc CC (d16, A1)", 4},
	{cpu_scc, "Scc CC (d16, A2)", 4},
	{cpu_scc, "Scc CC (d16, A3)", 4},
	{cpu_scc, "Scc CC (d16, A4)", 4},
	{cpu_scc, "Scc CC (d16, A5)", 4},
	{cpu_scc, "Scc CC (d16, A6)", 4},
	{cpu_scc, "Scc CC (d16, A7)", 4},
	{cpu_scc, "Scc CC (d8, A0, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A1, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A2, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A3, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A4, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A5, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A6, Xn)", 4},
	{cpu_scc, "Scc CC (d8, A7, Xn)", 4},
	{cpu_scc, "Scc CC (xxx).W", 4},
	{cpu_scc, "Scc CC (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 2, D0", 2},
	{cpu_subq, "SUBQ.b 2, D1", 2},
	{cpu_subq, "SUBQ.b 2, D2", 2},
	{cpu_subq, "SUBQ.b 2, D3", 2},
	{cpu_subq, "SUBQ.b 2, D4", 2},
	{cpu_subq, "SUBQ.b 2, D5", 2},
	{cpu_subq, "SUBQ.b 2, D6", 2},
	{cpu_subq, "SUBQ.b 2, D7", 2},
	{cpu_subq, "SUBQ.b 2, A0", 2},
	{cpu_subq, "SUBQ.b 2, A1", 2},
	{cpu_subq, "SUBQ.b 2, A2", 2},
	{cpu_subq, "SUBQ.b 2, A3", 2},
	{cpu_subq, "SUBQ.b 2, A4", 2},
	{cpu_subq, "SUBQ.b 2, A5", 2},
	{cpu_subq, "SUBQ.b 2, A6", 2},
	{cpu_subq, "SUBQ.b 2, A7", 2},
	{cpu_subq, "SUBQ.b 2, (A0)", 2},
	{cpu_subq, "SUBQ.b 2, (A1)", 2},
	{cpu_subq, "SUBQ.b 2, (A2)", 2},
	{cpu_subq, "SUBQ.b 2, (A3)", 2},
	{cpu_subq, "SUBQ.b 2, (A4)", 2},
	{cpu_subq, "SUBQ.b 2, (A5)", 2},
	{cpu_subq, "SUBQ.b 2, (A6)", 2},
	{cpu_subq, "SUBQ.b 2, (A7)", 2},
	{cpu_subq, "SUBQ.b 2, (A0)+", 2},
	{cpu_subq, "SUBQ.b 2, (A1)+", 2},
	{cpu_subq, "SUBQ.b 2, (A2)+", 2},
	{cpu_subq, "SUBQ.b 2, (A3)+", 2},
	{cpu_subq, "SUBQ.b 2, (A4)+", 2},
	{cpu_subq, "SUBQ.b 2, (A5)+", 2},
	{cpu_subq, "SUBQ.b 2, (A6)+", 2},
	{cpu_subq, "SUBQ.b 2, (A7)+", 2},
	{cpu_subq, "SUBQ.b 2, -(A0)", 2},
	{cpu_subq, "SUBQ.b 2, -(A1)", 2},
	{cpu_subq, "SUBQ.b 2, -(A2)", 2},
	{cpu_subq, "SUBQ.b 2, -(A3)", 2},
	{cpu_subq, "SUBQ.b 2, -(A4)", 2},
	{cpu_subq, "SUBQ.b 2, -(A5)", 2},
	{cpu_subq, "SUBQ.b 2, -(A6)", 2},
	{cpu_subq, "SUBQ.b 2, -(A7)", 2},
	{cpu_subq, "SUBQ.b 2, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 2, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 2, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 2, D0", 2},
	{cpu_subq, "SUBQ.w 2, D1", 2},
	{cpu_subq, "SUBQ.w 2, D2", 2},
	{cpu_subq, "SUBQ.w 2, D3", 2},
	{cpu_subq, "SUBQ.w 2, D4", 2},
	{cpu_subq, "SUBQ.w 2, D5", 2},
	{cpu_subq, "SUBQ.w 2, D6", 2},
	{cpu_subq, "SUBQ.w 2, D7", 2},
	{cpu_subq, "SUBQ.w 2, A0", 2},
	{cpu_subq, "SUBQ.w 2, A1", 2},
	{cpu_subq, "SUBQ.w 2, A2", 2},
	{cpu_subq, "SUBQ.w 2, A3", 2},
	{cpu_subq, "SUBQ.w 2, A4", 2},
	{cpu_subq, "SUBQ.w 2, A5", 2},
	{cpu_subq, "SUBQ.w 2, A6", 2},
	{cpu_subq, "SUBQ.w 2, A7", 2},
	{cpu_subq, "SUBQ.w 2, (A0)", 2},
	{cpu_subq, "SUBQ.w 2, (A1)", 2},
	{cpu_subq, "SUBQ.w 2, (A2)", 2},
	{cpu_subq, "SUBQ.w 2, (A3)", 2},
	{cpu_subq, "SUBQ.w 2, (A4)", 2},
	{cpu_subq, "SUBQ.w 2, (A5)", 2},
	{cpu_subq, "SUBQ.w 2, (A6)", 2},
	{cpu_subq, "SUBQ.w 2, (A7)", 2},
	{cpu_subq, "SUBQ.w 2, (A0)+", 2},
	{cpu_subq, "SUBQ.w 2, (A1)+", 2},
	{cpu_subq, "SUBQ.w 2, (A2)+", 2},
	{cpu_subq, "SUBQ.w 2, (A3)+", 2},
	{cpu_subq, "SUBQ.w 2, (A4)+", 2},
	{cpu_subq, "SUBQ.w 2, (A5)+", 2},
	{cpu_subq, "SUBQ.w 2, (A6)+", 2},
	{cpu_subq, "SUBQ.w 2, (A7)+", 2},
	{cpu_subq, "SUBQ.w 2, -(A0)", 2},
	{cpu_subq, "SUBQ.w 2, -(A1)", 2},
	{cpu_subq, "SUBQ.w 2, -(A2)", 2},
	{cpu_subq, "SUBQ.w 2, -(A3)", 2},
	{cpu_subq, "SUBQ.w 2, -(A4)", 2},
	{cpu_subq, "SUBQ.w 2, -(A5)", 2},
	{cpu_subq, "SUBQ.w 2, -(A6)", 2},
	{cpu_subq, "SUBQ.w 2, -(A7)", 2},
	{cpu_subq, "SUBQ.w 2, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 2, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 2, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 2, D0", 2},
	{cpu_subq, "SUBQ.l 2, D1", 2},
	{cpu_subq, "SUBQ.l 2, D2", 2},
	{cpu_subq, "SUBQ.l 2, D3", 2},
	{cpu_subq, "SUBQ.l 2, D4", 2},
	{cpu_subq, "SUBQ.l 2, D5", 2},
	{cpu_subq, "SUBQ.l 2, D6", 2},
	{cpu_subq, "SUBQ.l 2, D7", 2},
	{cpu_subq, "SUBQ.l 2, A0", 2},
	{cpu_subq, "SUBQ.l 2, A1", 2},
	{cpu_subq, "SUBQ.l 2, A2", 2},
	{cpu_subq, "SUBQ.l 2, A3", 2},
	{cpu_subq, "SUBQ.l 2, A4", 2},
	{cpu_subq, "SUBQ.l 2, A5", 2},
	{cpu_subq, "SUBQ.l 2, A6", 2},
	{cpu_subq, "SUBQ.l 2, A7", 2},
	{cpu_subq, "SUBQ.l 2, (A0)", 2},
	{cpu_subq, "SUBQ.l 2, (A1)", 2},
	{cpu_subq, "SUBQ.l 2, (A2)", 2},
	{cpu_subq, "SUBQ.l 2, (A3)", 2},
	{cpu_subq, "SUBQ.l 2, (A4)", 2},
	{cpu_subq, "SUBQ.l 2, (A5)", 2},
	{cpu_subq, "SUBQ.l 2, (A6)", 2},
	{cpu_subq, "SUBQ.l 2, (A7)", 2},
	{cpu_subq, "SUBQ.l 2, (A0)+", 2},
	{cpu_subq, "SUBQ.l 2, (A1)+", 2},
	{cpu_subq, "SUBQ.l 2, (A2)+", 2},
	{cpu_subq, "SUBQ.l 2, (A3)+", 2},
	{cpu_subq, "SUBQ.l 2, (A4)+", 2},
	{cpu_subq, "SUBQ.l 2, (A5)+", 2},
	{cpu_subq, "SUBQ.l 2, (A6)+", 2},
	{cpu_subq, "SUBQ.l 2, (A7)+", 2},
	{cpu_subq, "SUBQ.l 2, -(A0)", 2},
	{cpu_subq, "SUBQ.l 2, -(A1)", 2},
	{cpu_subq, "SUBQ.l 2, -(A2)", 2},
	{cpu_subq, "SUBQ.l 2, -(A3)", 2},
	{cpu_subq, "SUBQ.l 2, -(A4)", 2},
	{cpu_subq, "SUBQ.l 2, -(A5)", 2},
	{cpu_subq, "SUBQ.l 2, -(A6)", 2},
	{cpu_subq, "SUBQ.l 2, -(A7)", 2},
	{cpu_subq, "SUBQ.l 2, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 2, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 2, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 2, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc CS D0", 2},
	{cpu_scc, "Scc CS D1", 2},
	{cpu_scc, "Scc CS D2", 2},
	{cpu_scc, "Scc CS D3", 2},
	{cpu_scc, "Scc CS D4", 2},
	{cpu_scc, "Scc CS D5", 2},
	{cpu_scc, "Scc CS D6", 2},
	{cpu_scc, "Scc CS D7", 2},
	{cpu_dbcc, "DBcc CS D0, #", 0},
	{cpu_dbcc, "DBcc CS D1, #", 0},
	{cpu_dbcc, "DBcc CS D2, #", 0},
	{cpu_dbcc, "DBcc CS D3, #", 0},
	{cpu_dbcc, "DBcc CS D4, #", 0},
	{cpu_dbcc, "DBcc CS D5, #", 0},
	{cpu_dbcc, "DBcc CS D6, #", 0},
	{cpu_dbcc, "DBcc CS D7, #", 0},
	{cpu_scc, "Scc CS (A0)", 2},
	{cpu_scc, "Scc CS (A1)", 2},
	{cpu_scc, "Scc CS (A2)", 2},
	{cpu_scc, "Scc CS (A3)", 2},
	{cpu_scc, "Scc CS (A4)", 2},
	{cpu_scc, "Scc CS (A5)", 2},
	{cpu_scc, "Scc CS (A6)", 2},
	{cpu_scc, "Scc CS (A7)", 2},
	{cpu_scc, "Scc CS (A0)+", 2},
	{cpu_scc, "Scc CS (A1)+", 2},
	{cpu_scc, "Scc CS (A2)+", 2},
	{cpu_scc, "Scc CS (A3)+", 2},
	{cpu_scc, "Scc CS (A4)+", 2},
	{cpu_scc, "Scc CS (A5)+", 2},
	{cpu_scc, "Scc CS (A6)+", 2},
	{cpu_scc, "Scc CS (A7)+", 2},
	{cpu_scc, "Scc CS -(A0)", 2},
	{cpu_scc, "Scc CS -(A1)", 2},
	{cpu_scc, "Scc CS -(A2)", 2},
	{cpu_scc, "Scc CS -(A3)", 2},
	{cpu_scc, "Scc CS -(A4)", 2},
	{cpu_scc, "Scc CS -(A5)", 2},
	{cpu_scc, "Scc CS -(A6)", 2},
	{cpu_scc, "Scc CS -(A7)", 2},
	{cpu_scc, "Scc CS (d16, A0)", 4},
	{cpu_scc, "Scc CS (d16, A1)", 4},
	{cpu_scc, "Scc CS (d16, A2)", 4},
	{cpu_scc, "Scc CS (d16, A3)", 4},
	{cpu_scc, "Scc CS (d16, A4)", 4},
	{cpu_scc, "Scc CS (d16, A5)", 4},
	{cpu_scc, "Scc CS (d16, A6)", 4},
	{cpu_scc, "Scc CS (d16, A7)", 4},
	{cpu_scc, "Scc CS (d8, A0, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A1, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A2, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A3, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A4, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A5, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A6, Xn)", 4},
	{cpu_scc, "Scc CS (d8, A7, Xn)", 4},
	{cpu_scc, "Scc CS (xxx).W", 4},
	{cpu_scc, "Scc CS (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 3, D0", 2},
	{cpu_addq, "ADDQ.b 3, D1", 2},
	{cpu_addq, "ADDQ.b 3, D2", 2},
	{cpu_addq, "ADDQ.b 3, D3", 2},
	{cpu_addq, "ADDQ.b 3, D4", 2},
	{cpu_addq, "ADDQ.b 3, D5", 2},
	{cpu_addq, "ADDQ.b 3, D6", 2},
	{cpu_addq, "ADDQ.b 3, D7", 2},
	{cpu_addq, "ADDQ.b 3, A0", 2},
	{cpu_addq, "ADDQ.b 3, A1", 2},
	{cpu_addq, "ADDQ.b 3, A2", 2},
	{cpu_addq, "ADDQ.b 3, A3", 2},
	{cpu_addq, "ADDQ.b 3, A4", 2},
	{cpu_addq, "ADDQ.b 3, A5", 2},
	{cpu_addq, "ADDQ.b 3, A6", 2},
	{cpu_addq, "ADDQ.b 3, A7", 2},
	{cpu_addq, "ADDQ.b 3, (A0)", 2},
	{cpu_addq, "ADDQ.b 3, (A1)", 2},
	{cpu_addq, "ADDQ.b 3, (A2)", 2},
	{cpu_addq, "ADDQ.b 3, (A3)", 2},
	{cpu_addq, "ADDQ.b 3, (A4)", 2},
	{cpu_addq, "ADDQ.b 3, (A5)", 2},
	{cpu_addq, "ADDQ.b 3, (A6)", 2},
	{cpu_addq, "ADDQ.b 3, (A7)", 2},
	{cpu_addq, "ADDQ.b 3, (A0)+", 2},
	{cpu_addq, "ADDQ.b 3, (A1)+", 2},
	{cpu_addq, "ADDQ.b 3, (A2)+", 2},
	{cpu_addq, "ADDQ.b 3, (A3)+", 2},
	{cpu_addq, "ADDQ.b 3, (A4)+", 2},
	{cpu_addq, "ADDQ.b 3, (A5)+", 2},
	{cpu_addq, "ADDQ.b 3, (A6)+", 2},
	{cpu_addq, "ADDQ.b 3, (A7)+", 2},
	{cpu_addq, "ADDQ.b 3, -(A0)", 2},
	{cpu_addq, "ADDQ.b 3, -(A1)", 2},
	{cpu_addq, "ADDQ.b 3, -(A2)", 2},
	{cpu_addq, "ADDQ.b 3, -(A3)", 2},
	{cpu_addq, "ADDQ.b 3, -(A4)", 2},
	{cpu_addq, "ADDQ.b 3, -(A5)", 2},
	{cpu_addq, "ADDQ.b 3, -(A6)", 2},
	{cpu_addq, "ADDQ.b 3, -(A7)", 2},
	{cpu_addq, "ADDQ.b 3, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 3, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 3, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 3, D0", 2},
	{cpu_addq, "ADDQ.w 3, D1", 2},
	{cpu_addq, "ADDQ.w 3, D2", 2},
	{cpu_addq, "ADDQ.w 3, D3", 2},
	{cpu_addq, "ADDQ.w 3, D4", 2},
	{cpu_addq, "ADDQ.w 3, D5", 2},
	{cpu_addq, "ADDQ.w 3, D6", 2},
	{cpu_addq, "ADDQ.w 3, D7", 2},
	{cpu_addq, "ADDQ.w 3, A0", 2},
	{cpu_addq, "ADDQ.w 3, A1", 2},
	{cpu_addq, "ADDQ.w 3, A2", 2},
	{cpu_addq, "ADDQ.w 3, A3", 2},
	{cpu_addq, "ADDQ.w 3, A4", 2},
	{cpu_addq, "ADDQ.w 3, A5", 2},
	{cpu_addq, "ADDQ.w 3, A6", 2},
	{cpu_addq, "ADDQ.w 3, A7", 2},
	{cpu_addq, "ADDQ.w 3, (A0)", 2},
	{cpu_addq, "ADDQ.w 3, (A1)", 2},
	{cpu_addq, "ADDQ.w 3, (A2)", 2},
	{cpu_addq, "ADDQ.w 3, (A3)", 2},
	{cpu_addq, "ADDQ.w 3, (A4)", 2},
	{cpu_addq, "ADDQ.w 3, (A5)", 2},
	{cpu_addq, "ADDQ.w 3, (A6)", 2},
	{cpu_addq, "ADDQ.w 3, (A7)", 2},
	{cpu_addq, "ADDQ.w 3, (A0)+", 2},
	{cpu_addq, "ADDQ.w 3, (A1)+", 2},
	{cpu_addq, "ADDQ.w 3, (A2)+", 2},
	{cpu_addq, "ADDQ.w 3, (A3)+", 2},
	{cpu_addq, "ADDQ.w 3, (A4)+", 2},
	{cpu_addq, "ADDQ.w 3, (A5)+", 2},
	{cpu_addq, "ADDQ.w 3, (A6)+", 2},
	{cpu_addq, "ADDQ.w 3, (A7)+", 2},
	{cpu_addq, "ADDQ.w 3, -(A0)", 2},
	{cpu_addq, "ADDQ.w 3, -(A1)", 2},
	{cpu_addq, "ADDQ.w 3, -(A2)", 2},
	{cpu_addq, "ADDQ.w 3, -(A3)", 2},
	{cpu_addq, "ADDQ.w 3, -(A4)", 2},
	{cpu_addq, "ADDQ.w 3, -(A5)", 2},
	{cpu_addq, "ADDQ.w 3, -(A6)", 2},
	{cpu_addq, "ADDQ.w 3, -(A7)", 2},
	{cpu_addq, "ADDQ.w 3, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 3, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 3, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 3, D0", 2},
	{cpu_addq, "ADDQ.l 3, D1", 2},
	{cpu_addq, "ADDQ.l 3, D2", 2},
	{cpu_addq, "ADDQ.l 3, D3", 2},
	{cpu_addq, "ADDQ.l 3, D4", 2},
	{cpu_addq, "ADDQ.l 3, D5", 2},
	{cpu_addq, "ADDQ.l 3, D6", 2},
	{cpu_addq, "ADDQ.l 3, D7", 2},
	{cpu_addq, "ADDQ.l 3, A0", 2},
	{cpu_addq, "ADDQ.l 3, A1", 2},
	{cpu_addq, "ADDQ.l 3, A2", 2},
	{cpu_addq, "ADDQ.l 3, A3", 2},
	{cpu_addq, "ADDQ.l 3, A4", 2},
	{cpu_addq, "ADDQ.l 3, A5", 2},
	{cpu_addq, "ADDQ.l 3, A6", 2},
	{cpu_addq, "ADDQ.l 3, A7", 2},
	{cpu_addq, "ADDQ.l 3, (A0)", 2},
	{cpu_addq, "ADDQ.l 3, (A1)", 2},
	{cpu_addq, "ADDQ.l 3, (A2)", 2},
	{cpu_addq, "ADDQ.l 3, (A3)", 2},
	{cpu_addq, "ADDQ.l 3, (A4)", 2},
	{cpu_addq, "ADDQ.l 3, (A5)", 2},
	{cpu_addq, "ADDQ.l 3, (A6)", 2},
	{cpu_addq, "ADDQ.l 3, (A7)", 2},
	{cpu_addq, "ADDQ.l 3, (A0)+", 2},
	{cpu_addq, "ADDQ.l 3, (A1)+", 2},
	{cpu_addq, "ADDQ.l 3, (A2)+", 2},
	{cpu_addq, "ADDQ.l 3, (A3)+", 2},
	{cpu_addq, "ADDQ.l 3, (A4)+", 2},
	{cpu_addq, "ADDQ.l 3, (A5)+", 2},
	{cpu_addq, "ADDQ.l 3, (A6)+", 2},
	{cpu_addq, "ADDQ.l 3, (A7)+", 2},
	{cpu_addq, "ADDQ.l 3, -(A0)", 2},
	{cpu_addq, "ADDQ.l 3, -(A1)", 2},
	{cpu_addq, "ADDQ.l 3, -(A2)", 2},
	{cpu_addq, "ADDQ.l 3, -(A3)", 2},
	{cpu_addq, "ADDQ.l 3, -(A4)", 2},
	{cpu_addq, "ADDQ.l 3, -(A5)", 2},
	{cpu_addq, "ADDQ.l 3, -(A6)", 2},
	{cpu_addq, "ADDQ.l 3, -(A7)", 2},
	{cpu_addq, "ADDQ.l 3, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 3, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 3, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc NE D0", 2},
	{cpu_scc, "Scc NE D1", 2},
	{cpu_scc, "Scc NE D2", 2},
	{cpu_scc, "Scc NE D3", 2},
	{cpu_scc, "Scc NE D4", 2},
	{cpu_scc, "Scc NE D5", 2},
	{cpu_scc, "Scc NE D6", 2},
	{cpu_scc, "Scc NE D7", 2},
	{cpu_dbcc, "DBcc NE D0, #", 0},
	{cpu_dbcc, "DBcc NE D1, #", 0},
	{cpu_dbcc, "DBcc NE D2, #", 0},
	{cpu_dbcc, "DBcc NE D3, #", 0},
	{cpu_dbcc, "DBcc NE D4, #", 0},
	{cpu_dbcc, "DBcc NE D5, #", 0},
	{cpu_dbcc, "DBcc NE D6, #", 0},
	{cpu_dbcc, "DBcc NE D7, #", 0},
	{cpu_scc, "Scc NE (A0)", 2},
	{cpu_scc, "Scc NE (A1)", 2},
	{cpu_scc, "Scc NE (A2)", 2},
	{cpu_scc, "Scc NE (A3)", 2},
	{cpu_scc, "Scc NE (A4)", 2},
	{cpu_scc, "Scc NE (A5)", 2},
	{cpu_scc, "Scc NE (A6)", 2},
	{cpu_scc, "Scc NE (A7)", 2},
	{cpu_scc, "Scc NE (A0)+", 2},
	{cpu_scc, "Scc NE (A1)+", 2},
	{cpu_scc, "Scc NE (A2)+", 2},
	{cpu_scc, "Scc NE (A3)+", 2},
	{cpu_scc, "Scc NE (A4)+", 2},
	{cpu_scc, "Scc NE (A5)+", 2},
	{cpu_scc, "Scc NE (A6)+", 2},
	{cpu_scc, "Scc NE (A7)+", 2},
	{cpu_scc, "Scc NE -(A0)", 2},
	{cpu_scc, "Scc NE -(A1)", 2},
	{cpu_scc, "Scc NE -(A2)", 2},
	{cpu_scc, "Scc NE -(A3)", 2},
	{cpu_scc, "Scc NE -(A4)", 2},
	{cpu_scc, "Scc NE -(A5)", 2},
	{cpu_scc, "Scc NE -(A6)", 2},
	{cpu_scc, "Scc NE -(A7)", 2},
	{cpu_scc, "Scc NE (d16, A0)", 4},
	{cpu_scc, "Scc NE (d16, A1)", 4},
	{cpu_scc, "Scc NE (d16, A2)", 4},
	{cpu_scc, "Scc NE (d16, A3)", 4},
	{cpu_scc, "Scc NE (d16, A4)", 4},
	{cpu_scc, "Scc NE (d16, A5)", 4},
	{cpu_scc, "Scc NE (d16, A6)", 4},
	{cpu_scc, "Scc NE (d16, A7)", 4},
	{cpu_scc, "Scc NE (d8, A0, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A1, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A2, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A3, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A4, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A5, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A6, Xn)", 4},
	{cpu_scc, "Scc NE (d8, A7, Xn)", 4},
	{cpu_scc, "Scc NE (xxx).W", 4},
	{cpu_scc, "Scc NE (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 3, D0", 2},
	{cpu_subq, "SUBQ.b 3, D1", 2},
	{cpu_subq, "SUBQ.b 3, D2", 2},
	{cpu_subq, "SUBQ.b 3, D3", 2},
	{cpu_subq, "SUBQ.b 3, D4", 2},
	{cpu_subq, "SUBQ.b 3, D5", 2},
	{cpu_subq, "SUBQ.b 3, D6", 2},
	{cpu_subq, "SUBQ.b 3, D7", 2},
	{cpu_subq, "SUBQ.b 3, A0", 2},
	{cpu_subq, "SUBQ.b 3, A1", 2},
	{cpu_subq, "SUBQ.b 3, A2", 2},
	{cpu_subq, "SUBQ.b 3, A3", 2},
	{cpu_subq, "SUBQ.b 3, A4", 2},
	{cpu_subq, "SUBQ.b 3, A5", 2},
	{cpu_subq, "SUBQ.b 3, A6", 2},
	{cpu_subq, "SUBQ.b 3, A7", 2},
	{cpu_subq, "SUBQ.b 3, (A0)", 2},
	{cpu_subq, "SUBQ.b 3, (A1)", 2},
	{cpu_subq, "SUBQ.b 3, (A2)", 2},
	{cpu_subq, "SUBQ.b 3, (A3)", 2},
	{cpu_subq, "SUBQ.b 3, (A4)", 2},
	{cpu_subq, "SUBQ.b 3, (A5)", 2},
	{cpu_subq, "SUBQ.b 3, (A6)", 2},
	{cpu_subq, "SUBQ.b 3, (A7)", 2},
	{cpu_subq, "SUBQ.b 3, (A0)+", 2},
	{cpu_subq, "SUBQ.b 3, (A1)+", 2},
	{cpu_subq, "SUBQ.b 3, (A2)+", 2},
	{cpu_subq, "SUBQ.b 3, (A3)+", 2},
	{cpu_subq, "SUBQ.b 3, (A4)+", 2},
	{cpu_subq, "SUBQ.b 3, (A5)+", 2},
	{cpu_subq, "SUBQ.b 3, (A6)+", 2},
	{cpu_subq, "SUBQ.b 3, (A7)+", 2},
	{cpu_subq, "SUBQ.b 3, -(A0)", 2},
	{cpu_subq, "SUBQ.b 3, -(A1)", 2},
	{cpu_subq, "SUBQ.b 3, -(A2)", 2},
	{cpu_subq, "SUBQ.b 3, -(A3)", 2},
	{cpu_subq, "SUBQ.b 3, -(A4)", 2},
	{cpu_subq, "SUBQ.b 3, -(A5)", 2},
	{cpu_subq, "SUBQ.b 3, -(A6)", 2},
	{cpu_subq, "SUBQ.b 3, -(A7)", 2},
	{cpu_subq, "SUBQ.b 3, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 3, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 3, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 3, D0", 2},
	{cpu_subq, "SUBQ.w 3, D1", 2},
	{cpu_subq, "SUBQ.w 3, D2", 2},
	{cpu_subq, "SUBQ.w 3, D3", 2},
	{cpu_subq, "SUBQ.w 3, D4", 2},
	{cpu_subq, "SUBQ.w 3, D5", 2},
	{cpu_subq, "SUBQ.w 3, D6", 2},
	{cpu_subq, "SUBQ.w 3, D7", 2},
	{cpu_subq, "SUBQ.w 3, A0", 2},
	{cpu_subq, "SUBQ.w 3, A1", 2},
	{cpu_subq, "SUBQ.w 3, A2", 2},
	{cpu_subq, "SUBQ.w 3, A3", 2},
	{cpu_subq, "SUBQ.w 3, A4", 2},
	{cpu_subq, "SUBQ.w 3, A5", 2},
	{cpu_subq, "SUBQ.w 3, A6", 2},
	{cpu_subq, "SUBQ.w 3, A7", 2},
	{cpu_subq, "SUBQ.w 3, (A0)", 2},
	{cpu_subq, "SUBQ.w 3, (A1)", 2},
	{cpu_subq, "SUBQ.w 3, (A2)", 2},
	{cpu_subq, "SUBQ.w 3, (A3)", 2},
	{cpu_subq, "SUBQ.w 3, (A4)", 2},
	{cpu_subq, "SUBQ.w 3, (A5)", 2},
	{cpu_subq, "SUBQ.w 3, (A6)", 2},
	{cpu_subq, "SUBQ.w 3, (A7)", 2},
	{cpu_subq, "SUBQ.w 3, (A0)+", 2},
	{cpu_subq, "SUBQ.w 3, (A1)+", 2},
	{cpu_subq, "SUBQ.w 3, (A2)+", 2},
	{cpu_subq, "SUBQ.w 3, (A3)+", 2},
	{cpu_subq, "SUBQ.w 3, (A4)+", 2},
	{cpu_subq, "SUBQ.w 3, (A5)+", 2},
	{cpu_subq, "SUBQ.w 3, (A6)+", 2},
	{cpu_subq, "SUBQ.w 3, (A7)+", 2},
	{cpu_subq, "SUBQ.w 3, -(A0)", 2},
	{cpu_subq, "SUBQ.w 3, -(A1)", 2},
	{cpu_subq, "SUBQ.w 3, -(A2)", 2},
	{cpu_subq, "SUBQ.w 3, -(A3)", 2},
	{cpu_subq, "SUBQ.w 3, -(A4)", 2},
	{cpu_subq, "SUBQ.w 3, -(A5)", 2},
	{cpu_subq, "SUBQ.w 3, -(A6)", 2},
	{cpu_subq, "SUBQ.w 3, -(A7)", 2},
	{cpu_subq, "SUBQ.w 3, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 3, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 3, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 3, D0", 2},
	{cpu_subq, "SUBQ.l 3, D1", 2},
	{cpu_subq, "SUBQ.l 3, D2", 2},
	{cpu_subq, "SUBQ.l 3, D3", 2},
	{cpu_subq, "SUBQ.l 3, D4", 2},
	{cpu_subq, "SUBQ.l 3, D5", 2},
	{cpu_subq, "SUBQ.l 3, D6", 2},
	{cpu_subq, "SUBQ.l 3, D7", 2},
	{cpu_subq, "SUBQ.l 3, A0", 2},
	{cpu_subq, "SUBQ.l 3, A1", 2},
	{cpu_subq, "SUBQ.l 3, A2", 2},
	{cpu_subq, "SUBQ.l 3, A3", 2},
	{cpu_subq, "SUBQ.l 3, A4", 2},
	{cpu_subq, "SUBQ.l 3, A5", 2},
	{cpu_subq, "SUBQ.l 3, A6", 2},
	{cpu_subq, "SUBQ.l 3, A7", 2},
	{cpu_subq, "SUBQ.l 3, (A0)", 2},
	{cpu_subq, "SUBQ.l 3, (A1)", 2},
	{cpu_subq, "SUBQ.l 3, (A2)", 2},
	{cpu_subq, "SUBQ.l 3, (A3)", 2},
	{cpu_subq, "SUBQ.l 3, (A4)", 2},
	{cpu_subq, "SUBQ.l 3, (A5)", 2},
	{cpu_subq, "SUBQ.l 3, (A6)", 2},
	{cpu_subq, "SUBQ.l 3, (A7)", 2},
	{cpu_subq, "SUBQ.l 3, (A0)+", 2},
	{cpu_subq, "SUBQ.l 3, (A1)+", 2},
	{cpu_subq, "SUBQ.l 3, (A2)+", 2},
	{cpu_subq, "SUBQ.l 3, (A3)+", 2},
	{cpu_subq, "SUBQ.l 3, (A4)+", 2},
	{cpu_subq, "SUBQ.l 3, (A5)+", 2},
	{cpu_subq, "SUBQ.l 3, (A6)+", 2},
	{cpu_subq, "SUBQ.l 3, (A7)+", 2},
	{cpu_subq, "SUBQ.l 3, -(A0)", 2},
	{cpu_subq, "SUBQ.l 3, -(A1)", 2},
	{cpu_subq, "SUBQ.l 3, -(A2)", 2},
	{cpu_subq, "SUBQ.l 3, -(A3)", 2},
	{cpu_subq, "SUBQ.l 3, -(A4)", 2},
	{cpu_subq, "SUBQ.l 3, -(A5)", 2},
	{cpu_subq, "SUBQ.l 3, -(A6)", 2},
	{cpu_subq, "SUBQ.l 3, -(A7)", 2},
	{cpu_subq, "SUBQ.l 3, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 3, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 3, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 3, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc EQ D0", 2},
	{cpu_scc, "Scc EQ D1", 2},
	{cpu_scc, "Scc EQ D2", 2},
	{cpu_scc, "Scc EQ D3", 2},
	{cpu_scc, "Scc EQ D4", 2},
	{cpu_scc, "Scc EQ D5", 2},
	{cpu_scc, "Scc EQ D6", 2},
	{cpu_scc, "Scc EQ D7", 2},
	{cpu_dbcc, "DBcc EQ D0, #", 0},
	{cpu_dbcc, "DBcc EQ D1, #", 0},
	{cpu_dbcc, "DBcc EQ D2, #", 0},
	{cpu_dbcc, "DBcc EQ D3, #", 0},
	{cpu_dbcc, "DBcc EQ D4, #", 0},
	{cpu_dbcc, "DBcc EQ D5, #", 0},
	{cpu_dbcc, "DBcc EQ D6, #", 0},
	{cpu_dbcc, "DBcc EQ D7, #", 0},
	{cpu_scc, "Scc EQ (A0)", 2},
	{cpu_scc, "Scc EQ (A1)", 2},
	{cpu_scc, "Scc EQ (A2)", 2},
	{cpu_scc, "Scc EQ (A3)", 2},
	{cpu_scc, "Scc EQ (A4)", 2},
	{cpu_scc, "Scc EQ (A5)", 2},
	{cpu_scc, "Scc EQ (A6)", 2},
	{cpu_scc, "Scc EQ (A7)", 2},
	{cpu_scc, "Scc EQ (A0)+", 2},
	{cpu_scc, "Scc EQ (A1)+", 2},
	{cpu_scc, "Scc EQ (A2)+", 2},
	{cpu_scc, "Scc EQ (A3)+", 2},
	{cpu_scc, "Scc EQ (A4)+", 2},
	{cpu_scc, "Scc EQ (A5)+", 2},
	{cpu_scc, "Scc EQ (A6)+", 2},
	{cpu_scc, "Scc EQ (A7)+", 2},
	{cpu_scc, "Scc EQ -(A0)", 2},
	{cpu_scc, "Scc EQ -(A1)", 2},
	{cpu_scc, "Scc EQ -(A2)", 2},
	{cpu_scc, "Scc EQ -(A3)", 2},
	{cpu_scc, "Scc EQ -(A4)", 2},
	{cpu_scc, "Scc EQ -(A5)", 2},
	{cpu_scc, "Scc EQ -(A6)", 2},
	{cpu_scc, "Scc EQ -(A7)", 2},
	{cpu_scc, "Scc EQ (d16, A0)", 4},
	{cpu_scc, "Scc EQ (d16, A1)", 4},
	{cpu_scc, "Scc EQ (d16, A2)", 4},
	{cpu_scc, "Scc EQ (d16, A3)", 4},
	{cpu_scc, "Scc EQ (d16, A4)", 4},
	{cpu_scc, "Scc EQ (d16, A5)", 4},
	{cpu_scc, "Scc EQ (d16, A6)", 4},
	{cpu_scc, "Scc EQ (d16, A7)", 4},
	{cpu_scc, "Scc EQ (d8, A0, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A1, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A2, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A3, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A4, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A5, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A6, Xn)", 4},
	{cpu_scc, "Scc EQ (d8, A7, Xn)", 4},
	{cpu_scc, "Scc EQ (xxx).W", 4},
	{cpu_scc, "Scc EQ (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 4, D0", 2},
	{cpu_addq, "ADDQ.b 4, D1", 2},
	{cpu_addq, "ADDQ.b 4, D2", 2},
	{cpu_addq, "ADDQ.b 4, D3", 2},
	{cpu_addq, "ADDQ.b 4, D4", 2},
	{cpu_addq, "ADDQ.b 4, D5", 2},
	{cpu_addq, "ADDQ.b 4, D6", 2},
	{cpu_addq, "ADDQ.b 4, D7", 2},
	{cpu_addq, "ADDQ.b 4, A0", 2},
	{cpu_addq, "ADDQ.b 4, A1", 2},
	{cpu_addq, "ADDQ.b 4, A2", 2},
	{cpu_addq, "ADDQ.b 4, A3", 2},
	{cpu_addq, "ADDQ.b 4, A4", 2},
	{cpu_addq, "ADDQ.b 4, A5", 2},
	{cpu_addq, "ADDQ.b 4, A6", 2},
	{cpu_addq, "ADDQ.b 4, A7", 2},
	{cpu_addq, "ADDQ.b 4, (A0)", 2},
	{cpu_addq, "ADDQ.b 4, (A1)", 2},
	{cpu_addq, "ADDQ.b 4, (A2)", 2},
	{cpu_addq, "ADDQ.b 4, (A3)", 2},
	{cpu_addq, "ADDQ.b 4, (A4)", 2},
	{cpu_addq, "ADDQ.b 4, (A5)", 2},
	{cpu_addq, "ADDQ.b 4, (A6)", 2},
	{cpu_addq, "ADDQ.b 4, (A7)", 2},
	{cpu_addq, "ADDQ.b 4, (A0)+", 2},
	{cpu_addq, "ADDQ.b 4, (A1)+", 2},
	{cpu_addq, "ADDQ.b 4, (A2)+", 2},
	{cpu_addq, "ADDQ.b 4, (A3)+", 2},
	{cpu_addq, "ADDQ.b 4, (A4)+", 2},
	{cpu_addq, "ADDQ.b 4, (A5)+", 2},
	{cpu_addq, "ADDQ.b 4, (A6)+", 2},
	{cpu_addq, "ADDQ.b 4, (A7)+", 2},
	{cpu_addq, "ADDQ.b 4, -(A0)", 2},
	{cpu_addq, "ADDQ.b 4, -(A1)", 2},
	{cpu_addq, "ADDQ.b 4, -(A2)", 2},
	{cpu_addq, "ADDQ.b 4, -(A3)", 2},
	{cpu_addq, "ADDQ.b 4, -(A4)", 2},
	{cpu_addq, "ADDQ.b 4, -(A5)", 2},
	{cpu_addq, "ADDQ.b 4, -(A6)", 2},
	{cpu_addq, "ADDQ.b 4, -(A7)", 2},
	{cpu_addq, "ADDQ.b 4, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 4, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 4, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 4, D0", 2},
	{cpu_addq, "ADDQ.w 4, D1", 2},
	{cpu_addq, "ADDQ.w 4, D2", 2},
	{cpu_addq, "ADDQ.w 4, D3", 2},
	{cpu_addq, "ADDQ.w 4, D4", 2},
	{cpu_addq, "ADDQ.w 4, D5", 2},
	{cpu_addq, "ADDQ.w 4, D6", 2},
	{cpu_addq, "ADDQ.w 4, D7", 2},
	{cpu_addq, "ADDQ.w 4, A0", 2},
	{cpu_addq, "ADDQ.w 4, A1", 2},
	{cpu_addq, "ADDQ.w 4, A2", 2},
	{cpu_addq, "ADDQ.w 4, A3", 2},
	{cpu_addq, "ADDQ.w 4, A4", 2},
	{cpu_addq, "ADDQ.w 4, A5", 2},
	{cpu_addq, "ADDQ.w 4, A6", 2},
	{cpu_addq, "ADDQ.w 4, A7", 2},
	{cpu_addq, "ADDQ.w 4, (A0)", 2},
	{cpu_addq, "ADDQ.w 4, (A1)", 2},
	{cpu_addq, "ADDQ.w 4, (A2)", 2},
	{cpu_addq, "ADDQ.w 4, (A3)", 2},
	{cpu_addq, "ADDQ.w 4, (A4)", 2},
	{cpu_addq, "ADDQ.w 4, (A5)", 2},
	{cpu_addq, "ADDQ.w 4, (A6)", 2},
	{cpu_addq, "ADDQ.w 4, (A7)", 2},
	{cpu_addq, "ADDQ.w 4, (A0)+", 2},
	{cpu_addq, "ADDQ.w 4, (A1)+", 2},
	{cpu_addq, "ADDQ.w 4, (A2)+", 2},
	{cpu_addq, "ADDQ.w 4, (A3)+", 2},
	{cpu_addq, "ADDQ.w 4, (A4)+", 2},
	{cpu_addq, "ADDQ.w 4, (A5)+", 2},
	{cpu_addq, "ADDQ.w 4, (A6)+", 2},
	{cpu_addq, "ADDQ.w 4, (A7)+", 2},
	{cpu_addq, "ADDQ.w 4, -(A0)", 2},
	{cpu_addq, "ADDQ.w 4, -(A1)", 2},
	{cpu_addq, "ADDQ.w 4, -(A2)", 2},
	{cpu_addq, "ADDQ.w 4, -(A3)", 2},
	{cpu_addq, "ADDQ.w 4, -(A4)", 2},
	{cpu_addq, "ADDQ.w 4, -(A5)", 2},
	{cpu_addq, "ADDQ.w 4, -(A6)", 2},
	{cpu_addq, "ADDQ.w 4, -(A7)", 2},
	{cpu_addq, "ADDQ.w 4, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 4, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 4, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 4, D0", 2},
	{cpu_addq, "ADDQ.l 4, D1", 2},
	{cpu_addq, "ADDQ.l 4, D2", 2},
	{cpu_addq, "ADDQ.l 4, D3", 2},
	{cpu_addq, "ADDQ.l 4, D4", 2},
	{cpu_addq, "ADDQ.l 4, D5", 2},
	{cpu_addq, "ADDQ.l 4, D6", 2},
	{cpu_addq, "ADDQ.l 4, D7", 2},
	{cpu_addq, "ADDQ.l 4, A0", 2},
	{cpu_addq, "ADDQ.l 4, A1", 2},
	{cpu_addq, "ADDQ.l 4, A2", 2},
	{cpu_addq, "ADDQ.l 4, A3", 2},
	{cpu_addq, "ADDQ.l 4, A4", 2},
	{cpu_addq, "ADDQ.l 4, A5", 2},
	{cpu_addq, "ADDQ.l 4, A6", 2},
	{cpu_addq, "ADDQ.l 4, A7", 2},
	{cpu_addq, "ADDQ.l 4, (A0)", 2},
	{cpu_addq, "ADDQ.l 4, (A1)", 2},
	{cpu_addq, "ADDQ.l 4, (A2)", 2},
	{cpu_addq, "ADDQ.l 4, (A3)", 2},
	{cpu_addq, "ADDQ.l 4, (A4)", 2},
	{cpu_addq, "ADDQ.l 4, (A5)", 2},
	{cpu_addq, "ADDQ.l 4, (A6)", 2},
	{cpu_addq, "ADDQ.l 4, (A7)", 2},
	{cpu_addq, "ADDQ.l 4, (A0)+", 2},
	{cpu_addq, "ADDQ.l 4, (A1)+", 2},
	{cpu_addq, "ADDQ.l 4, (A2)+", 2},
	{cpu_addq, "ADDQ.l 4, (A3)+", 2},
	{cpu_addq, "ADDQ.l 4, (A4)+", 2},
	{cpu_addq, "ADDQ.l 4, (A5)+", 2},
	{cpu_addq, "ADDQ.l 4, (A6)+", 2},
	{cpu_addq, "ADDQ.l 4, (A7)+", 2},
	{cpu_addq, "ADDQ.l 4, -(A0)", 2},
	{cpu_addq, "ADDQ.l 4, -(A1)", 2},
	{cpu_addq, "ADDQ.l 4, -(A2)", 2},
	{cpu_addq, "ADDQ.l 4, -(A3)", 2},
	{cpu_addq, "ADDQ.l 4, -(A4)", 2},
	{cpu_addq, "ADDQ.l 4, -(A5)", 2},
	{cpu_addq, "ADDQ.l 4, -(A6)", 2},
	{cpu_addq, "ADDQ.l 4, -(A7)", 2},
	{cpu_addq, "ADDQ.l 4, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 4, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 4, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc VC D0", 2},
	{cpu_scc, "Scc VC D1", 2},
	{cpu_scc, "Scc VC D2", 2},
	{cpu_scc, "Scc VC D3", 2},
	{cpu_scc, "Scc VC D4", 2},
	{cpu_scc, "Scc VC D5", 2},
	{cpu_scc, "Scc VC D6", 2},
	{cpu_scc, "Scc VC D7", 2},
	{cpu_dbcc, "DBcc VC D0, #", 0},
	{cpu_dbcc, "DBcc VC D1, #", 0},
	{cpu_dbcc, "DBcc VC D2, #", 0},
	{cpu_dbcc, "DBcc VC D3, #", 0},
	{cpu_dbcc, "DBcc VC D4, #", 0},
	{cpu_dbcc, "DBcc VC D5, #", 0},
	{cpu_dbcc, "DBcc VC D6, #", 0},
	{cpu_dbcc, "DBcc VC D7, #", 0},
	{cpu_scc, "Scc VC (A0)", 2},
	{cpu_scc, "Scc VC (A1)", 2},
	{cpu_scc, "Scc VC (A2)", 2},
	{cpu_scc, "Scc VC (A3)", 2},
	{cpu_scc, "Scc VC (A4)", 2},
	{cpu_scc, "Scc VC (A5)", 2},
	{cpu_scc, "Scc VC (A6)", 2},
	{cpu_scc, "Scc VC (A7)", 2},
	{cpu_scc, "Scc VC (A0)+", 2},
	{cpu_scc, "Scc VC (A1)+", 2},
	{cpu_scc, "Scc VC (A2)+", 2},
	{cpu_scc, "Scc VC (A3)+", 2},
	{cpu_scc, "Scc VC (A4)+", 2},
	{cpu_scc, "Scc VC (A5)+", 2},
	{cpu_scc, "Scc VC (A6)+", 2},
	{cpu_scc, "Scc VC (A7)+", 2},
	{cpu_scc, "Scc VC -(A0)", 2},
	{cpu_scc, "Scc VC -(A1)", 2},
	{cpu_scc, "Scc VC -(A2)", 2},
	{cpu_scc, "Scc VC -(A3)", 2},
	{cpu_scc, "Scc VC -(A4)", 2},
	{cpu_scc, "Scc VC -(A5)", 2},
	{cpu_scc, "Scc VC -(A6)", 2},
	{cpu_scc, "Scc VC -(A7)", 2},
	{cpu_scc, "Scc VC (d16, A0)", 4},
	{cpu_scc, "Scc VC (d16, A1)", 4},
	{cpu_scc, "Scc VC (d16, A2)", 4},
	{cpu_scc, "Scc VC (d16, A3)", 4},
	{cpu_scc, "Scc VC (d16, A4)", 4},
	{cpu_scc, "Scc VC (d16, A5)", 4},
	{cpu_scc, "Scc VC (d16, A6)", 4},
	{cpu_scc, "Scc VC (d16, A7)", 4},
	{cpu_scc, "Scc VC (d8, A0, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A1, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A2, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A3, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A4, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A5, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A6, Xn)", 4},
	{cpu_scc, "Scc VC (d8, A7, Xn)", 4},
	{cpu_scc, "Scc VC (xxx).W", 4},
	{cpu_scc, "Scc VC (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 4, D0", 2},
	{cpu_subq, "SUBQ.b 4, D1", 2},
	{cpu_subq, "SUBQ.b 4, D2", 2},
	{cpu_subq, "SUBQ.b 4, D3", 2},
	{cpu_subq, "SUBQ.b 4, D4", 2},
	{cpu_subq, "SUBQ.b 4, D5", 2},
	{cpu_subq, "SUBQ.b 4, D6", 2},
	{cpu_subq, "SUBQ.b 4, D7", 2},
	{cpu_subq, "SUBQ.b 4, A0", 2},
	{cpu_subq, "SUBQ.b 4, A1", 2},
	{cpu_subq, "SUBQ.b 4, A2", 2},
	{cpu_subq, "SUBQ.b 4, A3", 2},
	{cpu_subq, "SUBQ.b 4, A4", 2},
	{cpu_subq, "SUBQ.b 4, A5", 2},
	{cpu_subq, "SUBQ.b 4, A6", 2},
	{cpu_subq, "SUBQ.b 4, A7", 2},
	{cpu_subq, "SUBQ.b 4, (A0)", 2},
	{cpu_subq, "SUBQ.b 4, (A1)", 2},
	{cpu_subq, "SUBQ.b 4, (A2)", 2},
	{cpu_subq, "SUBQ.b 4, (A3)", 2},
	{cpu_subq, "SUBQ.b 4, (A4)", 2},
	{cpu_subq, "SUBQ.b 4, (A5)", 2},
	{cpu_subq, "SUBQ.b 4, (A6)", 2},
	{cpu_subq, "SUBQ.b 4, (A7)", 2},
	{cpu_subq, "SUBQ.b 4, (A0)+", 2},
	{cpu_subq, "SUBQ.b 4, (A1)+", 2},
	{cpu_subq, "SUBQ.b 4, (A2)+", 2},
	{cpu_subq, "SUBQ.b 4, (A3)+", 2},
	{cpu_subq, "SUBQ.b 4, (A4)+", 2},
	{cpu_subq, "SUBQ.b 4, (A5)+", 2},
	{cpu_subq, "SUBQ.b 4, (A6)+", 2},
	{cpu_subq, "SUBQ.b 4, (A7)+", 2},
	{cpu_subq, "SUBQ.b 4, -(A0)", 2},
	{cpu_subq, "SUBQ.b 4, -(A1)", 2},
	{cpu_subq, "SUBQ.b 4, -(A2)", 2},
	{cpu_subq, "SUBQ.b 4, -(A3)", 2},
	{cpu_subq, "SUBQ.b 4, -(A4)", 2},
	{cpu_subq, "SUBQ.b 4, -(A5)", 2},
	{cpu_subq, "SUBQ.b 4, -(A6)", 2},
	{cpu_subq, "SUBQ.b 4, -(A7)", 2},
	{cpu_subq, "SUBQ.b 4, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 4, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 4, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 4, D0", 2},
	{cpu_subq, "SUBQ.w 4, D1", 2},
	{cpu_subq, "SUBQ.w 4, D2", 2},
	{cpu_subq, "SUBQ.w 4, D3", 2},
	{cpu_subq, "SUBQ.w 4, D4", 2},
	{cpu_subq, "SUBQ.w 4, D5", 2},
	{cpu_subq, "SUBQ.w 4, D6", 2},
	{cpu_subq, "SUBQ.w 4, D7", 2},
	{cpu_subq, "SUBQ.w 4, A0", 2},
	{cpu_subq, "SUBQ.w 4, A1", 2},
	{cpu_subq, "SUBQ.w 4, A2", 2},
	{cpu_subq, "SUBQ.w 4, A3", 2},
	{cpu_subq, "SUBQ.w 4, A4", 2},
	{cpu_subq, "SUBQ.w 4, A5", 2},
	{cpu_subq, "SUBQ.w 4, A6", 2},
	{cpu_subq, "SUBQ.w 4, A7", 2},
	{cpu_subq, "SUBQ.w 4, (A0)", 2},
	{cpu_subq, "SUBQ.w 4, (A1)", 2},
	{cpu_subq, "SUBQ.w 4, (A2)", 2},
	{cpu_subq, "SUBQ.w 4, (A3)", 2},
	{cpu_subq, "SUBQ.w 4, (A4)", 2},
	{cpu_subq, "SUBQ.w 4, (A5)", 2},
	{cpu_subq, "SUBQ.w 4, (A6)", 2},
	{cpu_subq, "SUBQ.w 4, (A7)", 2},
	{cpu_subq, "SUBQ.w 4, (A0)+", 2},
	{cpu_subq, "SUBQ.w 4, (A1)+", 2},
	{cpu_subq, "SUBQ.w 4, (A2)+", 2},
	{cpu_subq, "SUBQ.w 4, (A3)+", 2},
	{cpu_subq, "SUBQ.w 4, (A4)+", 2},
	{cpu_subq, "SUBQ.w 4, (A5)+", 2},
	{cpu_subq, "SUBQ.w 4, (A6)+", 2},
	{cpu_subq, "SUBQ.w 4, (A7)+", 2},
	{cpu_subq, "SUBQ.w 4, -(A0)", 2},
	{cpu_subq, "SUBQ.w 4, -(A1)", 2},
	{cpu_subq, "SUBQ.w 4, -(A2)", 2},
	{cpu_subq, "SUBQ.w 4, -(A3)", 2},
	{cpu_subq, "SUBQ.w 4, -(A4)", 2},
	{cpu_subq, "SUBQ.w 4, -(A5)", 2},
	{cpu_subq, "SUBQ.w 4, -(A6)", 2},
	{cpu_subq, "SUBQ.w 4, -(A7)", 2},
	{cpu_subq, "SUBQ.w 4, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 4, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 4, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 4, D0", 2},
	{cpu_subq, "SUBQ.l 4, D1", 2},
	{cpu_subq, "SUBQ.l 4, D2", 2},
	{cpu_subq, "SUBQ.l 4, D3", 2},
	{cpu_subq, "SUBQ.l 4, D4", 2},
	{cpu_subq, "SUBQ.l 4, D5", 2},
	{cpu_subq, "SUBQ.l 4, D6", 2},
	{cpu_subq, "SUBQ.l 4, D7", 2},
	{cpu_subq, "SUBQ.l 4, A0", 2},
	{cpu_subq, "SUBQ.l 4, A1", 2},
	{cpu_subq, "SUBQ.l 4, A2", 2},
	{cpu_subq, "SUBQ.l 4, A3", 2},
	{cpu_subq, "SUBQ.l 4, A4", 2},
	{cpu_subq, "SUBQ.l 4, A5", 2},
	{cpu_subq, "SUBQ.l 4, A6", 2},
	{cpu_subq, "SUBQ.l 4, A7", 2},
	{cpu_subq, "SUBQ.l 4, (A0)", 2},
	{cpu_subq, "SUBQ.l 4, (A1)", 2},
	{cpu_subq, "SUBQ.l 4, (A2)", 2},
	{cpu_subq, "SUBQ.l 4, (A3)", 2},
	{cpu_subq, "SUBQ.l 4, (A4)", 2},
	{cpu_subq, "SUBQ.l 4, (A5)", 2},
	{cpu_subq, "SUBQ.l 4, (A6)", 2},
	{cpu_subq, "SUBQ.l 4, (A7)", 2},
	{cpu_subq, "SUBQ.l 4, (A0)+", 2},
	{cpu_subq, "SUBQ.l 4, (A1)+", 2},
	{cpu_subq, "SUBQ.l 4, (A2)+", 2},
	{cpu_subq, "SUBQ.l 4, (A3)+", 2},
	{cpu_subq, "SUBQ.l 4, (A4)+", 2},
	{cpu_subq, "SUBQ.l 4, (A5)+", 2},
	{cpu_subq, "SUBQ.l 4, (A6)+", 2},
	{cpu_subq, "SUBQ.l 4, (A7)+", 2},
	{cpu_subq, "SUBQ.l 4, -(A0)", 2},
	{cpu_subq, "SUBQ.l 4, -(A1)", 2},
	{cpu_subq, "SUBQ.l 4, -(A2)", 2},
	{cpu_subq, "SUBQ.l 4, -(A3)", 2},
	{cpu_subq, "SUBQ.l 4, -(A4)", 2},
	{cpu_subq, "SUBQ.l 4, -(A5)", 2},
	{cpu_subq, "SUBQ.l 4, -(A6)", 2},
	{cpu_subq, "SUBQ.l 4, -(A7)", 2},
	{cpu_subq, "SUBQ.l 4, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 4, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 4, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 4, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc VS D0", 2},
	{cpu_scc, "Scc VS D1", 2},
	{cpu_scc, "Scc VS D2", 2},
	{cpu_scc, "Scc VS D3", 2},
	{cpu_scc, "Scc VS D4", 2},
	{cpu_scc, "Scc VS D5", 2},
	{cpu_scc, "Scc VS D6", 2},
	{cpu_scc, "Scc VS D7", 2},
	{cpu_dbcc, "DBcc VS D0, #", 0},
	{cpu_dbcc, "DBcc VS D1, #", 0},
	{cpu_dbcc, "DBcc VS D2, #", 0},
	{cpu_dbcc, "DBcc VS D3, #", 0},
	{cpu_dbcc, "DBcc VS D4, #", 0},
	{cpu_dbcc, "DBcc VS D5, #", 0},
	{cpu_dbcc, "DBcc VS D6, #", 0},
	{cpu_dbcc, "DBcc VS D7, #", 0},
	{cpu_scc, "Scc VS (A0)", 2},
	{cpu_scc, "Scc VS (A1)", 2},
	{cpu_scc, "Scc VS (A2)", 2},
	{cpu_scc, "Scc VS (A3)", 2},
	{cpu_scc, "Scc VS (A4)", 2},
	{cpu_scc, "Scc VS (A5)", 2},
	{cpu_scc, "Scc VS (A6)", 2},
	{cpu_scc, "Scc VS (A7)", 2},
	{cpu_scc, "Scc VS (A0)+", 2},
	{cpu_scc, "Scc VS (A1)+", 2},
	{cpu_scc, "Scc VS (A2)+", 2},
	{cpu_scc, "Scc VS (A3)+", 2},
	{cpu_scc, "Scc VS (A4)+", 2},
	{cpu_scc, "Scc VS (A5)+", 2},
	{cpu_scc, "Scc VS (A6)+", 2},
	{cpu_scc, "Scc VS (A7)+", 2},
	{cpu_scc, "Scc VS -(A0)", 2},
	{cpu_scc, "Scc VS -(A1)", 2},
	{cpu_scc, "Scc VS -(A2)", 2},
	{cpu_scc, "Scc VS -(A3)", 2},
	{cpu_scc, "Scc VS -(A4)", 2},
	{cpu_scc, "Scc VS -(A5)", 2},
	{cpu_scc, "Scc VS -(A6)", 2},
	{cpu_scc, "Scc VS -(A7)", 2},
	{cpu_scc, "Scc VS (d16, A0)", 4},
	{cpu_scc, "Scc VS (d16, A1)", 4},
	{cpu_scc, "Scc VS (d16, A2)", 4},
	{cpu_scc, "Scc VS (d16, A3)", 4},
	{cpu_scc, "Scc VS (d16, A4)", 4},
	{cpu_scc, "Scc VS (d16, A5)", 4},
	{cpu_scc, "Scc VS (d16, A6)", 4},
	{cpu_scc, "Scc VS (d16, A7)", 4},
	{cpu_scc, "Scc VS (d8, A0, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A1, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A2, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A3, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A4, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A5, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A6, Xn)", 4},
	{cpu_scc, "Scc VS (d8, A7, Xn)", 4},
	{cpu_scc, "Scc VS (xxx).W", 4},
	{cpu_scc, "Scc VS (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 5, D0", 2},
	{cpu_addq, "ADDQ.b 5, D1", 2},
	{cpu_addq, "ADDQ.b 5, D2", 2},
	{cpu_addq, "ADDQ.b 5, D3", 2},
	{cpu_addq, "ADDQ.b 5, D4", 2},
	{cpu_addq, "ADDQ.b 5, D5", 2},
	{cpu_addq, "ADDQ.b 5, D6", 2},
	{cpu_addq, "ADDQ.b 5, D7", 2},
	{cpu_addq, "ADDQ.b 5, A0", 2},
	{cpu_addq, "ADDQ.b 5, A1", 2},
	{cpu_addq, "ADDQ.b 5, A2", 2},
	{cpu_addq, "ADDQ.b 5, A3", 2},
	{cpu_addq, "ADDQ.b 5, A4", 2},
	{cpu_addq, "ADDQ.b 5, A5", 2},
	{cpu_addq, "ADDQ.b 5, A6", 2},
	{cpu_addq, "ADDQ.b 5, A7", 2},
	{cpu_addq, "ADDQ.b 5, (A0)", 2},
	{cpu_addq, "ADDQ.b 5, (A1)", 2},
	{cpu_addq, "ADDQ.b 5, (A2)", 2},
	{cpu_addq, "ADDQ.b 5, (A3)", 2},
	{cpu_addq, "ADDQ.b 5, (A4)", 2},
	{cpu_addq, "ADDQ.b 5, (A5)", 2},
	{cpu_addq, "ADDQ.b 5, (A6)", 2},
	{cpu_addq, "ADDQ.b 5, (A7)", 2},
	{cpu_addq, "ADDQ.b 5, (A0)+", 2},
	{cpu_addq, "ADDQ.b 5, (A1)+", 2},
	{cpu_addq, "ADDQ.b 5, (A2)+", 2},
	{cpu_addq, "ADDQ.b 5, (A3)+", 2},
	{cpu_addq, "ADDQ.b 5, (A4)+", 2},
	{cpu_addq, "ADDQ.b 5, (A5)+", 2},
	{cpu_addq, "ADDQ.b 5, (A6)+", 2},
	{cpu_addq, "ADDQ.b 5, (A7)+", 2},
	{cpu_addq, "ADDQ.b 5, -(A0)", 2},
	{cpu_addq, "ADDQ.b 5, -(A1)", 2},
	{cpu_addq, "ADDQ.b 5, -(A2)", 2},
	{cpu_addq, "ADDQ.b 5, -(A3)", 2},
	{cpu_addq, "ADDQ.b 5, -(A4)", 2},
	{cpu_addq, "ADDQ.b 5, -(A5)", 2},
	{cpu_addq, "ADDQ.b 5, -(A6)", 2},
	{cpu_addq, "ADDQ.b 5, -(A7)", 2},
	{cpu_addq, "ADDQ.b 5, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 5, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 5, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 5, D0", 2},
	{cpu_addq, "ADDQ.w 5, D1", 2},
	{cpu_addq, "ADDQ.w 5, D2", 2},
	{cpu_addq, "ADDQ.w 5, D3", 2},
	{cpu_addq, "ADDQ.w 5, D4", 2},
	{cpu_addq, "ADDQ.w 5, D5", 2},
	{cpu_addq, "ADDQ.w 5, D6", 2},
	{cpu_addq, "ADDQ.w 5, D7", 2},
	{cpu_addq, "ADDQ.w 5, A0", 2},
	{cpu_addq, "ADDQ.w 5, A1", 2},
	{cpu_addq, "ADDQ.w 5, A2", 2},
	{cpu_addq, "ADDQ.w 5, A3", 2},
	{cpu_addq, "ADDQ.w 5, A4", 2},
	{cpu_addq, "ADDQ.w 5, A5", 2},
	{cpu_addq, "ADDQ.w 5, A6", 2},
	{cpu_addq, "ADDQ.w 5, A7", 2},
	{cpu_addq, "ADDQ.w 5, (A0)", 2},
	{cpu_addq, "ADDQ.w 5, (A1)", 2},
	{cpu_addq, "ADDQ.w 5, (A2)", 2},
	{cpu_addq, "ADDQ.w 5, (A3)", 2},
	{cpu_addq, "ADDQ.w 5, (A4)", 2},
	{cpu_addq, "ADDQ.w 5, (A5)", 2},
	{cpu_addq, "ADDQ.w 5, (A6)", 2},
	{cpu_addq, "ADDQ.w 5, (A7)", 2},
	{cpu_addq, "ADDQ.w 5, (A0)+", 2},
	{cpu_addq, "ADDQ.w 5, (A1)+", 2},
	{cpu_addq, "ADDQ.w 5, (A2)+", 2},
	{cpu_addq, "ADDQ.w 5, (A3)+", 2},
	{cpu_addq, "ADDQ.w 5, (A4)+", 2},
	{cpu_addq, "ADDQ.w 5, (A5)+", 2},
	{cpu_addq, "ADDQ.w 5, (A6)+", 2},
	{cpu_addq, "ADDQ.w 5, (A7)+", 2},
	{cpu_addq, "ADDQ.w 5, -(A0)", 2},
	{cpu_addq, "ADDQ.w 5, -(A1)", 2},
	{cpu_addq, "ADDQ.w 5, -(A2)", 2},
	{cpu_addq, "ADDQ.w 5, -(A3)", 2},
	{cpu_addq, "ADDQ.w 5, -(A4)", 2},
	{cpu_addq, "ADDQ.w 5, -(A5)", 2},
	{cpu_addq, "ADDQ.w 5, -(A6)", 2},
	{cpu_addq, "ADDQ.w 5, -(A7)", 2},
	{cpu_addq, "ADDQ.w 5, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 5, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 5, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 5, D0", 2},
	{cpu_addq, "ADDQ.l 5, D1", 2},
	{cpu_addq, "ADDQ.l 5, D2", 2},
	{cpu_addq, "ADDQ.l 5, D3", 2},
	{cpu_addq, "ADDQ.l 5, D4", 2},
	{cpu_addq, "ADDQ.l 5, D5", 2},
	{cpu_addq, "ADDQ.l 5, D6", 2},
	{cpu_addq, "ADDQ.l 5, D7", 2},
	{cpu_addq, "ADDQ.l 5, A0", 2},
	{cpu_addq, "ADDQ.l 5, A1", 2},
	{cpu_addq, "ADDQ.l 5, A2", 2},
	{cpu_addq, "ADDQ.l 5, A3", 2},
	{cpu_addq, "ADDQ.l 5, A4", 2},
	{cpu_addq, "ADDQ.l 5, A5", 2},
	{cpu_addq, "ADDQ.l 5, A6", 2},
	{cpu_addq, "ADDQ.l 5, A7", 2},
	{cpu_addq, "ADDQ.l 5, (A0)", 2},
	{cpu_addq, "ADDQ.l 5, (A1)", 2},
	{cpu_addq, "ADDQ.l 5, (A2)", 2},
	{cpu_addq, "ADDQ.l 5, (A3)", 2},
	{cpu_addq, "ADDQ.l 5, (A4)", 2},
	{cpu_addq, "ADDQ.l 5, (A5)", 2},
	{cpu_addq, "ADDQ.l 5, (A6)", 2},
	{cpu_addq, "ADDQ.l 5, (A7)", 2},
	{cpu_addq, "ADDQ.l 5, (A0)+", 2},
	{cpu_addq, "ADDQ.l 5, (A1)+", 2},
	{cpu_addq, "ADDQ.l 5, (A2)+", 2},
	{cpu_addq, "ADDQ.l 5, (A3)+", 2},
	{cpu_addq, "ADDQ.l 5, (A4)+", 2},
	{cpu_addq, "ADDQ.l 5, (A5)+", 2},
	{cpu_addq, "ADDQ.l 5, (A6)+", 2},
	{cpu_addq, "ADDQ.l 5, (A7)+", 2},
	{cpu_addq, "ADDQ.l 5, -(A0)", 2},
	{cpu_addq, "ADDQ.l 5, -(A1)", 2},
	{cpu_addq, "ADDQ.l 5, -(A2)", 2},
	{cpu_addq, "ADDQ.l 5, -(A3)", 2},
	{cpu_addq, "ADDQ.l 5, -(A4)", 2},
	{cpu_addq, "ADDQ.l 5, -(A5)", 2},
	{cpu_addq, "ADDQ.l 5, -(A6)", 2},
	{cpu_addq, "ADDQ.l 5, -(A7)", 2},
	{cpu_addq, "ADDQ.l 5, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 5, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 5, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc PL D0", 2},
	{cpu_scc, "Scc PL D1", 2},
	{cpu_scc, "Scc PL D2", 2},
	{cpu_scc, "Scc PL D3", 2},
	{cpu_scc, "Scc PL D4", 2},
	{cpu_scc, "Scc PL D5", 2},
	{cpu_scc, "Scc PL D6", 2},
	{cpu_scc, "Scc PL D7", 2},
	{cpu_dbcc, "DBcc PL D0, #", 0},
	{cpu_dbcc, "DBcc PL D1, #", 0},
	{cpu_dbcc, "DBcc PL D2, #", 0},
	{cpu_dbcc, "DBcc PL D3, #", 0},
	{cpu_dbcc, "DBcc PL D4, #", 0},
	{cpu_dbcc, "DBcc PL D5, #", 0},
	{cpu_dbcc, "DBcc PL D6, #", 0},
	{cpu_dbcc, "DBcc PL D7, #", 0},
	{cpu_scc, "Scc PL (A0)", 2},
	{cpu_scc, "Scc PL (A1)", 2},
	{cpu_scc, "Scc PL (A2)", 2},
	{cpu_scc, "Scc PL (A3)", 2},
	{cpu_scc, "Scc PL (A4)", 2},
	{cpu_scc, "Scc PL (A5)", 2},
	{cpu_scc, "Scc PL (A6)", 2},
	{cpu_scc, "Scc PL (A7)", 2},
	{cpu_scc, "Scc PL (A0)+", 2},
	{cpu_scc, "Scc PL (A1)+", 2},
	{cpu_scc, "Scc PL (A2)+", 2},
	{cpu_scc, "Scc PL (A3)+", 2},
	{cpu_scc, "Scc PL (A4)+", 2},
	{cpu_scc, "Scc PL (A5)+", 2},
	{cpu_scc, "Scc PL (A6)+", 2},
	{cpu_scc, "Scc PL (A7)+", 2},
	{cpu_scc, "Scc PL -(A0)", 2},
	{cpu_scc, "Scc PL -(A1)", 2},
	{cpu_scc, "Scc PL -(A2)", 2},
	{cpu_scc, "Scc PL -(A3)", 2},
	{cpu_scc, "Scc PL -(A4)", 2},
	{cpu_scc, "Scc PL -(A5)", 2},
	{cpu_scc, "Scc PL -(A6)", 2},
	{cpu_scc, "Scc PL -(A7)", 2},
	{cpu_scc, "Scc PL (d16, A0)", 4},
	{cpu_scc, "Scc PL (d16, A1)", 4},
	{cpu_scc, "Scc PL (d16, A2)", 4},
	{cpu_scc, "Scc PL (d16, A3)", 4},
	{cpu_scc, "Scc PL (d16, A4)", 4},
	{cpu_scc, "Scc PL (d16, A5)", 4},
	{cpu_scc, "Scc PL (d16, A6)", 4},
	{cpu_scc, "Scc PL (d16, A7)", 4},
	{cpu_scc, "Scc PL (d8, A0, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A1, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A2, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A3, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A4, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A5, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A6, Xn)", 4},
	{cpu_scc, "Scc PL (d8, A7, Xn)", 4},
	{cpu_scc, "Scc PL (xxx).W", 4},
	{cpu_scc, "Scc PL (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 5, D0", 2},
	{cpu_subq, "SUBQ.b 5, D1", 2},
	{cpu_subq, "SUBQ.b 5, D2", 2},
	{cpu_subq, "SUBQ.b 5, D3", 2},
	{cpu_subq, "SUBQ.b 5, D4", 2},
	{cpu_subq, "SUBQ.b 5, D5", 2},
	{cpu_subq, "SUBQ.b 5, D6", 2},
	{cpu_subq, "SUBQ.b 5, D7", 2},
	{cpu_subq, "SUBQ.b 5, A0", 2},
	{cpu_subq, "SUBQ.b 5, A1", 2},
	{cpu_subq, "SUBQ.b 5, A2", 2},
	{cpu_subq, "SUBQ.b 5, A3", 2},
	{cpu_subq, "SUBQ.b 5, A4", 2},
	{cpu_subq, "SUBQ.b 5, A5", 2},
	{cpu_subq, "SUBQ.b 5, A6", 2},
	{cpu_subq, "SUBQ.b 5, A7", 2},
	{cpu_subq, "SUBQ.b 5, (A0)", 2},
	{cpu_subq, "SUBQ.b 5, (A1)", 2},
	{cpu_subq, "SUBQ.b 5, (A2)", 2},
	{cpu_subq, "SUBQ.b 5, (A3)", 2},
	{cpu_subq, "SUBQ.b 5, (A4)", 2},
	{cpu_subq, "SUBQ.b 5, (A5)", 2},
	{cpu_subq, "SUBQ.b 5, (A6)", 2},
	{cpu_subq, "SUBQ.b 5, (A7)", 2},
	{cpu_subq, "SUBQ.b 5, (A0)+", 2},
	{cpu_subq, "SUBQ.b 5, (A1)+", 2},
	{cpu_subq, "SUBQ.b 5, (A2)+", 2},
	{cpu_subq, "SUBQ.b 5, (A3)+", 2},
	{cpu_subq, "SUBQ.b 5, (A4)+", 2},
	{cpu_subq, "SUBQ.b 5, (A5)+", 2},
	{cpu_subq, "SUBQ.b 5, (A6)+", 2},
	{cpu_subq, "SUBQ.b 5, (A7)+", 2},
	{cpu_subq, "SUBQ.b 5, -(A0)", 2},
	{cpu_subq, "SUBQ.b 5, -(A1)", 2},
	{cpu_subq, "SUBQ.b 5, -(A2)", 2},
	{cpu_subq, "SUBQ.b 5, -(A3)", 2},
	{cpu_subq, "SUBQ.b 5, -(A4)", 2},
	{cpu_subq, "SUBQ.b 5, -(A5)", 2},
	{cpu_subq, "SUBQ.b 5, -(A6)", 2},
	{cpu_subq, "SUBQ.b 5, -(A7)", 2},
	{cpu_subq, "SUBQ.b 5, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 5, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 5, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 5, D0", 2},
	{cpu_subq, "SUBQ.w 5, D1", 2},
	{cpu_subq, "SUBQ.w 5, D2", 2},
	{cpu_subq, "SUBQ.w 5, D3", 2},
	{cpu_subq, "SUBQ.w 5, D4", 2},
	{cpu_subq, "SUBQ.w 5, D5", 2},
	{cpu_subq, "SUBQ.w 5, D6", 2},
	{cpu_subq, "SUBQ.w 5, D7", 2},
	{cpu_subq, "SUBQ.w 5, A0", 2},
	{cpu_subq, "SUBQ.w 5, A1", 2},
	{cpu_subq, "SUBQ.w 5, A2", 2},
	{cpu_subq, "SUBQ.w 5, A3", 2},
	{cpu_subq, "SUBQ.w 5, A4", 2},
	{cpu_subq, "SUBQ.w 5, A5", 2},
	{cpu_subq, "SUBQ.w 5, A6", 2},
	{cpu_subq, "SUBQ.w 5, A7", 2},
	{cpu_subq, "SUBQ.w 5, (A0)", 2},
	{cpu_subq, "SUBQ.w 5, (A1)", 2},
	{cpu_subq, "SUBQ.w 5, (A2)", 2},
	{cpu_subq, "SUBQ.w 5, (A3)", 2},
	{cpu_subq, "SUBQ.w 5, (A4)", 2},
	{cpu_subq, "SUBQ.w 5, (A5)", 2},
	{cpu_subq, "SUBQ.w 5, (A6)", 2},
	{cpu_subq, "SUBQ.w 5, (A7)", 2},
	{cpu_subq, "SUBQ.w 5, (A0)+", 2},
	{cpu_subq, "SUBQ.w 5, (A1)+", 2},
	{cpu_subq, "SUBQ.w 5, (A2)+", 2},
	{cpu_subq, "SUBQ.w 5, (A3)+", 2},
	{cpu_subq, "SUBQ.w 5, (A4)+", 2},
	{cpu_subq, "SUBQ.w 5, (A5)+", 2},
	{cpu_subq, "SUBQ.w 5, (A6)+", 2},
	{cpu_subq, "SUBQ.w 5, (A7)+", 2},
	{cpu_subq, "SUBQ.w 5, -(A0)", 2},
	{cpu_subq, "SUBQ.w 5, -(A1)", 2},
	{cpu_subq, "SUBQ.w 5, -(A2)", 2},
	{cpu_subq, "SUBQ.w 5, -(A3)", 2},
	{cpu_subq, "SUBQ.w 5, -(A4)", 2},
	{cpu_subq, "SUBQ.w 5, -(A5)", 2},
	{cpu_subq, "SUBQ.w 5, -(A6)", 2},
	{cpu_subq, "SUBQ.w 5, -(A7)", 2},
	{cpu_subq, "SUBQ.w 5, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 5, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 5, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 5, D0", 2},
	{cpu_subq, "SUBQ.l 5, D1", 2},
	{cpu_subq, "SUBQ.l 5, D2", 2},
	{cpu_subq, "SUBQ.l 5, D3", 2},
	{cpu_subq, "SUBQ.l 5, D4", 2},
	{cpu_subq, "SUBQ.l 5, D5", 2},
	{cpu_subq, "SUBQ.l 5, D6", 2},
	{cpu_subq, "SUBQ.l 5, D7", 2},
	{cpu_subq, "SUBQ.l 5, A0", 2},
	{cpu_subq, "SUBQ.l 5, A1", 2},
	{cpu_subq, "SUBQ.l 5, A2", 2},
	{cpu_subq, "SUBQ.l 5, A3", 2},
	{cpu_subq, "SUBQ.l 5, A4", 2},
	{cpu_subq, "SUBQ.l 5, A5", 2},
	{cpu_subq, "SUBQ.l 5, A6", 2},
	{cpu_subq, "SUBQ.l 5, A7", 2},
	{cpu_subq, "SUBQ.l 5, (A0)", 2},
	{cpu_subq, "SUBQ.l 5, (A1)", 2},
	{cpu_subq, "SUBQ.l 5, (A2)", 2},
	{cpu_subq, "SUBQ.l 5, (A3)", 2},
	{cpu_subq, "SUBQ.l 5, (A4)", 2},
	{cpu_subq, "SUBQ.l 5, (A5)", 2},
	{cpu_subq, "SUBQ.l 5, (A6)", 2},
	{cpu_subq, "SUBQ.l 5, (A7)", 2},
	{cpu_subq, "SUBQ.l 5, (A0)+", 2},
	{cpu_subq, "SUBQ.l 5, (A1)+", 2},
	{cpu_subq, "SUBQ.l 5, (A2)+", 2},
	{cpu_subq, "SUBQ.l 5, (A3)+", 2},
	{cpu_subq, "SUBQ.l 5, (A4)+", 2},
	{cpu_subq, "SUBQ.l 5, (A5)+", 2},
	{cpu_subq, "SUBQ.l 5, (A6)+", 2},
	{cpu_subq, "SUBQ.l 5, (A7)+", 2},
	{cpu_subq, "SUBQ.l 5, -(A0)", 2},
	{cpu_subq, "SUBQ.l 5, -(A1)", 2},
	{cpu_subq, "SUBQ.l 5, -(A2)", 2},
	{cpu_subq, "SUBQ.l 5, -(A3)", 2},
	{cpu_subq, "SUBQ.l 5, -(A4)", 2},
	{cpu_subq, "SUBQ.l 5, -(A5)", 2},
	{cpu_subq, "SUBQ.l 5, -(A6)", 2},
	{cpu_subq, "SUBQ.l 5, -(A7)", 2},
	{cpu_subq, "SUBQ.l 5, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 5, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 5, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 5, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc MI D0", 2},
	{cpu_scc, "Scc MI D1", 2},
	{cpu_scc, "Scc MI D2", 2},
	{cpu_scc, "Scc MI D3", 2},
	{cpu_scc, "Scc MI D4", 2},
	{cpu_scc, "Scc MI D5", 2},
	{cpu_scc, "Scc MI D6", 2},
	{cpu_scc, "Scc MI D7", 2},
	{cpu_dbcc, "DBcc MI D0, #", 0},
	{cpu_dbcc, "DBcc MI D1, #", 0},
	{cpu_dbcc, "DBcc MI D2, #", 0},
	{cpu_dbcc, "DBcc MI D3, #", 0},
	{cpu_dbcc, "DBcc MI D4, #", 0},
	{cpu_dbcc, "DBcc MI D5, #", 0},
	{cpu_dbcc, "DBcc MI D6, #", 0},
	{cpu_dbcc, "DBcc MI D7, #", 0},
	{cpu_scc, "Scc MI (A0)", 2},
	{cpu_scc, "Scc MI (A1)", 2},
	{cpu_scc, "Scc MI (A2)", 2},
	{cpu_scc, "Scc MI (A3)", 2},
	{cpu_scc, "Scc MI (A4)", 2},
	{cpu_scc, "Scc MI (A5)", 2},
	{cpu_scc, "Scc MI (A6)", 2},
	{cpu_scc, "Scc MI (A7)", 2},
	{cpu_scc, "Scc MI (A0)+", 2},
	{cpu_scc, "Scc MI (A1)+", 2},
	{cpu_scc, "Scc MI (A2)+", 2},
	{cpu_scc, "Scc MI (A3)+", 2},
	{cpu_scc, "Scc MI (A4)+", 2},
	{cpu_scc, "Scc MI (A5)+", 2},
	{cpu_scc, "Scc MI (A6)+", 2},
	{cpu_scc, "Scc MI (A7)+", 2},
	{cpu_scc, "Scc MI -(A0)", 2},
	{cpu_scc, "Scc MI -(A1)", 2},
	{cpu_scc, "Scc MI -(A2)", 2},
	{cpu_scc, "Scc MI -(A3)", 2},
	{cpu_scc, "Scc MI -(A4)", 2},
	{cpu_scc, "Scc MI -(A5)", 2},
	{cpu_scc, "Scc MI -(A6)", 2},
	{cpu_scc, "Scc MI -(A7)", 2},
	{cpu_scc, "Scc MI (d16, A0)", 4},
	{cpu_scc, "Scc MI (d16, A1)", 4},
	{cpu_scc, "Scc MI (d16, A2)", 4},
	{cpu_scc, "Scc MI (d16, A3)", 4},
	{cpu_scc, "Scc MI (d16, A4)", 4},
	{cpu_scc, "Scc MI (d16, A5)", 4},
	{cpu_scc, "Scc MI (d16, A6)", 4},
	{cpu_scc, "Scc MI (d16, A7)", 4},
	{cpu_scc, "Scc MI (d8, A0, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A1, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A2, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A3, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A4, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A5, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A6, Xn)", 4},
	{cpu_scc, "Scc MI (d8, A7, Xn)", 4},
	{cpu_scc, "Scc MI (xxx).W", 4},
	{cpu_scc, "Scc MI (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 6, D0", 2},
	{cpu_addq, "ADDQ.b 6, D1", 2},
	{cpu_addq, "ADDQ.b 6, D2", 2},
	{cpu_addq, "ADDQ.b 6, D3", 2},
	{cpu_addq, "ADDQ.b 6, D4", 2},
	{cpu_addq, "ADDQ.b 6, D5", 2},
	{cpu_addq, "ADDQ.b 6, D6", 2},
	{cpu_addq, "ADDQ.b 6, D7", 2},
	{cpu_addq, "ADDQ.b 6, A0", 2},
	{cpu_addq, "ADDQ.b 6, A1", 2},
	{cpu_addq, "ADDQ.b 6, A2", 2},
	{cpu_addq, "ADDQ.b 6, A3", 2},
	{cpu_addq, "ADDQ.b 6, A4", 2},
	{cpu_addq, "ADDQ.b 6, A5", 2},
	{cpu_addq, "ADDQ.b 6, A6", 2},
	{cpu_addq, "ADDQ.b 6, A7", 2},
	{cpu_addq, "ADDQ.b 6, (A0)", 2},
	{cpu_addq, "ADDQ.b 6, (A1)", 2},
	{cpu_addq, "ADDQ.b 6, (A2)", 2},
	{cpu_addq, "ADDQ.b 6, (A3)", 2},
	{cpu_addq, "ADDQ.b 6, (A4)", 2},
	{cpu_addq, "ADDQ.b 6, (A5)", 2},
	{cpu_addq, "ADDQ.b 6, (A6)", 2},
	{cpu_addq, "ADDQ.b 6, (A7)", 2},
	{cpu_addq, "ADDQ.b 6, (A0)+", 2},
	{cpu_addq, "ADDQ.b 6, (A1)+", 2},
	{cpu_addq, "ADDQ.b 6, (A2)+", 2},
	{cpu_addq, "ADDQ.b 6, (A3)+", 2},
	{cpu_addq, "ADDQ.b 6, (A4)+", 2},
	{cpu_addq, "ADDQ.b 6, (A5)+", 2},
	{cpu_addq, "ADDQ.b 6, (A6)+", 2},
	{cpu_addq, "ADDQ.b 6, (A7)+", 2},
	{cpu_addq, "ADDQ.b 6, -(A0)", 2},
	{cpu_addq, "ADDQ.b 6, -(A1)", 2},
	{cpu_addq, "ADDQ.b 6, -(A2)", 2},
	{cpu_addq, "ADDQ.b 6, -(A3)", 2},
	{cpu_addq, "ADDQ.b 6, -(A4)", 2},
	{cpu_addq, "ADDQ.b 6, -(A5)", 2},
	{cpu_addq, "ADDQ.b 6, -(A6)", 2},
	{cpu_addq, "ADDQ.b 6, -(A7)", 2},
	{cpu_addq, "ADDQ.b 6, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 6, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 6, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 6, D0", 2},
	{cpu_addq, "ADDQ.w 6, D1", 2},
	{cpu_addq, "ADDQ.w 6, D2", 2},
	{cpu_addq, "ADDQ.w 6, D3", 2},
	{cpu_addq, "ADDQ.w 6, D4", 2},
	{cpu_addq, "ADDQ.w 6, D5", 2},
	{cpu_addq, "ADDQ.w 6, D6", 2},
	{cpu_addq, "ADDQ.w 6, D7", 2},
	{cpu_addq, "ADDQ.w 6, A0", 2},
	{cpu_addq, "ADDQ.w 6, A1", 2},
	{cpu_addq, "ADDQ.w 6, A2", 2},
	{cpu_addq, "ADDQ.w 6, A3", 2},
	{cpu_addq, "ADDQ.w 6, A4", 2},
	{cpu_addq, "ADDQ.w 6, A5", 2},
	{cpu_addq, "ADDQ.w 6, A6", 2},
	{cpu_addq, "ADDQ.w 6, A7", 2},
	{cpu_addq, "ADDQ.w 6, (A0)", 2},
	{cpu_addq, "ADDQ.w 6, (A1)", 2},
	{cpu_addq, "ADDQ.w 6, (A2)", 2},
	{cpu_addq, "ADDQ.w 6, (A3)", 2},
	{cpu_addq, "ADDQ.w 6, (A4)", 2},
	{cpu_addq, "ADDQ.w 6, (A5)", 2},
	{cpu_addq, "ADDQ.w 6, (A6)", 2},
	{cpu_addq, "ADDQ.w 6, (A7)", 2},
	{cpu_addq, "ADDQ.w 6, (A0)+", 2},
	{cpu_addq, "ADDQ.w 6, (A1)+", 2},
	{cpu_addq, "ADDQ.w 6, (A2)+", 2},
	{cpu_addq, "ADDQ.w 6, (A3)+", 2},
	{cpu_addq, "ADDQ.w 6, (A4)+", 2},
	{cpu_addq, "ADDQ.w 6, (A5)+", 2},
	{cpu_addq, "ADDQ.w 6, (A6)+", 2},
	{cpu_addq, "ADDQ.w 6, (A7)+", 2},
	{cpu_addq, "ADDQ.w 6, -(A0)", 2},
	{cpu_addq, "ADDQ.w 6, -(A1)", 2},
	{cpu_addq, "ADDQ.w 6, -(A2)", 2},
	{cpu_addq, "ADDQ.w 6, -(A3)", 2},
	{cpu_addq, "ADDQ.w 6, -(A4)", 2},
	{cpu_addq, "ADDQ.w 6, -(A5)", 2},
	{cpu_addq, "ADDQ.w 6, -(A6)", 2},
	{cpu_addq, "ADDQ.w 6, -(A7)", 2},
	{cpu_addq, "ADDQ.w 6, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 6, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 6, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 6, D0", 2},
	{cpu_addq, "ADDQ.l 6, D1", 2},
	{cpu_addq, "ADDQ.l 6, D2", 2},
	{cpu_addq, "ADDQ.l 6, D3", 2},
	{cpu_addq, "ADDQ.l 6, D4", 2},
	{cpu_addq, "ADDQ.l 6, D5", 2},
	{cpu_addq, "ADDQ.l 6, D6", 2},
	{cpu_addq, "ADDQ.l 6, D7", 2},
	{cpu_addq, "ADDQ.l 6, A0", 2},
	{cpu_addq, "ADDQ.l 6, A1", 2},
	{cpu_addq, "ADDQ.l 6, A2", 2},
	{cpu_addq, "ADDQ.l 6, A3", 2},
	{cpu_addq, "ADDQ.l 6, A4", 2},
	{cpu_addq, "ADDQ.l 6, A5", 2},
	{cpu_addq, "ADDQ.l 6, A6", 2},
	{cpu_addq, "ADDQ.l 6, A7", 2},
	{cpu_addq, "ADDQ.l 6, (A0)", 2},
	{cpu_addq, "ADDQ.l 6, (A1)", 2},
	{cpu_addq, "ADDQ.l 6, (A2)", 2},
	{cpu_addq, "ADDQ.l 6, (A3)", 2},
	{cpu_addq, "ADDQ.l 6, (A4)", 2},
	{cpu_addq, "ADDQ.l 6, (A5)", 2},
	{cpu_addq, "ADDQ.l 6, (A6)", 2},
	{cpu_addq, "ADDQ.l 6, (A7)", 2},
	{cpu_addq, "ADDQ.l 6, (A0)+", 2},
	{cpu_addq, "ADDQ.l 6, (A1)+", 2},
	{cpu_addq, "ADDQ.l 6, (A2)+", 2},
	{cpu_addq, "ADDQ.l 6, (A3)+", 2},
	{cpu_addq, "ADDQ.l 6, (A4)+", 2},
	{cpu_addq, "ADDQ.l 6, (A5)+", 2},
	{cpu_addq, "ADDQ.l 6, (A6)+", 2},
	{cpu_addq, "ADDQ.l 6, (A7)+", 2},
	{cpu_addq, "ADDQ.l 6, -(A0)", 2},
	{cpu_addq, "ADDQ.l 6, -(A1)", 2},
	{cpu_addq, "ADDQ.l 6, -(A2)", 2},
	{cpu_addq, "ADDQ.l 6, -(A3)", 2},
	{cpu_addq, "ADDQ.l 6, -(A4)", 2},
	{cpu_addq, "ADDQ.l 6, -(A5)", 2},
	{cpu_addq, "ADDQ.l 6, -(A6)", 2},
	{cpu_addq, "ADDQ.l 6, -(A7)", 2},
	{cpu_addq, "ADDQ.l 6, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 6, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 6, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc GE D0", 2},
	{cpu_scc, "Scc GE D1", 2},
	{cpu_scc, "Scc GE D2", 2},
	{cpu_scc, "Scc GE D3", 2},
	{cpu_scc, "Scc GE D4", 2},
	{cpu_scc, "Scc GE D5", 2},
	{cpu_scc, "Scc GE D6", 2},
	{cpu_scc, "Scc GE D7", 2},
	{cpu_dbcc, "DBcc GE D0, #", 0},
	{cpu_dbcc, "DBcc GE D1, #", 0},
	{cpu_dbcc, "DBcc GE D2, #", 0},
	{cpu_dbcc, "DBcc GE D3, #", 0},
	{cpu_dbcc, "DBcc GE D4, #", 0},
	{cpu_dbcc, "DBcc GE D5, #", 0},
	{cpu_dbcc, "DBcc GE D6, #", 0},
	{cpu_dbcc, "DBcc GE D7, #", 0},
	{cpu_scc, "Scc GE (A0)", 2},
	{cpu_scc, "Scc GE (A1)", 2},
	{cpu_scc, "Scc GE (A2)", 2},
	{cpu_scc, "Scc GE (A3)", 2},
	{cpu_scc, "Scc GE (A4)", 2},
	{cpu_scc, "Scc GE (A5)", 2},
	{cpu_scc, "Scc GE (A6)", 2},
	{cpu_scc, "Scc GE (A7)", 2},
	{cpu_scc, "Scc GE (A0)+", 2},
	{cpu_scc, "Scc GE (A1)+", 2},
	{cpu_scc, "Scc GE (A2)+", 2},
	{cpu_scc, "Scc GE (A3)+", 2},
	{cpu_scc, "Scc GE (A4)+", 2},
	{cpu_scc, "Scc GE (A5)+", 2},
	{cpu_scc, "Scc GE (A6)+", 2},
	{cpu_scc, "Scc GE (A7)+", 2},
	{cpu_scc, "Scc GE -(A0)", 2},
	{cpu_scc, "Scc GE -(A1)", 2},
	{cpu_scc, "Scc GE -(A2)", 2},
	{cpu_scc, "Scc GE -(A3)", 2},
	{cpu_scc, "Scc GE -(A4)", 2},
	{cpu_scc, "Scc GE -(A5)", 2},
	{cpu_scc, "Scc GE -(A6)", 2},
	{cpu_scc, "Scc GE -(A7)", 2},
	{cpu_scc, "Scc GE (d16, A0)", 4},
	{cpu_scc, "Scc GE (d16, A1)", 4},
	{cpu_scc, "Scc GE (d16, A2)", 4},
	{cpu_scc, "Scc GE (d16, A3)", 4},
	{cpu_scc, "Scc GE (d16, A4)", 4},
	{cpu_scc, "Scc GE (d16, A5)", 4},
	{cpu_scc, "Scc GE (d16, A6)", 4},
	{cpu_scc, "Scc GE (d16, A7)", 4},
	{cpu_scc, "Scc GE (d8, A0, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A1, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A2, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A3, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A4, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A5, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A6, Xn)", 4},
	{cpu_scc, "Scc GE (d8, A7, Xn)", 4},
	{cpu_scc, "Scc GE (xxx).W", 4},
	{cpu_scc, "Scc GE (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 6, D0", 2},
	{cpu_subq, "SUBQ.b 6, D1", 2},
	{cpu_subq, "SUBQ.b 6, D2", 2},
	{cpu_subq, "SUBQ.b 6, D3", 2},
	{cpu_subq, "SUBQ.b 6, D4", 2},
	{cpu_subq, "SUBQ.b 6, D5", 2},
	{cpu_subq, "SUBQ.b 6, D6", 2},
	{cpu_subq, "SUBQ.b 6, D7", 2},
	{cpu_subq, "SUBQ.b 6, A0", 2},
	{cpu_subq, "SUBQ.b 6, A1", 2},
	{cpu_subq, "SUBQ.b 6, A2", 2},
	{cpu_subq, "SUBQ.b 6, A3", 2},
	{cpu_subq, "SUBQ.b 6, A4", 2},
	{cpu_subq, "SUBQ.b 6, A5", 2},
	{cpu_subq, "SUBQ.b 6, A6", 2},
	{cpu_subq, "SUBQ.b 6, A7", 2},
	{cpu_subq, "SUBQ.b 6, (A0)", 2},
	{cpu_subq, "SUBQ.b 6, (A1)", 2},
	{cpu_subq, "SUBQ.b 6, (A2)", 2},
	{cpu_subq, "SUBQ.b 6, (A3)", 2},
	{cpu_subq, "SUBQ.b 6, (A4)", 2},
	{cpu_subq, "SUBQ.b 6, (A5)", 2},
	{cpu_subq, "SUBQ.b 6, (A6)", 2},
	{cpu_subq, "SUBQ.b 6, (A7)", 2},
	{cpu_subq, "SUBQ.b 6, (A0)+", 2},
	{cpu_subq, "SUBQ.b 6, (A1)+", 2},
	{cpu_subq, "SUBQ.b 6, (A2)+", 2},
	{cpu_subq, "SUBQ.b 6, (A3)+", 2},
	{cpu_subq, "SUBQ.b 6, (A4)+", 2},
	{cpu_subq, "SUBQ.b 6, (A5)+", 2},
	{cpu_subq, "SUBQ.b 6, (A6)+", 2},
	{cpu_subq, "SUBQ.b 6, (A7)+", 2},
	{cpu_subq, "SUBQ.b 6, -(A0)", 2},
	{cpu_subq, "SUBQ.b 6, -(A1)", 2},
	{cpu_subq, "SUBQ.b 6, -(A2)", 2},
	{cpu_subq, "SUBQ.b 6, -(A3)", 2},
	{cpu_subq, "SUBQ.b 6, -(A4)", 2},
	{cpu_subq, "SUBQ.b 6, -(A5)", 2},
	{cpu_subq, "SUBQ.b 6, -(A6)", 2},
	{cpu_subq, "SUBQ.b 6, -(A7)", 2},
	{cpu_subq, "SUBQ.b 6, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 6, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 6, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 6, D0", 2},
	{cpu_subq, "SUBQ.w 6, D1", 2},
	{cpu_subq, "SUBQ.w 6, D2", 2},
	{cpu_subq, "SUBQ.w 6, D3", 2},
	{cpu_subq, "SUBQ.w 6, D4", 2},
	{cpu_subq, "SUBQ.w 6, D5", 2},
	{cpu_subq, "SUBQ.w 6, D6", 2},
	{cpu_subq, "SUBQ.w 6, D7", 2},
	{cpu_subq, "SUBQ.w 6, A0", 2},
	{cpu_subq, "SUBQ.w 6, A1", 2},
	{cpu_subq, "SUBQ.w 6, A2", 2},
	{cpu_subq, "SUBQ.w 6, A3", 2},
	{cpu_subq, "SUBQ.w 6, A4", 2},
	{cpu_subq, "SUBQ.w 6, A5", 2},
	{cpu_subq, "SUBQ.w 6, A6", 2},
	{cpu_subq, "SUBQ.w 6, A7", 2},
	{cpu_subq, "SUBQ.w 6, (A0)", 2},
	{cpu_subq, "SUBQ.w 6, (A1)", 2},
	{cpu_subq, "SUBQ.w 6, (A2)", 2},
	{cpu_subq, "SUBQ.w 6, (A3)", 2},
	{cpu_subq, "SUBQ.w 6, (A4)", 2},
	{cpu_subq, "SUBQ.w 6, (A5)", 2},
	{cpu_subq, "SUBQ.w 6, (A6)", 2},
	{cpu_subq, "SUBQ.w 6, (A7)", 2},
	{cpu_subq, "SUBQ.w 6, (A0)+", 2},
	{cpu_subq, "SUBQ.w 6, (A1)+", 2},
	{cpu_subq, "SUBQ.w 6, (A2)+", 2},
	{cpu_subq, "SUBQ.w 6, (A3)+", 2},
	{cpu_subq, "SUBQ.w 6, (A4)+", 2},
	{cpu_subq, "SUBQ.w 6, (A5)+", 2},
	{cpu_subq, "SUBQ.w 6, (A6)+", 2},
	{cpu_subq, "SUBQ.w 6, (A7)+", 2},
	{cpu_subq, "SUBQ.w 6, -(A0)", 2},
	{cpu_subq, "SUBQ.w 6, -(A1)", 2},
	{cpu_subq, "SUBQ.w 6, -(A2)", 2},
	{cpu_subq, "SUBQ.w 6, -(A3)", 2},
	{cpu_subq, "SUBQ.w 6, -(A4)", 2},
	{cpu_subq, "SUBQ.w 6, -(A5)", 2},
	{cpu_subq, "SUBQ.w 6, -(A6)", 2},
	{cpu_subq, "SUBQ.w 6, -(A7)", 2},
	{cpu_subq, "SUBQ.w 6, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 6, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 6, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 6, D0", 2},
	{cpu_subq, "SUBQ.l 6, D1", 2},
	{cpu_subq, "SUBQ.l 6, D2", 2},
	{cpu_subq, "SUBQ.l 6, D3", 2},
	{cpu_subq, "SUBQ.l 6, D4", 2},
	{cpu_subq, "SUBQ.l 6, D5", 2},
	{cpu_subq, "SUBQ.l 6, D6", 2},
	{cpu_subq, "SUBQ.l 6, D7", 2},
	{cpu_subq, "SUBQ.l 6, A0", 2},
	{cpu_subq, "SUBQ.l 6, A1", 2},
	{cpu_subq, "SUBQ.l 6, A2", 2},
	{cpu_subq, "SUBQ.l 6, A3", 2},
	{cpu_subq, "SUBQ.l 6, A4", 2},
	{cpu_subq, "SUBQ.l 6, A5", 2},
	{cpu_subq, "SUBQ.l 6, A6", 2},
	{cpu_subq, "SUBQ.l 6, A7", 2},
	{cpu_subq, "SUBQ.l 6, (A0)", 2},
	{cpu_subq, "SUBQ.l 6, (A1)", 2},
	{cpu_subq, "SUBQ.l 6, (A2)", 2},
	{cpu_subq, "SUBQ.l 6, (A3)", 2},
	{cpu_subq, "SUBQ.l 6, (A4)", 2},
	{cpu_subq, "SUBQ.l 6, (A5)", 2},
	{cpu_subq, "SUBQ.l 6, (A6)", 2},
	{cpu_subq, "SUBQ.l 6, (A7)", 2},
	{cpu_subq, "SUBQ.l 6, (A0)+", 2},
	{cpu_subq, "SUBQ.l 6, (A1)+", 2},
	{cpu_subq, "SUBQ.l 6, (A2)+", 2},
	{cpu_subq, "SUBQ.l 6, (A3)+", 2},
	{cpu_subq, "SUBQ.l 6, (A4)+", 2},
	{cpu_subq, "SUBQ.l 6, (A5)+", 2},
	{cpu_subq, "SUBQ.l 6, (A6)+", 2},
	{cpu_subq, "SUBQ.l 6, (A7)+", 2},
	{cpu_subq, "SUBQ.l 6, -(A0)", 2},
	{cpu_subq, "SUBQ.l 6, -(A1)", 2},
	{cpu_subq, "SUBQ.l 6, -(A2)", 2},
	{cpu_subq, "SUBQ.l 6, -(A3)", 2},
	{cpu_subq, "SUBQ.l 6, -(A4)", 2},
	{cpu_subq, "SUBQ.l 6, -(A5)", 2},
	{cpu_subq, "SUBQ.l 6, -(A6)", 2},
	{cpu_subq, "SUBQ.l 6, -(A7)", 2},
	{cpu_subq, "SUBQ.l 6, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 6, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 6, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 6, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc LT D0", 2},
	{cpu_scc, "Scc LT D1", 2},
	{cpu_scc, "Scc LT D2", 2},
	{cpu_scc, "Scc LT D3", 2},
	{cpu_scc, "Scc LT D4", 2},
	{cpu_scc, "Scc LT D5", 2},
	{cpu_scc, "Scc LT D6", 2},
	{cpu_scc, "Scc LT D7", 2},
	{cpu_dbcc, "DBcc LT D0, #", 0},
	{cpu_dbcc, "DBcc LT D1, #", 0},
	{cpu_dbcc, "DBcc LT D2, #", 0},
	{cpu_dbcc, "DBcc LT D3, #", 0},
	{cpu_dbcc, "DBcc LT D4, #", 0},
	{cpu_dbcc, "DBcc LT D5, #", 0},
	{cpu_dbcc, "DBcc LT D6, #", 0},
	{cpu_dbcc, "DBcc LT D7, #", 0},
	{cpu_scc, "Scc LT (A0)", 2},
	{cpu_scc, "Scc LT (A1)", 2},
	{cpu_scc, "Scc LT (A2)", 2},
	{cpu_scc, "Scc LT (A3)", 2},
	{cpu_scc, "Scc LT (A4)", 2},
	{cpu_scc, "Scc LT (A5)", 2},
	{cpu_scc, "Scc LT (A6)", 2},
	{cpu_scc, "Scc LT (A7)", 2},
	{cpu_scc, "Scc LT (A0)+", 2},
	{cpu_scc, "Scc LT (A1)+", 2},
	{cpu_scc, "Scc LT (A2)+", 2},
	{cpu_scc, "Scc LT (A3)+", 2},
	{cpu_scc, "Scc LT (A4)+", 2},
	{cpu_scc, "Scc LT (A5)+", 2},
	{cpu_scc, "Scc LT (A6)+", 2},
	{cpu_scc, "Scc LT (A7)+", 2},
	{cpu_scc, "Scc LT -(A0)", 2},
	{cpu_scc, "Scc LT -(A1)", 2},
	{cpu_scc, "Scc LT -(A2)", 2},
	{cpu_scc, "Scc LT -(A3)", 2},
	{cpu_scc, "Scc LT -(A4)", 2},
	{cpu_scc, "Scc LT -(A5)", 2},
	{cpu_scc, "Scc LT -(A6)", 2},
	{cpu_scc, "Scc LT -(A7)", 2},
	{cpu_scc, "Scc LT (d16, A0)", 4},
	{cpu_scc, "Scc LT (d16, A1)", 4},
	{cpu_scc, "Scc LT (d16, A2)", 4},
	{cpu_scc, "Scc LT (d16, A3)", 4},
	{cpu_scc, "Scc LT (d16, A4)", 4},
	{cpu_scc, "Scc LT (d16, A5)", 4},
	{cpu_scc, "Scc LT (d16, A6)", 4},
	{cpu_scc, "Scc LT (d16, A7)", 4},
	{cpu_scc, "Scc LT (d8, A0, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A1, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A2, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A3, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A4, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A5, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A6, Xn)", 4},
	{cpu_scc, "Scc LT (d8, A7, Xn)", 4},
	{cpu_scc, "Scc LT (xxx).W", 4},
	{cpu_scc, "Scc LT (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.b 7, D0", 2},
	{cpu_addq, "ADDQ.b 7, D1", 2},
	{cpu_addq, "ADDQ.b 7, D2", 2},
	{cpu_addq, "ADDQ.b 7, D3", 2},
	{cpu_addq, "ADDQ.b 7, D4", 2},
	{cpu_addq, "ADDQ.b 7, D5", 2},
	{cpu_addq, "ADDQ.b 7, D6", 2},
	{cpu_addq, "ADDQ.b 7, D7", 2},
	{cpu_addq, "ADDQ.b 7, A0", 2},
	{cpu_addq, "ADDQ.b 7, A1", 2},
	{cpu_addq, "ADDQ.b 7, A2", 2},
	{cpu_addq, "ADDQ.b 7, A3", 2},
	{cpu_addq, "ADDQ.b 7, A4", 2},
	{cpu_addq, "ADDQ.b 7, A5", 2},
	{cpu_addq, "ADDQ.b 7, A6", 2},
	{cpu_addq, "ADDQ.b 7, A7", 2},
	{cpu_addq, "ADDQ.b 7, (A0)", 2},
	{cpu_addq, "ADDQ.b 7, (A1)", 2},
	{cpu_addq, "ADDQ.b 7, (A2)", 2},
	{cpu_addq, "ADDQ.b 7, (A3)", 2},
	{cpu_addq, "ADDQ.b 7, (A4)", 2},
	{cpu_addq, "ADDQ.b 7, (A5)", 2},
	{cpu_addq, "ADDQ.b 7, (A6)", 2},
	{cpu_addq, "ADDQ.b 7, (A7)", 2},
	{cpu_addq, "ADDQ.b 7, (A0)+", 2},
	{cpu_addq, "ADDQ.b 7, (A1)+", 2},
	{cpu_addq, "ADDQ.b 7, (A2)+", 2},
	{cpu_addq, "ADDQ.b 7, (A3)+", 2},
	{cpu_addq, "ADDQ.b 7, (A4)+", 2},
	{cpu_addq, "ADDQ.b 7, (A5)+", 2},
	{cpu_addq, "ADDQ.b 7, (A6)+", 2},
	{cpu_addq, "ADDQ.b 7, (A7)+", 2},
	{cpu_addq, "ADDQ.b 7, -(A0)", 2},
	{cpu_addq, "ADDQ.b 7, -(A1)", 2},
	{cpu_addq, "ADDQ.b 7, -(A2)", 2},
	{cpu_addq, "ADDQ.b 7, -(A3)", 2},
	{cpu_addq, "ADDQ.b 7, -(A4)", 2},
	{cpu_addq, "ADDQ.b 7, -(A5)", 2},
	{cpu_addq, "ADDQ.b 7, -(A6)", 2},
	{cpu_addq, "ADDQ.b 7, -(A7)", 2},
	{cpu_addq, "ADDQ.b 7, (d16, A0)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A1)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A2)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A3)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A4)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A5)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A6)", 4},
	{cpu_addq, "ADDQ.b 7, (d16, A7)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.b 7, (xxx).W", 4},
	{cpu_addq, "ADDQ.b 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.w 7, D0", 2},
	{cpu_addq, "ADDQ.w 7, D1", 2},
	{cpu_addq, "ADDQ.w 7, D2", 2},
	{cpu_addq, "ADDQ.w 7, D3", 2},
	{cpu_addq, "ADDQ.w 7, D4", 2},
	{cpu_addq, "ADDQ.w 7, D5", 2},
	{cpu_addq, "ADDQ.w 7, D6", 2},
	{cpu_addq, "ADDQ.w 7, D7", 2},
	{cpu_addq, "ADDQ.w 7, A0", 2},
	{cpu_addq, "ADDQ.w 7, A1", 2},
	{cpu_addq, "ADDQ.w 7, A2", 2},
	{cpu_addq, "ADDQ.w 7, A3", 2},
	{cpu_addq, "ADDQ.w 7, A4", 2},
	{cpu_addq, "ADDQ.w 7, A5", 2},
	{cpu_addq, "ADDQ.w 7, A6", 2},
	{cpu_addq, "ADDQ.w 7, A7", 2},
	{cpu_addq, "ADDQ.w 7, (A0)", 2},
	{cpu_addq, "ADDQ.w 7, (A1)", 2},
	{cpu_addq, "ADDQ.w 7, (A2)", 2},
	{cpu_addq, "ADDQ.w 7, (A3)", 2},
	{cpu_addq, "ADDQ.w 7, (A4)", 2},
	{cpu_addq, "ADDQ.w 7, (A5)", 2},
	{cpu_addq, "ADDQ.w 7, (A6)", 2},
	{cpu_addq, "ADDQ.w 7, (A7)", 2},
	{cpu_addq, "ADDQ.w 7, (A0)+", 2},
	{cpu_addq, "ADDQ.w 7, (A1)+", 2},
	{cpu_addq, "ADDQ.w 7, (A2)+", 2},
	{cpu_addq, "ADDQ.w 7, (A3)+", 2},
	{cpu_addq, "ADDQ.w 7, (A4)+", 2},
	{cpu_addq, "ADDQ.w 7, (A5)+", 2},
	{cpu_addq, "ADDQ.w 7, (A6)+", 2},
	{cpu_addq, "ADDQ.w 7, (A7)+", 2},
	{cpu_addq, "ADDQ.w 7, -(A0)", 2},
	{cpu_addq, "ADDQ.w 7, -(A1)", 2},
	{cpu_addq, "ADDQ.w 7, -(A2)", 2},
	{cpu_addq, "ADDQ.w 7, -(A3)", 2},
	{cpu_addq, "ADDQ.w 7, -(A4)", 2},
	{cpu_addq, "ADDQ.w 7, -(A5)", 2},
	{cpu_addq, "ADDQ.w 7, -(A6)", 2},
	{cpu_addq, "ADDQ.w 7, -(A7)", 2},
	{cpu_addq, "ADDQ.w 7, (d16, A0)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A1)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A2)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A3)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A4)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A5)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A6)", 4},
	{cpu_addq, "ADDQ.w 7, (d16, A7)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.w 7, (xxx).W", 4},
	{cpu_addq, "ADDQ.w 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addq, "ADDQ.l 7, D0", 2},
	{cpu_addq, "ADDQ.l 7, D1", 2},
	{cpu_addq, "ADDQ.l 7, D2", 2},
	{cpu_addq, "ADDQ.l 7, D3", 2},
	{cpu_addq, "ADDQ.l 7, D4", 2},
	{cpu_addq, "ADDQ.l 7, D5", 2},
	{cpu_addq, "ADDQ.l 7, D6", 2},
	{cpu_addq, "ADDQ.l 7, D7", 2},
	{cpu_addq, "ADDQ.l 7, A0", 2},
	{cpu_addq, "ADDQ.l 7, A1", 2},
	{cpu_addq, "ADDQ.l 7, A2", 2},
	{cpu_addq, "ADDQ.l 7, A3", 2},
	{cpu_addq, "ADDQ.l 7, A4", 2},
	{cpu_addq, "ADDQ.l 7, A5", 2},
	{cpu_addq, "ADDQ.l 7, A6", 2},
	{cpu_addq, "ADDQ.l 7, A7", 2},
	{cpu_addq, "ADDQ.l 7, (A0)", 2},
	{cpu_addq, "ADDQ.l 7, (A1)", 2},
	{cpu_addq, "ADDQ.l 7, (A2)", 2},
	{cpu_addq, "ADDQ.l 7, (A3)", 2},
	{cpu_addq, "ADDQ.l 7, (A4)", 2},
	{cpu_addq, "ADDQ.l 7, (A5)", 2},
	{cpu_addq, "ADDQ.l 7, (A6)", 2},
	{cpu_addq, "ADDQ.l 7, (A7)", 2},
	{cpu_addq, "ADDQ.l 7, (A0)+", 2},
	{cpu_addq, "ADDQ.l 7, (A1)+", 2},
	{cpu_addq, "ADDQ.l 7, (A2)+", 2},
	{cpu_addq, "ADDQ.l 7, (A3)+", 2},
	{cpu_addq, "ADDQ.l 7, (A4)+", 2},
	{cpu_addq, "ADDQ.l 7, (A5)+", 2},
	{cpu_addq, "ADDQ.l 7, (A6)+", 2},
	{cpu_addq, "ADDQ.l 7, (A7)+", 2},
	{cpu_addq, "ADDQ.l 7, -(A0)", 2},
	{cpu_addq, "ADDQ.l 7, -(A1)", 2},
	{cpu_addq, "ADDQ.l 7, -(A2)", 2},
	{cpu_addq, "ADDQ.l 7, -(A3)", 2},
	{cpu_addq, "ADDQ.l 7, -(A4)", 2},
	{cpu_addq, "ADDQ.l 7, -(A5)", 2},
	{cpu_addq, "ADDQ.l 7, -(A6)", 2},
	{cpu_addq, "ADDQ.l 7, -(A7)", 2},
	{cpu_addq, "ADDQ.l 7, (d16, A0)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A1)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A2)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A3)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A4)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A5)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A6)", 4},
	{cpu_addq, "ADDQ.l 7, (d16, A7)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A0, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A1, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A2, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A3, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A4, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A5, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A6, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (d8, A7, Xn)", 4},
	{cpu_addq, "ADDQ.l 7, (xxx).W", 4},
	{cpu_addq, "ADDQ.l 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc GT D0", 2},
	{cpu_scc, "Scc GT D1", 2},
	{cpu_scc, "Scc GT D2", 2},
	{cpu_scc, "Scc GT D3", 2},
	{cpu_scc, "Scc GT D4", 2},
	{cpu_scc, "Scc GT D5", 2},
	{cpu_scc, "Scc GT D6", 2},
	{cpu_scc, "Scc GT D7", 2},
	{cpu_dbcc, "DBcc GT D0, #", 0},
	{cpu_dbcc, "DBcc GT D1, #", 0},
	{cpu_dbcc, "DBcc GT D2, #", 0},
	{cpu_dbcc, "DBcc GT D3, #", 0},
	{cpu_dbcc, "DBcc GT D4, #", 0},
	{cpu_dbcc, "DBcc GT D5, #", 0},
	{cpu_dbcc, "DBcc GT D6, #", 0},
	{cpu_dbcc, "DBcc GT D7, #", 0},
	{cpu_scc, "Scc GT (A0)", 2},
	{cpu_scc, "Scc GT (A1)", 2},
	{cpu_scc, "Scc GT (A2)", 2},
	{cpu_scc, "Scc GT (A3)", 2},
	{cpu_scc, "Scc GT (A4)", 2},
	{cpu_scc, "Scc GT (A5)", 2},
	{cpu_scc, "Scc GT (A6)", 2},
	{cpu_scc, "Scc GT (A7)", 2},
	{cpu_scc, "Scc GT (A0)+", 2},
	{cpu_scc, "Scc GT (A1)+", 2},
	{cpu_scc, "Scc GT (A2)+", 2},
	{cpu_scc, "Scc GT (A3)+", 2},
	{cpu_scc, "Scc GT (A4)+", 2},
	{cpu_scc, "Scc GT (A5)+", 2},
	{cpu_scc, "Scc GT (A6)+", 2},
	{cpu_scc, "Scc GT (A7)+", 2},
	{cpu_scc, "Scc GT -(A0)", 2},
	{cpu_scc, "Scc GT -(A1)", 2},
	{cpu_scc, "Scc GT -(A2)", 2},
	{cpu_scc, "Scc GT -(A3)", 2},
	{cpu_scc, "Scc GT -(A4)", 2},
	{cpu_scc, "Scc GT -(A5)", 2},
	{cpu_scc, "Scc GT -(A6)", 2},
	{cpu_scc, "Scc GT -(A7)", 2},
	{cpu_scc, "Scc GT (d16, A0)", 4},
	{cpu_scc, "Scc GT (d16, A1)", 4},
	{cpu_scc, "Scc GT (d16, A2)", 4},
	{cpu_scc, "Scc GT (d16, A3)", 4},
	{cpu_scc, "Scc GT (d16, A4)", 4},
	{cpu_scc, "Scc GT (d16, A5)", 4},
	{cpu_scc, "Scc GT (d16, A6)", 4},
	{cpu_scc, "Scc GT (d16, A7)", 4},
	{cpu_scc, "Scc GT (d8, A0, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A1, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A2, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A3, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A4, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A5, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A6, Xn)", 4},
	{cpu_scc, "Scc GT (d8, A7, Xn)", 4},
	{cpu_scc, "Scc GT (xxx).W", 4},
	{cpu_scc, "Scc GT (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.b 7, D0", 2},
	{cpu_subq, "SUBQ.b 7, D1", 2},
	{cpu_subq, "SUBQ.b 7, D2", 2},
	{cpu_subq, "SUBQ.b 7, D3", 2},
	{cpu_subq, "SUBQ.b 7, D4", 2},
	{cpu_subq, "SUBQ.b 7, D5", 2},
	{cpu_subq, "SUBQ.b 7, D6", 2},
	{cpu_subq, "SUBQ.b 7, D7", 2},
	{cpu_subq, "SUBQ.b 7, A0", 2},
	{cpu_subq, "SUBQ.b 7, A1", 2},
	{cpu_subq, "SUBQ.b 7, A2", 2},
	{cpu_subq, "SUBQ.b 7, A3", 2},
	{cpu_subq, "SUBQ.b 7, A4", 2},
	{cpu_subq, "SUBQ.b 7, A5", 2},
	{cpu_subq, "SUBQ.b 7, A6", 2},
	{cpu_subq, "SUBQ.b 7, A7", 2},
	{cpu_subq, "SUBQ.b 7, (A0)", 2},
	{cpu_subq, "SUBQ.b 7, (A1)", 2},
	{cpu_subq, "SUBQ.b 7, (A2)", 2},
	{cpu_subq, "SUBQ.b 7, (A3)", 2},
	{cpu_subq, "SUBQ.b 7, (A4)", 2},
	{cpu_subq, "SUBQ.b 7, (A5)", 2},
	{cpu_subq, "SUBQ.b 7, (A6)", 2},
	{cpu_subq, "SUBQ.b 7, (A7)", 2},
	{cpu_subq, "SUBQ.b 7, (A0)+", 2},
	{cpu_subq, "SUBQ.b 7, (A1)+", 2},
	{cpu_subq, "SUBQ.b 7, (A2)+", 2},
	{cpu_subq, "SUBQ.b 7, (A3)+", 2},
	{cpu_subq, "SUBQ.b 7, (A4)+", 2},
	{cpu_subq, "SUBQ.b 7, (A5)+", 2},
	{cpu_subq, "SUBQ.b 7, (A6)+", 2},
	{cpu_subq, "SUBQ.b 7, (A7)+", 2},
	{cpu_subq, "SUBQ.b 7, -(A0)", 2},
	{cpu_subq, "SUBQ.b 7, -(A1)", 2},
	{cpu_subq, "SUBQ.b 7, -(A2)", 2},
	{cpu_subq, "SUBQ.b 7, -(A3)", 2},
	{cpu_subq, "SUBQ.b 7, -(A4)", 2},
	{cpu_subq, "SUBQ.b 7, -(A5)", 2},
	{cpu_subq, "SUBQ.b 7, -(A6)", 2},
	{cpu_subq, "SUBQ.b 7, -(A7)", 2},
	{cpu_subq, "SUBQ.b 7, (d16, A0)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A1)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A2)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A3)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A4)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A5)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A6)", 4},
	{cpu_subq, "SUBQ.b 7, (d16, A7)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.b 7, (xxx).W", 4},
	{cpu_subq, "SUBQ.b 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.w 7, D0", 2},
	{cpu_subq, "SUBQ.w 7, D1", 2},
	{cpu_subq, "SUBQ.w 7, D2", 2},
	{cpu_subq, "SUBQ.w 7, D3", 2},
	{cpu_subq, "SUBQ.w 7, D4", 2},
	{cpu_subq, "SUBQ.w 7, D5", 2},
	{cpu_subq, "SUBQ.w 7, D6", 2},
	{cpu_subq, "SUBQ.w 7, D7", 2},
	{cpu_subq, "SUBQ.w 7, A0", 2},
	{cpu_subq, "SUBQ.w 7, A1", 2},
	{cpu_subq, "SUBQ.w 7, A2", 2},
	{cpu_subq, "SUBQ.w 7, A3", 2},
	{cpu_subq, "SUBQ.w 7, A4", 2},
	{cpu_subq, "SUBQ.w 7, A5", 2},
	{cpu_subq, "SUBQ.w 7, A6", 2},
	{cpu_subq, "SUBQ.w 7, A7", 2},
	{cpu_subq, "SUBQ.w 7, (A0)", 2},
	{cpu_subq, "SUBQ.w 7, (A1)", 2},
	{cpu_subq, "SUBQ.w 7, (A2)", 2},
	{cpu_subq, "SUBQ.w 7, (A3)", 2},
	{cpu_subq, "SUBQ.w 7, (A4)", 2},
	{cpu_subq, "SUBQ.w 7, (A5)", 2},
	{cpu_subq, "SUBQ.w 7, (A6)", 2},
	{cpu_subq, "SUBQ.w 7, (A7)", 2},
	{cpu_subq, "SUBQ.w 7, (A0)+", 2},
	{cpu_subq, "SUBQ.w 7, (A1)+", 2},
	{cpu_subq, "SUBQ.w 7, (A2)+", 2},
	{cpu_subq, "SUBQ.w 7, (A3)+", 2},
	{cpu_subq, "SUBQ.w 7, (A4)+", 2},
	{cpu_subq, "SUBQ.w 7, (A5)+", 2},
	{cpu_subq, "SUBQ.w 7, (A6)+", 2},
	{cpu_subq, "SUBQ.w 7, (A7)+", 2},
	{cpu_subq, "SUBQ.w 7, -(A0)", 2},
	{cpu_subq, "SUBQ.w 7, -(A1)", 2},
	{cpu_subq, "SUBQ.w 7, -(A2)", 2},
	{cpu_subq, "SUBQ.w 7, -(A3)", 2},
	{cpu_subq, "SUBQ.w 7, -(A4)", 2},
	{cpu_subq, "SUBQ.w 7, -(A5)", 2},
	{cpu_subq, "SUBQ.w 7, -(A6)", 2},
	{cpu_subq, "SUBQ.w 7, -(A7)", 2},
	{cpu_subq, "SUBQ.w 7, (d16, A0)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A1)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A2)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A3)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A4)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A5)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A6)", 4},
	{cpu_subq, "SUBQ.w 7, (d16, A7)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.w 7, (xxx).W", 4},
	{cpu_subq, "SUBQ.w 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subq, "SUBQ.l 7, D0", 2},
	{cpu_subq, "SUBQ.l 7, D1", 2},
	{cpu_subq, "SUBQ.l 7, D2", 2},
	{cpu_subq, "SUBQ.l 7, D3", 2},
	{cpu_subq, "SUBQ.l 7, D4", 2},
	{cpu_subq, "SUBQ.l 7, D5", 2},
	{cpu_subq, "SUBQ.l 7, D6", 2},
	{cpu_subq, "SUBQ.l 7, D7", 2},
	{cpu_subq, "SUBQ.l 7, A0", 2},
	{cpu_subq, "SUBQ.l 7, A1", 2},
	{cpu_subq, "SUBQ.l 7, A2", 2},
	{cpu_subq, "SUBQ.l 7, A3", 2},
	{cpu_subq, "SUBQ.l 7, A4", 2},
	{cpu_subq, "SUBQ.l 7, A5", 2},
	{cpu_subq, "SUBQ.l 7, A6", 2},
	{cpu_subq, "SUBQ.l 7, A7", 2},
	{cpu_subq, "SUBQ.l 7, (A0)", 2},
	{cpu_subq, "SUBQ.l 7, (A1)", 2},
	{cpu_subq, "SUBQ.l 7, (A2)", 2},
	{cpu_subq, "SUBQ.l 7, (A3)", 2},
	{cpu_subq, "SUBQ.l 7, (A4)", 2},
	{cpu_subq, "SUBQ.l 7, (A5)", 2},
	{cpu_subq, "SUBQ.l 7, (A6)", 2},
	{cpu_subq, "SUBQ.l 7, (A7)", 2},
	{cpu_subq, "SUBQ.l 7, (A0)+", 2},
	{cpu_subq, "SUBQ.l 7, (A1)+", 2},
	{cpu_subq, "SUBQ.l 7, (A2)+", 2},
	{cpu_subq, "SUBQ.l 7, (A3)+", 2},
	{cpu_subq, "SUBQ.l 7, (A4)+", 2},
	{cpu_subq, "SUBQ.l 7, (A5)+", 2},
	{cpu_subq, "SUBQ.l 7, (A6)+", 2},
	{cpu_subq, "SUBQ.l 7, (A7)+", 2},
	{cpu_subq, "SUBQ.l 7, -(A0)", 2},
	{cpu_subq, "SUBQ.l 7, -(A1)", 2},
	{cpu_subq, "SUBQ.l 7, -(A2)", 2},
	{cpu_subq, "SUBQ.l 7, -(A3)", 2},
	{cpu_subq, "SUBQ.l 7, -(A4)", 2},
	{cpu_subq, "SUBQ.l 7, -(A5)", 2},
	{cpu_subq, "SUBQ.l 7, -(A6)", 2},
	{cpu_subq, "SUBQ.l 7, -(A7)", 2},
	{cpu_subq, "SUBQ.l 7, (d16, A0)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A1)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A2)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A3)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A4)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A5)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A6)", 4},
	{cpu_subq, "SUBQ.l 7, (d16, A7)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A0, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A1, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A2, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A3, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A4, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A5, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A6, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (d8, A7, Xn)", 4},
	{cpu_subq, "SUBQ.l 7, (xxx).W", 4},
	{cpu_subq, "SUBQ.l 7, (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_scc, "Scc LE D0", 2},
	{cpu_scc, "Scc LE D1", 2},
	{cpu_scc, "Scc LE D2", 2},
	{cpu_scc, "Scc LE D3", 2},
	{cpu_scc, "Scc LE D4", 2},
	{cpu_scc, "Scc LE D5", 2},
	{cpu_scc, "Scc LE D6", 2},
	{cpu_scc, "Scc LE D7", 2},
	{cpu_dbcc, "DBcc LE D0, #", 0},
	{cpu_dbcc, "DBcc LE D1, #", 0},
	{cpu_dbcc, "DBcc LE D2, #", 0},
	{cpu_dbcc, "DBcc LE D3, #", 0},
	{cpu_dbcc, "DBcc LE D4, #", 0},
	{cpu_dbcc, "DBcc LE D5, #", 0},
	{cpu_dbcc, "DBcc LE D6, #", 0},
	{cpu_dbcc, "DBcc LE D7, #", 0},
	{cpu_scc, "Scc LE (A0)", 2},
	{cpu_scc, "Scc LE (A1)", 2},
	{cpu_scc, "Scc LE (A2)", 2},
	{cpu_scc, "Scc LE (A3)", 2},
	{cpu_scc, "Scc LE (A4)", 2},
	{cpu_scc, "Scc LE (A5)", 2},
	{cpu_scc, "Scc LE (A6)", 2},
	{cpu_scc, "Scc LE (A7)", 2},
	{cpu_scc, "Scc LE (A0)+", 2},
	{cpu_scc, "Scc LE (A1)+", 2},
	{cpu_scc, "Scc LE (A2)+", 2},
	{cpu_scc, "Scc LE (A3)+", 2},
	{cpu_scc, "Scc LE (A4)+", 2},
	{cpu_scc, "Scc LE (A5)+", 2},
	{cpu_scc, "Scc LE (A6)+", 2},
	{cpu_scc, "Scc LE (A7)+", 2},
	{cpu_scc, "Scc LE -(A0)", 2},
	{cpu_scc, "Scc LE -(A1)", 2},
	{cpu_scc, "Scc LE -(A2)", 2},
	{cpu_scc, "Scc LE -(A3)", 2},
	{cpu_scc, "Scc LE -(A4)", 2},
	{cpu_scc, "Scc LE -(A5)", 2},
	{cpu_scc, "Scc LE -(A6)", 2},
	{cpu_scc, "Scc LE -(A7)", 2},
	{cpu_scc, "Scc LE (d16, A0)", 4},
	{cpu_scc, "Scc LE (d16, A1)", 4},
	{cpu_scc, "Scc LE (d16, A2)", 4},
	{cpu_scc, "Scc LE (d16, A3)", 4},
	{cpu_scc, "Scc LE (d16, A4)", 4},
	{cpu_scc, "Scc LE (d16, A5)", 4},
	{cpu_scc, "Scc LE (d16, A6)", 4},
	{cpu_scc, "Scc LE (d16, A7)", 4},
	{cpu_scc, "Scc LE (d8, A0, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A1, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A2, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A3, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A4, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A5, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A6, Xn)", 4},
	{cpu_scc, "Scc LE (d8, A7, Xn)", 4},
	{cpu_scc, "Scc LE (xxx).W", 4},
	{cpu_scc, "Scc LE (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bcc, "Bcc T #", 0},
	{cpu_bsr, "BSR 0", 0},
	{cpu_bsr, "BSR 1", 0},
	{cpu_bsr, "BSR 2", 0},
	{cpu_bsr, "BSR 3", 0},
	{cpu_bsr, "BSR 4", 0},
	{cpu_bsr, "BSR 5", 0},
	{cpu_bsr, "BSR 6", 0},
	{cpu_bsr, "BSR 7", 0},
	{cpu_bsr, "BSR 8", 0},
	{cpu_bsr, "BSR 9", 0},
	{cpu_bsr, "BSR 10", 0},
	{cpu_bsr, "BSR 11", 0},
	{cpu_bsr, "BSR 12", 0},
	{cpu_bsr, "BSR 13", 0},
	{cpu_bsr, "BSR 14", 0},
	{cpu_bsr, "BSR 15", 0},
	{cpu_bsr, "BSR 16", 0},
	{cpu_bsr, "BSR 17", 0},
	{cpu_bsr, "BSR 18", 0},
	{cpu_bsr, "BSR 19", 0},
	{cpu_bsr, "BSR 20", 0},
	{cpu_bsr, "BSR 21", 0},
	{cpu_bsr, "BSR 22", 0},
	{cpu_bsr, "BSR 23", 0},
	{cpu_bsr, "BSR 24", 0},
	{cpu_bsr, "BSR 25", 0},
	{cpu_bsr, "BSR 26", 0},
	{cpu_bsr, "BSR 27", 0},
	{cpu_bsr, "BSR 28", 0},
	{cpu_bsr, "BSR 29", 0},
	{cpu_bsr, "BSR 30", 0},
	{cpu_bsr, "BSR 31", 0},
	{cpu_bsr, "BSR 32", 0},
	{cpu_bsr, "BSR 33", 0},
	{cpu_bsr, "BSR 34", 0},
	{cpu_bsr, "BSR 35", 0},
	{cpu_bsr, "BSR 36", 0},
	{cpu_bsr, "BSR 37", 0},
	{cpu_bsr, "BSR 38", 0},
	{cpu_bsr, "BSR 39", 0},
	{cpu_bsr, "BSR 40", 0},
	{cpu_bsr, "BSR 41", 0},
	{cpu_bsr, "BSR 42", 0},
	{cpu_bsr, "BSR 43", 0},
	{cpu_bsr, "BSR 44", 0},
	{cpu_bsr, "BSR 45", 0},
	{cpu_bsr, "BSR 46", 0},
	{cpu_bsr, "BSR 47", 0},
	{cpu_bsr, "BSR 48", 0},
	{cpu_bsr, "BSR 49", 0},
	{cpu_bsr, "BSR 50", 0},
	{cpu_bsr, "BSR 51", 0},
	{cpu_bsr, "BSR 52", 0},
	{cpu_bsr, "BSR 53", 0},
	{cpu_bsr, "BSR 54", 0},
	{cpu_bsr, "BSR 55", 0},
	{cpu_bsr, "BSR 56", 0},
	{cpu_bsr, "BSR 57", 0},
	{cpu_bsr, "BSR 58", 0},
	{cpu_bsr, "BSR 59", 0},
	{cpu_bsr, "BSR 60", 0},
	{cpu_bsr, "BSR 61", 0},
	{cpu_bsr, "BSR 62", 0},
	{cpu_bsr, "BSR 63", 0},
	{cpu_bsr, "BSR 64", 0},
	{cpu_bsr, "BSR 65", 0},
	{cpu_bsr, "BSR 66", 0},
	{cpu_bsr, "BSR 67", 0},
	{cpu_bsr, "BSR 68", 0},
	{cpu_bsr, "BSR 69", 0},
	{cpu_bsr, "BSR 70", 0},
	{cpu_bsr, "BSR 71", 0},
	{cpu_bsr, "BSR 72", 0},
	{cpu_bsr, "BSR 73", 0},
	{cpu_bsr, "BSR 74", 0},
	{cpu_bsr, "BSR 75", 0},
	{cpu_bsr, "BSR 76", 0},
	{cpu_bsr, "BSR 77", 0},
	{cpu_bsr, "BSR 78", 0},
	{cpu_bsr, "BSR 79", 0},
	{cpu_bsr, "BSR 80", 0},
	{cpu_bsr, "BSR 81", 0},
	{cpu_bsr, "BSR 82", 0},
	{cpu_bsr, "BSR 83", 0},
	{cpu_bsr, "BSR 84", 0},
	{cpu_bsr, "BSR 85", 0},
	{cpu_bsr, "BSR 86", 0},
	{cpu_bsr, "BSR 87", 0},
	{cpu_bsr, "BSR 88", 0},
	{cpu_bsr, "BSR 89", 0},
	{cpu_bsr, "BSR 90", 0},
	{cpu_bsr, "BSR 91", 0},
	{cpu_bsr, "BSR 92", 0},
	{cpu_bsr, "BSR 93", 0},
	{cpu_bsr, "BSR 94", 0},
	{cpu_bsr, "BSR 95", 0},
	{cpu_bsr, "BSR 96", 0},
	{cpu_bsr, "BSR 97", 0},
	{cpu_bsr, "BSR 98", 0},
	{cpu_bsr, "BSR 99", 0},
	{cpu_bsr, "BSR 100", 0},
	{cpu_bsr, "BSR 101", 0},
	{cpu_bsr, "BSR 102", 0},
	{cpu_bsr, "BSR 103", 0},
	{cpu_bsr, "BSR 104", 0},
	{cpu_bsr, "BSR 105", 0},
	{cpu_bsr, "BSR 106", 0},
	{cpu_bsr, "BSR 107", 0},
	{cpu_bsr, "BSR 108", 0},
	{cpu_bsr, "BSR 109", 0},
	{cpu_bsr, "BSR 110", 0},
	{cpu_bsr, "BSR 111", 0},
	{cpu_bsr, "BSR 112", 0},
	{cpu_bsr, "BSR 113", 0},
	{cpu_bsr, "BSR 114", 0},
	{cpu_bsr, "BSR 115", 0},
	{cpu_bsr, "BSR 116", 0},
	{cpu_bsr, "BSR 117", 0},
	{cpu_bsr, "BSR 118", 0},
	{cpu_bsr, "BSR 119", 0},
	{cpu_bsr, "BSR 120", 0},
	{cpu_bsr, "BSR 121", 0},
	{cpu_bsr, "BSR 122", 0},
	{cpu_bsr, "BSR 123", 0},
	{cpu_bsr, "BSR 124", 0},
	{cpu_bsr, "BSR 125", 0},
	{cpu_bsr, "BSR 126", 0},
	{cpu_bsr, "BSR 127", 0},
	{cpu_bsr, "BSR 128", 0},
	{cpu_bsr, "BSR 129", 0},
	{cpu_bsr, "BSR 130", 0},
	{cpu_bsr, "BSR 131", 0},
	{cpu_bsr, "BSR 132", 0},
	{cpu_bsr, "BSR 133", 0},
	{cpu_bsr, "BSR 134", 0},
	{cpu_bsr, "BSR 135", 0},
	{cpu_bsr, "BSR 136", 0},
	{cpu_bsr, "BSR 137", 0},
	{cpu_bsr, "BSR 138", 0},
	{cpu_bsr, "BSR 139", 0},
	{cpu_bsr, "BSR 140", 0},
	{cpu_bsr, "BSR 141", 0},
	{cpu_bsr, "BSR 142", 0},
	{cpu_bsr, "BSR 143", 0},
	{cpu_bsr, "BSR 144", 0},
	{cpu_bsr, "BSR 145", 0},
	{cpu_bsr, "BSR 146", 0},
	{cpu_bsr, "BSR 147", 0},
	{cpu_bsr, "BSR 148", 0},
	{cpu_bsr, "BSR 149", 0},
	{cpu_bsr, "BSR 150", 0},
	{cpu_bsr, "BSR 151", 0},
	{cpu_bsr, "BSR 152", 0},
	{cpu_bsr, "BSR 153", 0},
	{cpu_bsr, "BSR 154", 0},
	{cpu_bsr, "BSR 155", 0},
	{cpu_bsr, "BSR 156", 0},
	{cpu_bsr, "BSR 157", 0},
	{cpu_bsr, "BSR 158", 0},
	{cpu_bsr, "BSR 159", 0},
	{cpu_bsr, "BSR 160", 0},
	{cpu_bsr, "BSR 161", 0},
	{cpu_bsr, "BSR 162", 0},
	{cpu_bsr, "BSR 163", 0},
	{cpu_bsr, "BSR 164", 0},
	{cpu_bsr, "BSR 165", 0},
	{cpu_bsr, "BSR 166", 0},
	{cpu_bsr, "BSR 167", 0},
	{cpu_bsr, "BSR 168", 0},
	{cpu_bsr, "BSR 169", 0},
	{cpu_bsr, "BSR 170", 0},
	{cpu_bsr, "BSR 171", 0},
	{cpu_bsr, "BSR 172", 0},
	{cpu_bsr, "BSR 173", 0},
	{cpu_bsr, "BSR 174", 0},
	{cpu_bsr, "BSR 175", 0},
	{cpu_bsr, "BSR 176", 0},
	{cpu_bsr, "BSR 177", 0},
	{cpu_bsr, "BSR 178", 0},
	{cpu_bsr, "BSR 179", 0},
	{cpu_bsr, "BSR 180", 0},
	{cpu_bsr, "BSR 181", 0},
	{cpu_bsr, "BSR 182", 0},
	{cpu_bsr, "BSR 183", 0},
	{cpu_bsr, "BSR 184", 0},
	{cpu_bsr, "BSR 185", 0},
	{cpu_bsr, "BSR 186", 0},
	{cpu_bsr, "BSR 187", 0},
	{cpu_bsr, "BSR 188", 0},
	{cpu_bsr, "BSR 189", 0},
	{cpu_bsr, "BSR 190", 0},
	{cpu_bsr, "BSR 191", 0},
	{cpu_bsr, "BSR 192", 0},
	{cpu_bsr, "BSR 193", 0},
	{cpu_bsr, "BSR 194", 0},
	{cpu_bsr, "BSR 195", 0},
	{cpu_bsr, "BSR 196", 0},
	{cpu_bsr, "BSR 197", 0},
	{cpu_bsr, "BSR 198", 0},
	{cpu_bsr, "BSR 199", 0},
	{cpu_bsr, "BSR 200", 0},
	{cpu_bsr, "BSR 201", 0},
	{cpu_bsr, "BSR 202", 0},
	{cpu_bsr, "BSR 203", 0},
	{cpu_bsr, "BSR 204", 0},
	{cpu_bsr, "BSR 205", 0},
	{cpu_bsr, "BSR 206", 0},
	{cpu_bsr, "BSR 207", 0},
	{cpu_bsr, "BSR 208", 0},
	{cpu_bsr, "BSR 209", 0},
	{cpu_bsr, "BSR 210", 0},
	{cpu_bsr, "BSR 211", 0},
	{cpu_bsr, "BSR 212", 0},
	{cpu_bsr, "BSR 213", 0},
	{cpu_bsr, "BSR 214", 0},
	{cpu_bsr, "BSR 215", 0},
	{cpu_bsr, "BSR 216", 0},
	{cpu_bsr, "BSR 217", 0},
	{cpu_bsr, "BSR 218", 0},
	{cpu_bsr, "BSR 219", 0},
	{cpu_bsr, "BSR 220", 0},
	{cpu_bsr, "BSR 221", 0},
	{cpu_bsr, "BSR 222", 0},
	{cpu_bsr, "BSR 223", 0},
	{cpu_bsr, "BSR 224", 0},
	{cpu_bsr, "BSR 225", 0},
	{cpu_bsr, "BSR 226", 0},
	{cpu_bsr, "BSR 227", 0},
	{cpu_bsr, "BSR 228", 0},
	{cpu_bsr, "BSR 229", 0},
	{cpu_bsr, "BSR 230", 0},
	{cpu_bsr, "BSR 231", 0},
	{cpu_bsr, "BSR 232", 0},
	{cpu_bsr, "BSR 233", 0},
	{cpu_bsr, "BSR 234", 0},
	{cpu_bsr, "BSR 235", 0},
	{cpu_bsr, "BSR 236", 0},
	{cpu_bsr, "BSR 237", 0},
	{cpu_bsr, "BSR 238", 0},
	{cpu_bsr, "BSR 239", 0},
	{cpu_bsr, "BSR 240", 0},
	{cpu_bsr, "BSR 241", 0},
	{cpu_bsr, "BSR 242", 0},
	{cpu_bsr, "BSR 243", 0},
	{cpu_bsr, "BSR 244", 0},
	{cpu_bsr, "BSR 245", 0},
	{cpu_bsr, "BSR 246", 0},
	{cpu_bsr, "BSR 247", 0},
	{cpu_bsr, "BSR 248", 0},
	{cpu_bsr, "BSR 249", 0},
	{cpu_bsr, "BSR 250", 0},
	{cpu_bsr, "BSR 251", 0},
	{cpu_bsr, "BSR 252", 0},
	{cpu_bsr, "BSR 253", 0},
	{cpu_bsr, "BSR 254", 0},
	{cpu_bsr, "BSR 255", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc HI #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc LS #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CC #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc CS #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc NE #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc EQ #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VC #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc VS #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc PL #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc MI #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc GE #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc LT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc GT #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_bcc, "Bcc LE #", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_moveq, "MOVEQ #, D0", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_moveq, "MOVEQ #, D1", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_moveq, "MOVEQ #, D2", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_moveq, "MOVEQ #, D3", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_moveq, "MOVEQ #, D4", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_moveq, "MOVEQ #, D5", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_moveq, "MOVEQ #, D6", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_moveq, "MOVEQ #, D7", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D0, D0", 2},
	{cpu_or, "OR.b D0, D1", 2},
	{cpu_or, "OR.b D0, D2", 2},
	{cpu_or, "OR.b D0, D3", 2},
	{cpu_or, "OR.b D0, D4", 2},
	{cpu_or, "OR.b D0, D5", 2},
	{cpu_or, "OR.b D0, D6", 2},
	{cpu_or, "OR.b D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D0, (A0)", 2},
	{cpu_or, "OR.b D0, (A1)", 2},
	{cpu_or, "OR.b D0, (A2)", 2},
	{cpu_or, "OR.b D0, (A3)", 2},
	{cpu_or, "OR.b D0, (A4)", 2},
	{cpu_or, "OR.b D0, (A5)", 2},
	{cpu_or, "OR.b D0, (A6)", 2},
	{cpu_or, "OR.b D0, (A7)", 2},
	{cpu_or, "OR.b D0, (A0)+", 2},
	{cpu_or, "OR.b D0, (A1)+", 2},
	{cpu_or, "OR.b D0, (A2)+", 2},
	{cpu_or, "OR.b D0, (A3)+", 2},
	{cpu_or, "OR.b D0, (A4)+", 2},
	{cpu_or, "OR.b D0, (A5)+", 2},
	{cpu_or, "OR.b D0, (A6)+", 2},
	{cpu_or, "OR.b D0, (A7)+", 2},
	{cpu_or, "OR.b D0, -(A0)", 2},
	{cpu_or, "OR.b D0, -(A1)", 2},
	{cpu_or, "OR.b D0, -(A2)", 2},
	{cpu_or, "OR.b D0, -(A3)", 2},
	{cpu_or, "OR.b D0, -(A4)", 2},
	{cpu_or, "OR.b D0, -(A5)", 2},
	{cpu_or, "OR.b D0, -(A6)", 2},
	{cpu_or, "OR.b D0, -(A7)", 2},
	{cpu_or, "OR.b D0, (d16, A0)", 4},
	{cpu_or, "OR.b D0, (d16, A1)", 4},
	{cpu_or, "OR.b D0, (d16, A2)", 4},
	{cpu_or, "OR.b D0, (d16, A3)", 4},
	{cpu_or, "OR.b D0, (d16, A4)", 4},
	{cpu_or, "OR.b D0, (d16, A5)", 4},
	{cpu_or, "OR.b D0, (d16, A6)", 4},
	{cpu_or, "OR.b D0, (d16, A7)", 4},
	{cpu_or, "OR.b D0, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D0, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D0, (xxx).W", 4},
	{cpu_or, "OR.b D0, (xxx).L", 6},
	{cpu_or, "OR.b D0, (d16, PC)", 4},
	{cpu_or, "OR.b D0, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D0, D0", 2},
	{cpu_or, "OR.w D0, D1", 2},
	{cpu_or, "OR.w D0, D2", 2},
	{cpu_or, "OR.w D0, D3", 2},
	{cpu_or, "OR.w D0, D4", 2},
	{cpu_or, "OR.w D0, D5", 2},
	{cpu_or, "OR.w D0, D6", 2},
	{cpu_or, "OR.w D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D0, (A0)", 2},
	{cpu_or, "OR.w D0, (A1)", 2},
	{cpu_or, "OR.w D0, (A2)", 2},
	{cpu_or, "OR.w D0, (A3)", 2},
	{cpu_or, "OR.w D0, (A4)", 2},
	{cpu_or, "OR.w D0, (A5)", 2},
	{cpu_or, "OR.w D0, (A6)", 2},
	{cpu_or, "OR.w D0, (A7)", 2},
	{cpu_or, "OR.w D0, (A0)+", 2},
	{cpu_or, "OR.w D0, (A1)+", 2},
	{cpu_or, "OR.w D0, (A2)+", 2},
	{cpu_or, "OR.w D0, (A3)+", 2},
	{cpu_or, "OR.w D0, (A4)+", 2},
	{cpu_or, "OR.w D0, (A5)+", 2},
	{cpu_or, "OR.w D0, (A6)+", 2},
	{cpu_or, "OR.w D0, (A7)+", 2},
	{cpu_or, "OR.w D0, -(A0)", 2},
	{cpu_or, "OR.w D0, -(A1)", 2},
	{cpu_or, "OR.w D0, -(A2)", 2},
	{cpu_or, "OR.w D0, -(A3)", 2},
	{cpu_or, "OR.w D0, -(A4)", 2},
	{cpu_or, "OR.w D0, -(A5)", 2},
	{cpu_or, "OR.w D0, -(A6)", 2},
	{cpu_or, "OR.w D0, -(A7)", 2},
	{cpu_or, "OR.w D0, (d16, A0)", 4},
	{cpu_or, "OR.w D0, (d16, A1)", 4},
	{cpu_or, "OR.w D0, (d16, A2)", 4},
	{cpu_or, "OR.w D0, (d16, A3)", 4},
	{cpu_or, "OR.w D0, (d16, A4)", 4},
	{cpu_or, "OR.w D0, (d16, A5)", 4},
	{cpu_or, "OR.w D0, (d16, A6)", 4},
	{cpu_or, "OR.w D0, (d16, A7)", 4},
	{cpu_or, "OR.w D0, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D0, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D0, (xxx).W", 4},
	{cpu_or, "OR.w D0, (xxx).L", 6},
	{cpu_or, "OR.w D0, (d16, PC)", 4},
	{cpu_or, "OR.w D0, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D0, D0", 2},
	{cpu_or, "OR.l D0, D1", 2},
	{cpu_or, "OR.l D0, D2", 2},
	{cpu_or, "OR.l D0, D3", 2},
	{cpu_or, "OR.l D0, D4", 2},
	{cpu_or, "OR.l D0, D5", 2},
	{cpu_or, "OR.l D0, D6", 2},
	{cpu_or, "OR.l D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D0, (A0)", 2},
	{cpu_or, "OR.l D0, (A1)", 2},
	{cpu_or, "OR.l D0, (A2)", 2},
	{cpu_or, "OR.l D0, (A3)", 2},
	{cpu_or, "OR.l D0, (A4)", 2},
	{cpu_or, "OR.l D0, (A5)", 2},
	{cpu_or, "OR.l D0, (A6)", 2},
	{cpu_or, "OR.l D0, (A7)", 2},
	{cpu_or, "OR.l D0, (A0)+", 2},
	{cpu_or, "OR.l D0, (A1)+", 2},
	{cpu_or, "OR.l D0, (A2)+", 2},
	{cpu_or, "OR.l D0, (A3)+", 2},
	{cpu_or, "OR.l D0, (A4)+", 2},
	{cpu_or, "OR.l D0, (A5)+", 2},
	{cpu_or, "OR.l D0, (A6)+", 2},
	{cpu_or, "OR.l D0, (A7)+", 2},
	{cpu_or, "OR.l D0, -(A0)", 2},
	{cpu_or, "OR.l D0, -(A1)", 2},
	{cpu_or, "OR.l D0, -(A2)", 2},
	{cpu_or, "OR.l D0, -(A3)", 2},
	{cpu_or, "OR.l D0, -(A4)", 2},
	{cpu_or, "OR.l D0, -(A5)", 2},
	{cpu_or, "OR.l D0, -(A6)", 2},
	{cpu_or, "OR.l D0, -(A7)", 2},
	{cpu_or, "OR.l D0, (d16, A0)", 4},
	{cpu_or, "OR.l D0, (d16, A1)", 4},
	{cpu_or, "OR.l D0, (d16, A2)", 4},
	{cpu_or, "OR.l D0, (d16, A3)", 4},
	{cpu_or, "OR.l D0, (d16, A4)", 4},
	{cpu_or, "OR.l D0, (d16, A5)", 4},
	{cpu_or, "OR.l D0, (d16, A6)", 4},
	{cpu_or, "OR.l D0, (d16, A7)", 4},
	{cpu_or, "OR.l D0, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D0, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D0, (xxx).W", 4},
	{cpu_or, "OR.l D0, (xxx).L", 6},
	{cpu_or, "OR.l D0, (d16, PC)", 4},
	{cpu_or, "OR.l D0, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D0, D0", 2},
	{cpu_divu, "DIVU D0, D1", 2},
	{cpu_divu, "DIVU D0, D2", 2},
	{cpu_divu, "DIVU D0, D3", 2},
	{cpu_divu, "DIVU D0, D4", 2},
	{cpu_divu, "DIVU D0, D5", 2},
	{cpu_divu, "DIVU D0, D6", 2},
	{cpu_divu, "DIVU D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D0, (A0)", 2},
	{cpu_divu, "DIVU D0, (A1)", 2},
	{cpu_divu, "DIVU D0, (A2)", 2},
	{cpu_divu, "DIVU D0, (A3)", 2},
	{cpu_divu, "DIVU D0, (A4)", 2},
	{cpu_divu, "DIVU D0, (A5)", 2},
	{cpu_divu, "DIVU D0, (A6)", 2},
	{cpu_divu, "DIVU D0, (A7)", 2},
	{cpu_divu, "DIVU D0, (A0)+", 2},
	{cpu_divu, "DIVU D0, (A1)+", 2},
	{cpu_divu, "DIVU D0, (A2)+", 2},
	{cpu_divu, "DIVU D0, (A3)+", 2},
	{cpu_divu, "DIVU D0, (A4)+", 2},
	{cpu_divu, "DIVU D0, (A5)+", 2},
	{cpu_divu, "DIVU D0, (A6)+", 2},
	{cpu_divu, "DIVU D0, (A7)+", 2},
	{cpu_divu, "DIVU D0, -(A0)", 2},
	{cpu_divu, "DIVU D0, -(A1)", 2},
	{cpu_divu, "DIVU D0, -(A2)", 2},
	{cpu_divu, "DIVU D0, -(A3)", 2},
	{cpu_divu, "DIVU D0, -(A4)", 2},
	{cpu_divu, "DIVU D0, -(A5)", 2},
	{cpu_divu, "DIVU D0, -(A6)", 2},
	{cpu_divu, "DIVU D0, -(A7)", 2},
	{cpu_divu, "DIVU D0, (d16, A0)", 4},
	{cpu_divu, "DIVU D0, (d16, A1)", 4},
	{cpu_divu, "DIVU D0, (d16, A2)", 4},
	{cpu_divu, "DIVU D0, (d16, A3)", 4},
	{cpu_divu, "DIVU D0, (d16, A4)", 4},
	{cpu_divu, "DIVU D0, (d16, A5)", 4},
	{cpu_divu, "DIVU D0, (d16, A6)", 4},
	{cpu_divu, "DIVU D0, (d16, A7)", 4},
	{cpu_divu, "DIVU D0, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D0, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D0, (xxx).W", 4},
	{cpu_divu, "DIVU D0, (xxx).L", 6},
	{cpu_divu, "DIVU D0, (d16, PC)", 4},
	{cpu_divu, "DIVU D0, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D0", 0},
	{cpu_sbcd, "SBCD D1, D0", 0},
	{cpu_sbcd, "SBCD D2, D0", 0},
	{cpu_sbcd, "SBCD D3, D0", 0},
	{cpu_sbcd, "SBCD D4, D0", 0},
	{cpu_sbcd, "SBCD D5, D0", 0},
	{cpu_sbcd, "SBCD D6, D0", 0},
	{cpu_sbcd, "SBCD D7, D0", 0},
	{cpu_sbcd, "SBCD -(A0), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A0)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A0)", 0},
	{cpu_or, "OR.b (A0), D0", 2},
	{cpu_or, "OR.b (A1), D0", 2},
	{cpu_or, "OR.b (A2), D0", 2},
	{cpu_or, "OR.b (A3), D0", 2},
	{cpu_or, "OR.b (A4), D0", 2},
	{cpu_or, "OR.b (A5), D0", 2},
	{cpu_or, "OR.b (A6), D0", 2},
	{cpu_or, "OR.b (A7), D0", 2},
	{cpu_or, "OR.b (A0)+, D0", 2},
	{cpu_or, "OR.b (A1)+, D0", 2},
	{cpu_or, "OR.b (A2)+, D0", 2},
	{cpu_or, "OR.b (A3)+, D0", 2},
	{cpu_or, "OR.b (A4)+, D0", 2},
	{cpu_or, "OR.b (A5)+, D0", 2},
	{cpu_or, "OR.b (A6)+, D0", 2},
	{cpu_or, "OR.b (A7)+, D0", 2},
	{cpu_or, "OR.b -(A0), D0", 2},
	{cpu_or, "OR.b -(A1), D0", 2},
	{cpu_or, "OR.b -(A2), D0", 2},
	{cpu_or, "OR.b -(A3), D0", 2},
	{cpu_or, "OR.b -(A4), D0", 2},
	{cpu_or, "OR.b -(A5), D0", 2},
	{cpu_or, "OR.b -(A6), D0", 2},
	{cpu_or, "OR.b -(A7), D0", 2},
	{cpu_or, "OR.b (d16, A0), D0", 4},
	{cpu_or, "OR.b (d16, A1), D0", 4},
	{cpu_or, "OR.b (d16, A2), D0", 4},
	{cpu_or, "OR.b (d16, A3), D0", 4},
	{cpu_or, "OR.b (d16, A4), D0", 4},
	{cpu_or, "OR.b (d16, A5), D0", 4},
	{cpu_or, "OR.b (d16, A6), D0", 4},
	{cpu_or, "OR.b (d16, A7), D0", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D0", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D0", 4},
	{cpu_or, "OR.b (xxx).W, D0", 4},
	{cpu_or, "OR.b (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D0", 2},
	{cpu_or, "OR.w (A1), D0", 2},
	{cpu_or, "OR.w (A2), D0", 2},
	{cpu_or, "OR.w (A3), D0", 2},
	{cpu_or, "OR.w (A4), D0", 2},
	{cpu_or, "OR.w (A5), D0", 2},
	{cpu_or, "OR.w (A6), D0", 2},
	{cpu_or, "OR.w (A7), D0", 2},
	{cpu_or, "OR.w (A0)+, D0", 2},
	{cpu_or, "OR.w (A1)+, D0", 2},
	{cpu_or, "OR.w (A2)+, D0", 2},
	{cpu_or, "OR.w (A3)+, D0", 2},
	{cpu_or, "OR.w (A4)+, D0", 2},
	{cpu_or, "OR.w (A5)+, D0", 2},
	{cpu_or, "OR.w (A6)+, D0", 2},
	{cpu_or, "OR.w (A7)+, D0", 2},
	{cpu_or, "OR.w -(A0), D0", 2},
	{cpu_or, "OR.w -(A1), D0", 2},
	{cpu_or, "OR.w -(A2), D0", 2},
	{cpu_or, "OR.w -(A3), D0", 2},
	{cpu_or, "OR.w -(A4), D0", 2},
	{cpu_or, "OR.w -(A5), D0", 2},
	{cpu_or, "OR.w -(A6), D0", 2},
	{cpu_or, "OR.w -(A7), D0", 2},
	{cpu_or, "OR.w (d16, A0), D0", 4},
	{cpu_or, "OR.w (d16, A1), D0", 4},
	{cpu_or, "OR.w (d16, A2), D0", 4},
	{cpu_or, "OR.w (d16, A3), D0", 4},
	{cpu_or, "OR.w (d16, A4), D0", 4},
	{cpu_or, "OR.w (d16, A5), D0", 4},
	{cpu_or, "OR.w (d16, A6), D0", 4},
	{cpu_or, "OR.w (d16, A7), D0", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D0", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D0", 4},
	{cpu_or, "OR.w (xxx).W, D0", 4},
	{cpu_or, "OR.w (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D0", 2},
	{cpu_or, "OR.l (A1), D0", 2},
	{cpu_or, "OR.l (A2), D0", 2},
	{cpu_or, "OR.l (A3), D0", 2},
	{cpu_or, "OR.l (A4), D0", 2},
	{cpu_or, "OR.l (A5), D0", 2},
	{cpu_or, "OR.l (A6), D0", 2},
	{cpu_or, "OR.l (A7), D0", 2},
	{cpu_or, "OR.l (A0)+, D0", 2},
	{cpu_or, "OR.l (A1)+, D0", 2},
	{cpu_or, "OR.l (A2)+, D0", 2},
	{cpu_or, "OR.l (A3)+, D0", 2},
	{cpu_or, "OR.l (A4)+, D0", 2},
	{cpu_or, "OR.l (A5)+, D0", 2},
	{cpu_or, "OR.l (A6)+, D0", 2},
	{cpu_or, "OR.l (A7)+, D0", 2},
	{cpu_or, "OR.l -(A0), D0", 2},
	{cpu_or, "OR.l -(A1), D0", 2},
	{cpu_or, "OR.l -(A2), D0", 2},
	{cpu_or, "OR.l -(A3), D0", 2},
	{cpu_or, "OR.l -(A4), D0", 2},
	{cpu_or, "OR.l -(A5), D0", 2},
	{cpu_or, "OR.l -(A6), D0", 2},
	{cpu_or, "OR.l -(A7), D0", 2},
	{cpu_or, "OR.l (d16, A0), D0", 4},
	{cpu_or, "OR.l (d16, A1), D0", 4},
	{cpu_or, "OR.l (d16, A2), D0", 4},
	{cpu_or, "OR.l (d16, A3), D0", 4},
	{cpu_or, "OR.l (d16, A4), D0", 4},
	{cpu_or, "OR.l (d16, A5), D0", 4},
	{cpu_or, "OR.l (d16, A6), D0", 4},
	{cpu_or, "OR.l (d16, A7), D0", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D0", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D0", 4},
	{cpu_or, "OR.l (xxx).W, D0", 4},
	{cpu_or, "OR.l (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D0, D0", 2},
	{cpu_divs, "DIVS D0, D1", 2},
	{cpu_divs, "DIVS D0, D2", 2},
	{cpu_divs, "DIVS D0, D3", 2},
	{cpu_divs, "DIVS D0, D4", 2},
	{cpu_divs, "DIVS D0, D5", 2},
	{cpu_divs, "DIVS D0, D6", 2},
	{cpu_divs, "DIVS D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D0, (A0)", 2},
	{cpu_divs, "DIVS D0, (A1)", 2},
	{cpu_divs, "DIVS D0, (A2)", 2},
	{cpu_divs, "DIVS D0, (A3)", 2},
	{cpu_divs, "DIVS D0, (A4)", 2},
	{cpu_divs, "DIVS D0, (A5)", 2},
	{cpu_divs, "DIVS D0, (A6)", 2},
	{cpu_divs, "DIVS D0, (A7)", 2},
	{cpu_divs, "DIVS D0, (A0)+", 2},
	{cpu_divs, "DIVS D0, (A1)+", 2},
	{cpu_divs, "DIVS D0, (A2)+", 2},
	{cpu_divs, "DIVS D0, (A3)+", 2},
	{cpu_divs, "DIVS D0, (A4)+", 2},
	{cpu_divs, "DIVS D0, (A5)+", 2},
	{cpu_divs, "DIVS D0, (A6)+", 2},
	{cpu_divs, "DIVS D0, (A7)+", 2},
	{cpu_divs, "DIVS D0, -(A0)", 2},
	{cpu_divs, "DIVS D0, -(A1)", 2},
	{cpu_divs, "DIVS D0, -(A2)", 2},
	{cpu_divs, "DIVS D0, -(A3)", 2},
	{cpu_divs, "DIVS D0, -(A4)", 2},
	{cpu_divs, "DIVS D0, -(A5)", 2},
	{cpu_divs, "DIVS D0, -(A6)", 2},
	{cpu_divs, "DIVS D0, -(A7)", 2},
	{cpu_divs, "DIVS D0, (d16, A0)", 4},
	{cpu_divs, "DIVS D0, (d16, A1)", 4},
	{cpu_divs, "DIVS D0, (d16, A2)", 4},
	{cpu_divs, "DIVS D0, (d16, A3)", 4},
	{cpu_divs, "DIVS D0, (d16, A4)", 4},
	{cpu_divs, "DIVS D0, (d16, A5)", 4},
	{cpu_divs, "DIVS D0, (d16, A6)", 4},
	{cpu_divs, "DIVS D0, (d16, A7)", 4},
	{cpu_divs, "DIVS D0, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D0, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D0, (xxx).W", 4},
	{cpu_divs, "DIVS D0, (xxx).L", 6},
	{cpu_divs, "DIVS D0, (d16, PC)", 4},
	{cpu_divs, "DIVS D0, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D1, D0", 2},
	{cpu_or, "OR.b D1, D1", 2},
	{cpu_or, "OR.b D1, D2", 2},
	{cpu_or, "OR.b D1, D3", 2},
	{cpu_or, "OR.b D1, D4", 2},
	{cpu_or, "OR.b D1, D5", 2},
	{cpu_or, "OR.b D1, D6", 2},
	{cpu_or, "OR.b D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D1, (A0)", 2},
	{cpu_or, "OR.b D1, (A1)", 2},
	{cpu_or, "OR.b D1, (A2)", 2},
	{cpu_or, "OR.b D1, (A3)", 2},
	{cpu_or, "OR.b D1, (A4)", 2},
	{cpu_or, "OR.b D1, (A5)", 2},
	{cpu_or, "OR.b D1, (A6)", 2},
	{cpu_or, "OR.b D1, (A7)", 2},
	{cpu_or, "OR.b D1, (A0)+", 2},
	{cpu_or, "OR.b D1, (A1)+", 2},
	{cpu_or, "OR.b D1, (A2)+", 2},
	{cpu_or, "OR.b D1, (A3)+", 2},
	{cpu_or, "OR.b D1, (A4)+", 2},
	{cpu_or, "OR.b D1, (A5)+", 2},
	{cpu_or, "OR.b D1, (A6)+", 2},
	{cpu_or, "OR.b D1, (A7)+", 2},
	{cpu_or, "OR.b D1, -(A0)", 2},
	{cpu_or, "OR.b D1, -(A1)", 2},
	{cpu_or, "OR.b D1, -(A2)", 2},
	{cpu_or, "OR.b D1, -(A3)", 2},
	{cpu_or, "OR.b D1, -(A4)", 2},
	{cpu_or, "OR.b D1, -(A5)", 2},
	{cpu_or, "OR.b D1, -(A6)", 2},
	{cpu_or, "OR.b D1, -(A7)", 2},
	{cpu_or, "OR.b D1, (d16, A0)", 4},
	{cpu_or, "OR.b D1, (d16, A1)", 4},
	{cpu_or, "OR.b D1, (d16, A2)", 4},
	{cpu_or, "OR.b D1, (d16, A3)", 4},
	{cpu_or, "OR.b D1, (d16, A4)", 4},
	{cpu_or, "OR.b D1, (d16, A5)", 4},
	{cpu_or, "OR.b D1, (d16, A6)", 4},
	{cpu_or, "OR.b D1, (d16, A7)", 4},
	{cpu_or, "OR.b D1, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D1, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D1, (xxx).W", 4},
	{cpu_or, "OR.b D1, (xxx).L", 6},
	{cpu_or, "OR.b D1, (d16, PC)", 4},
	{cpu_or, "OR.b D1, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D1, D0", 2},
	{cpu_or, "OR.w D1, D1", 2},
	{cpu_or, "OR.w D1, D2", 2},
	{cpu_or, "OR.w D1, D3", 2},
	{cpu_or, "OR.w D1, D4", 2},
	{cpu_or, "OR.w D1, D5", 2},
	{cpu_or, "OR.w D1, D6", 2},
	{cpu_or, "OR.w D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D1, (A0)", 2},
	{cpu_or, "OR.w D1, (A1)", 2},
	{cpu_or, "OR.w D1, (A2)", 2},
	{cpu_or, "OR.w D1, (A3)", 2},
	{cpu_or, "OR.w D1, (A4)", 2},
	{cpu_or, "OR.w D1, (A5)", 2},
	{cpu_or, "OR.w D1, (A6)", 2},
	{cpu_or, "OR.w D1, (A7)", 2},
	{cpu_or, "OR.w D1, (A0)+", 2},
	{cpu_or, "OR.w D1, (A1)+", 2},
	{cpu_or, "OR.w D1, (A2)+", 2},
	{cpu_or, "OR.w D1, (A3)+", 2},
	{cpu_or, "OR.w D1, (A4)+", 2},
	{cpu_or, "OR.w D1, (A5)+", 2},
	{cpu_or, "OR.w D1, (A6)+", 2},
	{cpu_or, "OR.w D1, (A7)+", 2},
	{cpu_or, "OR.w D1, -(A0)", 2},
	{cpu_or, "OR.w D1, -(A1)", 2},
	{cpu_or, "OR.w D1, -(A2)", 2},
	{cpu_or, "OR.w D1, -(A3)", 2},
	{cpu_or, "OR.w D1, -(A4)", 2},
	{cpu_or, "OR.w D1, -(A5)", 2},
	{cpu_or, "OR.w D1, -(A6)", 2},
	{cpu_or, "OR.w D1, -(A7)", 2},
	{cpu_or, "OR.w D1, (d16, A0)", 4},
	{cpu_or, "OR.w D1, (d16, A1)", 4},
	{cpu_or, "OR.w D1, (d16, A2)", 4},
	{cpu_or, "OR.w D1, (d16, A3)", 4},
	{cpu_or, "OR.w D1, (d16, A4)", 4},
	{cpu_or, "OR.w D1, (d16, A5)", 4},
	{cpu_or, "OR.w D1, (d16, A6)", 4},
	{cpu_or, "OR.w D1, (d16, A7)", 4},
	{cpu_or, "OR.w D1, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D1, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D1, (xxx).W", 4},
	{cpu_or, "OR.w D1, (xxx).L", 6},
	{cpu_or, "OR.w D1, (d16, PC)", 4},
	{cpu_or, "OR.w D1, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D1, D0", 2},
	{cpu_or, "OR.l D1, D1", 2},
	{cpu_or, "OR.l D1, D2", 2},
	{cpu_or, "OR.l D1, D3", 2},
	{cpu_or, "OR.l D1, D4", 2},
	{cpu_or, "OR.l D1, D5", 2},
	{cpu_or, "OR.l D1, D6", 2},
	{cpu_or, "OR.l D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D1, (A0)", 2},
	{cpu_or, "OR.l D1, (A1)", 2},
	{cpu_or, "OR.l D1, (A2)", 2},
	{cpu_or, "OR.l D1, (A3)", 2},
	{cpu_or, "OR.l D1, (A4)", 2},
	{cpu_or, "OR.l D1, (A5)", 2},
	{cpu_or, "OR.l D1, (A6)", 2},
	{cpu_or, "OR.l D1, (A7)", 2},
	{cpu_or, "OR.l D1, (A0)+", 2},
	{cpu_or, "OR.l D1, (A1)+", 2},
	{cpu_or, "OR.l D1, (A2)+", 2},
	{cpu_or, "OR.l D1, (A3)+", 2},
	{cpu_or, "OR.l D1, (A4)+", 2},
	{cpu_or, "OR.l D1, (A5)+", 2},
	{cpu_or, "OR.l D1, (A6)+", 2},
	{cpu_or, "OR.l D1, (A7)+", 2},
	{cpu_or, "OR.l D1, -(A0)", 2},
	{cpu_or, "OR.l D1, -(A1)", 2},
	{cpu_or, "OR.l D1, -(A2)", 2},
	{cpu_or, "OR.l D1, -(A3)", 2},
	{cpu_or, "OR.l D1, -(A4)", 2},
	{cpu_or, "OR.l D1, -(A5)", 2},
	{cpu_or, "OR.l D1, -(A6)", 2},
	{cpu_or, "OR.l D1, -(A7)", 2},
	{cpu_or, "OR.l D1, (d16, A0)", 4},
	{cpu_or, "OR.l D1, (d16, A1)", 4},
	{cpu_or, "OR.l D1, (d16, A2)", 4},
	{cpu_or, "OR.l D1, (d16, A3)", 4},
	{cpu_or, "OR.l D1, (d16, A4)", 4},
	{cpu_or, "OR.l D1, (d16, A5)", 4},
	{cpu_or, "OR.l D1, (d16, A6)", 4},
	{cpu_or, "OR.l D1, (d16, A7)", 4},
	{cpu_or, "OR.l D1, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D1, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D1, (xxx).W", 4},
	{cpu_or, "OR.l D1, (xxx).L", 6},
	{cpu_or, "OR.l D1, (d16, PC)", 4},
	{cpu_or, "OR.l D1, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D1, D0", 2},
	{cpu_divu, "DIVU D1, D1", 2},
	{cpu_divu, "DIVU D1, D2", 2},
	{cpu_divu, "DIVU D1, D3", 2},
	{cpu_divu, "DIVU D1, D4", 2},
	{cpu_divu, "DIVU D1, D5", 2},
	{cpu_divu, "DIVU D1, D6", 2},
	{cpu_divu, "DIVU D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D1, (A0)", 2},
	{cpu_divu, "DIVU D1, (A1)", 2},
	{cpu_divu, "DIVU D1, (A2)", 2},
	{cpu_divu, "DIVU D1, (A3)", 2},
	{cpu_divu, "DIVU D1, (A4)", 2},
	{cpu_divu, "DIVU D1, (A5)", 2},
	{cpu_divu, "DIVU D1, (A6)", 2},
	{cpu_divu, "DIVU D1, (A7)", 2},
	{cpu_divu, "DIVU D1, (A0)+", 2},
	{cpu_divu, "DIVU D1, (A1)+", 2},
	{cpu_divu, "DIVU D1, (A2)+", 2},
	{cpu_divu, "DIVU D1, (A3)+", 2},
	{cpu_divu, "DIVU D1, (A4)+", 2},
	{cpu_divu, "DIVU D1, (A5)+", 2},
	{cpu_divu, "DIVU D1, (A6)+", 2},
	{cpu_divu, "DIVU D1, (A7)+", 2},
	{cpu_divu, "DIVU D1, -(A0)", 2},
	{cpu_divu, "DIVU D1, -(A1)", 2},
	{cpu_divu, "DIVU D1, -(A2)", 2},
	{cpu_divu, "DIVU D1, -(A3)", 2},
	{cpu_divu, "DIVU D1, -(A4)", 2},
	{cpu_divu, "DIVU D1, -(A5)", 2},
	{cpu_divu, "DIVU D1, -(A6)", 2},
	{cpu_divu, "DIVU D1, -(A7)", 2},
	{cpu_divu, "DIVU D1, (d16, A0)", 4},
	{cpu_divu, "DIVU D1, (d16, A1)", 4},
	{cpu_divu, "DIVU D1, (d16, A2)", 4},
	{cpu_divu, "DIVU D1, (d16, A3)", 4},
	{cpu_divu, "DIVU D1, (d16, A4)", 4},
	{cpu_divu, "DIVU D1, (d16, A5)", 4},
	{cpu_divu, "DIVU D1, (d16, A6)", 4},
	{cpu_divu, "DIVU D1, (d16, A7)", 4},
	{cpu_divu, "DIVU D1, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D1, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D1, (xxx).W", 4},
	{cpu_divu, "DIVU D1, (xxx).L", 6},
	{cpu_divu, "DIVU D1, (d16, PC)", 4},
	{cpu_divu, "DIVU D1, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D1", 0},
	{cpu_sbcd, "SBCD D1, D1", 0},
	{cpu_sbcd, "SBCD D2, D1", 0},
	{cpu_sbcd, "SBCD D3, D1", 0},
	{cpu_sbcd, "SBCD D4, D1", 0},
	{cpu_sbcd, "SBCD D5, D1", 0},
	{cpu_sbcd, "SBCD D6, D1", 0},
	{cpu_sbcd, "SBCD D7, D1", 0},
	{cpu_sbcd, "SBCD -(A0), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A1)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A1)", 0},
	{cpu_or, "OR.b (A0), D1", 2},
	{cpu_or, "OR.b (A1), D1", 2},
	{cpu_or, "OR.b (A2), D1", 2},
	{cpu_or, "OR.b (A3), D1", 2},
	{cpu_or, "OR.b (A4), D1", 2},
	{cpu_or, "OR.b (A5), D1", 2},
	{cpu_or, "OR.b (A6), D1", 2},
	{cpu_or, "OR.b (A7), D1", 2},
	{cpu_or, "OR.b (A0)+, D1", 2},
	{cpu_or, "OR.b (A1)+, D1", 2},
	{cpu_or, "OR.b (A2)+, D1", 2},
	{cpu_or, "OR.b (A3)+, D1", 2},
	{cpu_or, "OR.b (A4)+, D1", 2},
	{cpu_or, "OR.b (A5)+, D1", 2},
	{cpu_or, "OR.b (A6)+, D1", 2},
	{cpu_or, "OR.b (A7)+, D1", 2},
	{cpu_or, "OR.b -(A0), D1", 2},
	{cpu_or, "OR.b -(A1), D1", 2},
	{cpu_or, "OR.b -(A2), D1", 2},
	{cpu_or, "OR.b -(A3), D1", 2},
	{cpu_or, "OR.b -(A4), D1", 2},
	{cpu_or, "OR.b -(A5), D1", 2},
	{cpu_or, "OR.b -(A6), D1", 2},
	{cpu_or, "OR.b -(A7), D1", 2},
	{cpu_or, "OR.b (d16, A0), D1", 4},
	{cpu_or, "OR.b (d16, A1), D1", 4},
	{cpu_or, "OR.b (d16, A2), D1", 4},
	{cpu_or, "OR.b (d16, A3), D1", 4},
	{cpu_or, "OR.b (d16, A4), D1", 4},
	{cpu_or, "OR.b (d16, A5), D1", 4},
	{cpu_or, "OR.b (d16, A6), D1", 4},
	{cpu_or, "OR.b (d16, A7), D1", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D1", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D1", 4},
	{cpu_or, "OR.b (xxx).W, D1", 4},
	{cpu_or, "OR.b (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D1", 2},
	{cpu_or, "OR.w (A1), D1", 2},
	{cpu_or, "OR.w (A2), D1", 2},
	{cpu_or, "OR.w (A3), D1", 2},
	{cpu_or, "OR.w (A4), D1", 2},
	{cpu_or, "OR.w (A5), D1", 2},
	{cpu_or, "OR.w (A6), D1", 2},
	{cpu_or, "OR.w (A7), D1", 2},
	{cpu_or, "OR.w (A0)+, D1", 2},
	{cpu_or, "OR.w (A1)+, D1", 2},
	{cpu_or, "OR.w (A2)+, D1", 2},
	{cpu_or, "OR.w (A3)+, D1", 2},
	{cpu_or, "OR.w (A4)+, D1", 2},
	{cpu_or, "OR.w (A5)+, D1", 2},
	{cpu_or, "OR.w (A6)+, D1", 2},
	{cpu_or, "OR.w (A7)+, D1", 2},
	{cpu_or, "OR.w -(A0), D1", 2},
	{cpu_or, "OR.w -(A1), D1", 2},
	{cpu_or, "OR.w -(A2), D1", 2},
	{cpu_or, "OR.w -(A3), D1", 2},
	{cpu_or, "OR.w -(A4), D1", 2},
	{cpu_or, "OR.w -(A5), D1", 2},
	{cpu_or, "OR.w -(A6), D1", 2},
	{cpu_or, "OR.w -(A7), D1", 2},
	{cpu_or, "OR.w (d16, A0), D1", 4},
	{cpu_or, "OR.w (d16, A1), D1", 4},
	{cpu_or, "OR.w (d16, A2), D1", 4},
	{cpu_or, "OR.w (d16, A3), D1", 4},
	{cpu_or, "OR.w (d16, A4), D1", 4},
	{cpu_or, "OR.w (d16, A5), D1", 4},
	{cpu_or, "OR.w (d16, A6), D1", 4},
	{cpu_or, "OR.w (d16, A7), D1", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D1", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D1", 4},
	{cpu_or, "OR.w (xxx).W, D1", 4},
	{cpu_or, "OR.w (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D1", 2},
	{cpu_or, "OR.l (A1), D1", 2},
	{cpu_or, "OR.l (A2), D1", 2},
	{cpu_or, "OR.l (A3), D1", 2},
	{cpu_or, "OR.l (A4), D1", 2},
	{cpu_or, "OR.l (A5), D1", 2},
	{cpu_or, "OR.l (A6), D1", 2},
	{cpu_or, "OR.l (A7), D1", 2},
	{cpu_or, "OR.l (A0)+, D1", 2},
	{cpu_or, "OR.l (A1)+, D1", 2},
	{cpu_or, "OR.l (A2)+, D1", 2},
	{cpu_or, "OR.l (A3)+, D1", 2},
	{cpu_or, "OR.l (A4)+, D1", 2},
	{cpu_or, "OR.l (A5)+, D1", 2},
	{cpu_or, "OR.l (A6)+, D1", 2},
	{cpu_or, "OR.l (A7)+, D1", 2},
	{cpu_or, "OR.l -(A0), D1", 2},
	{cpu_or, "OR.l -(A1), D1", 2},
	{cpu_or, "OR.l -(A2), D1", 2},
	{cpu_or, "OR.l -(A3), D1", 2},
	{cpu_or, "OR.l -(A4), D1", 2},
	{cpu_or, "OR.l -(A5), D1", 2},
	{cpu_or, "OR.l -(A6), D1", 2},
	{cpu_or, "OR.l -(A7), D1", 2},
	{cpu_or, "OR.l (d16, A0), D1", 4},
	{cpu_or, "OR.l (d16, A1), D1", 4},
	{cpu_or, "OR.l (d16, A2), D1", 4},
	{cpu_or, "OR.l (d16, A3), D1", 4},
	{cpu_or, "OR.l (d16, A4), D1", 4},
	{cpu_or, "OR.l (d16, A5), D1", 4},
	{cpu_or, "OR.l (d16, A6), D1", 4},
	{cpu_or, "OR.l (d16, A7), D1", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D1", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D1", 4},
	{cpu_or, "OR.l (xxx).W, D1", 4},
	{cpu_or, "OR.l (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D1, D0", 2},
	{cpu_divs, "DIVS D1, D1", 2},
	{cpu_divs, "DIVS D1, D2", 2},
	{cpu_divs, "DIVS D1, D3", 2},
	{cpu_divs, "DIVS D1, D4", 2},
	{cpu_divs, "DIVS D1, D5", 2},
	{cpu_divs, "DIVS D1, D6", 2},
	{cpu_divs, "DIVS D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D1, (A0)", 2},
	{cpu_divs, "DIVS D1, (A1)", 2},
	{cpu_divs, "DIVS D1, (A2)", 2},
	{cpu_divs, "DIVS D1, (A3)", 2},
	{cpu_divs, "DIVS D1, (A4)", 2},
	{cpu_divs, "DIVS D1, (A5)", 2},
	{cpu_divs, "DIVS D1, (A6)", 2},
	{cpu_divs, "DIVS D1, (A7)", 2},
	{cpu_divs, "DIVS D1, (A0)+", 2},
	{cpu_divs, "DIVS D1, (A1)+", 2},
	{cpu_divs, "DIVS D1, (A2)+", 2},
	{cpu_divs, "DIVS D1, (A3)+", 2},
	{cpu_divs, "DIVS D1, (A4)+", 2},
	{cpu_divs, "DIVS D1, (A5)+", 2},
	{cpu_divs, "DIVS D1, (A6)+", 2},
	{cpu_divs, "DIVS D1, (A7)+", 2},
	{cpu_divs, "DIVS D1, -(A0)", 2},
	{cpu_divs, "DIVS D1, -(A1)", 2},
	{cpu_divs, "DIVS D1, -(A2)", 2},
	{cpu_divs, "DIVS D1, -(A3)", 2},
	{cpu_divs, "DIVS D1, -(A4)", 2},
	{cpu_divs, "DIVS D1, -(A5)", 2},
	{cpu_divs, "DIVS D1, -(A6)", 2},
	{cpu_divs, "DIVS D1, -(A7)", 2},
	{cpu_divs, "DIVS D1, (d16, A0)", 4},
	{cpu_divs, "DIVS D1, (d16, A1)", 4},
	{cpu_divs, "DIVS D1, (d16, A2)", 4},
	{cpu_divs, "DIVS D1, (d16, A3)", 4},
	{cpu_divs, "DIVS D1, (d16, A4)", 4},
	{cpu_divs, "DIVS D1, (d16, A5)", 4},
	{cpu_divs, "DIVS D1, (d16, A6)", 4},
	{cpu_divs, "DIVS D1, (d16, A7)", 4},
	{cpu_divs, "DIVS D1, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D1, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D1, (xxx).W", 4},
	{cpu_divs, "DIVS D1, (xxx).L", 6},
	{cpu_divs, "DIVS D1, (d16, PC)", 4},
	{cpu_divs, "DIVS D1, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D2, D0", 2},
	{cpu_or, "OR.b D2, D1", 2},
	{cpu_or, "OR.b D2, D2", 2},
	{cpu_or, "OR.b D2, D3", 2},
	{cpu_or, "OR.b D2, D4", 2},
	{cpu_or, "OR.b D2, D5", 2},
	{cpu_or, "OR.b D2, D6", 2},
	{cpu_or, "OR.b D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D2, (A0)", 2},
	{cpu_or, "OR.b D2, (A1)", 2},
	{cpu_or, "OR.b D2, (A2)", 2},
	{cpu_or, "OR.b D2, (A3)", 2},
	{cpu_or, "OR.b D2, (A4)", 2},
	{cpu_or, "OR.b D2, (A5)", 2},
	{cpu_or, "OR.b D2, (A6)", 2},
	{cpu_or, "OR.b D2, (A7)", 2},
	{cpu_or, "OR.b D2, (A0)+", 2},
	{cpu_or, "OR.b D2, (A1)+", 2},
	{cpu_or, "OR.b D2, (A2)+", 2},
	{cpu_or, "OR.b D2, (A3)+", 2},
	{cpu_or, "OR.b D2, (A4)+", 2},
	{cpu_or, "OR.b D2, (A5)+", 2},
	{cpu_or, "OR.b D2, (A6)+", 2},
	{cpu_or, "OR.b D2, (A7)+", 2},
	{cpu_or, "OR.b D2, -(A0)", 2},
	{cpu_or, "OR.b D2, -(A1)", 2},
	{cpu_or, "OR.b D2, -(A2)", 2},
	{cpu_or, "OR.b D2, -(A3)", 2},
	{cpu_or, "OR.b D2, -(A4)", 2},
	{cpu_or, "OR.b D2, -(A5)", 2},
	{cpu_or, "OR.b D2, -(A6)", 2},
	{cpu_or, "OR.b D2, -(A7)", 2},
	{cpu_or, "OR.b D2, (d16, A0)", 4},
	{cpu_or, "OR.b D2, (d16, A1)", 4},
	{cpu_or, "OR.b D2, (d16, A2)", 4},
	{cpu_or, "OR.b D2, (d16, A3)", 4},
	{cpu_or, "OR.b D2, (d16, A4)", 4},
	{cpu_or, "OR.b D2, (d16, A5)", 4},
	{cpu_or, "OR.b D2, (d16, A6)", 4},
	{cpu_or, "OR.b D2, (d16, A7)", 4},
	{cpu_or, "OR.b D2, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D2, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D2, (xxx).W", 4},
	{cpu_or, "OR.b D2, (xxx).L", 6},
	{cpu_or, "OR.b D2, (d16, PC)", 4},
	{cpu_or, "OR.b D2, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D2, D0", 2},
	{cpu_or, "OR.w D2, D1", 2},
	{cpu_or, "OR.w D2, D2", 2},
	{cpu_or, "OR.w D2, D3", 2},
	{cpu_or, "OR.w D2, D4", 2},
	{cpu_or, "OR.w D2, D5", 2},
	{cpu_or, "OR.w D2, D6", 2},
	{cpu_or, "OR.w D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D2, (A0)", 2},
	{cpu_or, "OR.w D2, (A1)", 2},
	{cpu_or, "OR.w D2, (A2)", 2},
	{cpu_or, "OR.w D2, (A3)", 2},
	{cpu_or, "OR.w D2, (A4)", 2},
	{cpu_or, "OR.w D2, (A5)", 2},
	{cpu_or, "OR.w D2, (A6)", 2},
	{cpu_or, "OR.w D2, (A7)", 2},
	{cpu_or, "OR.w D2, (A0)+", 2},
	{cpu_or, "OR.w D2, (A1)+", 2},
	{cpu_or, "OR.w D2, (A2)+", 2},
	{cpu_or, "OR.w D2, (A3)+", 2},
	{cpu_or, "OR.w D2, (A4)+", 2},
	{cpu_or, "OR.w D2, (A5)+", 2},
	{cpu_or, "OR.w D2, (A6)+", 2},
	{cpu_or, "OR.w D2, (A7)+", 2},
	{cpu_or, "OR.w D2, -(A0)", 2},
	{cpu_or, "OR.w D2, -(A1)", 2},
	{cpu_or, "OR.w D2, -(A2)", 2},
	{cpu_or, "OR.w D2, -(A3)", 2},
	{cpu_or, "OR.w D2, -(A4)", 2},
	{cpu_or, "OR.w D2, -(A5)", 2},
	{cpu_or, "OR.w D2, -(A6)", 2},
	{cpu_or, "OR.w D2, -(A7)", 2},
	{cpu_or, "OR.w D2, (d16, A0)", 4},
	{cpu_or, "OR.w D2, (d16, A1)", 4},
	{cpu_or, "OR.w D2, (d16, A2)", 4},
	{cpu_or, "OR.w D2, (d16, A3)", 4},
	{cpu_or, "OR.w D2, (d16, A4)", 4},
	{cpu_or, "OR.w D2, (d16, A5)", 4},
	{cpu_or, "OR.w D2, (d16, A6)", 4},
	{cpu_or, "OR.w D2, (d16, A7)", 4},
	{cpu_or, "OR.w D2, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D2, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D2, (xxx).W", 4},
	{cpu_or, "OR.w D2, (xxx).L", 6},
	{cpu_or, "OR.w D2, (d16, PC)", 4},
	{cpu_or, "OR.w D2, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D2, D0", 2},
	{cpu_or, "OR.l D2, D1", 2},
	{cpu_or, "OR.l D2, D2", 2},
	{cpu_or, "OR.l D2, D3", 2},
	{cpu_or, "OR.l D2, D4", 2},
	{cpu_or, "OR.l D2, D5", 2},
	{cpu_or, "OR.l D2, D6", 2},
	{cpu_or, "OR.l D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D2, (A0)", 2},
	{cpu_or, "OR.l D2, (A1)", 2},
	{cpu_or, "OR.l D2, (A2)", 2},
	{cpu_or, "OR.l D2, (A3)", 2},
	{cpu_or, "OR.l D2, (A4)", 2},
	{cpu_or, "OR.l D2, (A5)", 2},
	{cpu_or, "OR.l D2, (A6)", 2},
	{cpu_or, "OR.l D2, (A7)", 2},
	{cpu_or, "OR.l D2, (A0)+", 2},
	{cpu_or, "OR.l D2, (A1)+", 2},
	{cpu_or, "OR.l D2, (A2)+", 2},
	{cpu_or, "OR.l D2, (A3)+", 2},
	{cpu_or, "OR.l D2, (A4)+", 2},
	{cpu_or, "OR.l D2, (A5)+", 2},
	{cpu_or, "OR.l D2, (A6)+", 2},
	{cpu_or, "OR.l D2, (A7)+", 2},
	{cpu_or, "OR.l D2, -(A0)", 2},
	{cpu_or, "OR.l D2, -(A1)", 2},
	{cpu_or, "OR.l D2, -(A2)", 2},
	{cpu_or, "OR.l D2, -(A3)", 2},
	{cpu_or, "OR.l D2, -(A4)", 2},
	{cpu_or, "OR.l D2, -(A5)", 2},
	{cpu_or, "OR.l D2, -(A6)", 2},
	{cpu_or, "OR.l D2, -(A7)", 2},
	{cpu_or, "OR.l D2, (d16, A0)", 4},
	{cpu_or, "OR.l D2, (d16, A1)", 4},
	{cpu_or, "OR.l D2, (d16, A2)", 4},
	{cpu_or, "OR.l D2, (d16, A3)", 4},
	{cpu_or, "OR.l D2, (d16, A4)", 4},
	{cpu_or, "OR.l D2, (d16, A5)", 4},
	{cpu_or, "OR.l D2, (d16, A6)", 4},
	{cpu_or, "OR.l D2, (d16, A7)", 4},
	{cpu_or, "OR.l D2, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D2, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D2, (xxx).W", 4},
	{cpu_or, "OR.l D2, (xxx).L", 6},
	{cpu_or, "OR.l D2, (d16, PC)", 4},
	{cpu_or, "OR.l D2, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D2, D0", 2},
	{cpu_divu, "DIVU D2, D1", 2},
	{cpu_divu, "DIVU D2, D2", 2},
	{cpu_divu, "DIVU D2, D3", 2},
	{cpu_divu, "DIVU D2, D4", 2},
	{cpu_divu, "DIVU D2, D5", 2},
	{cpu_divu, "DIVU D2, D6", 2},
	{cpu_divu, "DIVU D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D2, (A0)", 2},
	{cpu_divu, "DIVU D2, (A1)", 2},
	{cpu_divu, "DIVU D2, (A2)", 2},
	{cpu_divu, "DIVU D2, (A3)", 2},
	{cpu_divu, "DIVU D2, (A4)", 2},
	{cpu_divu, "DIVU D2, (A5)", 2},
	{cpu_divu, "DIVU D2, (A6)", 2},
	{cpu_divu, "DIVU D2, (A7)", 2},
	{cpu_divu, "DIVU D2, (A0)+", 2},
	{cpu_divu, "DIVU D2, (A1)+", 2},
	{cpu_divu, "DIVU D2, (A2)+", 2},
	{cpu_divu, "DIVU D2, (A3)+", 2},
	{cpu_divu, "DIVU D2, (A4)+", 2},
	{cpu_divu, "DIVU D2, (A5)+", 2},
	{cpu_divu, "DIVU D2, (A6)+", 2},
	{cpu_divu, "DIVU D2, (A7)+", 2},
	{cpu_divu, "DIVU D2, -(A0)", 2},
	{cpu_divu, "DIVU D2, -(A1)", 2},
	{cpu_divu, "DIVU D2, -(A2)", 2},
	{cpu_divu, "DIVU D2, -(A3)", 2},
	{cpu_divu, "DIVU D2, -(A4)", 2},
	{cpu_divu, "DIVU D2, -(A5)", 2},
	{cpu_divu, "DIVU D2, -(A6)", 2},
	{cpu_divu, "DIVU D2, -(A7)", 2},
	{cpu_divu, "DIVU D2, (d16, A0)", 4},
	{cpu_divu, "DIVU D2, (d16, A1)", 4},
	{cpu_divu, "DIVU D2, (d16, A2)", 4},
	{cpu_divu, "DIVU D2, (d16, A3)", 4},
	{cpu_divu, "DIVU D2, (d16, A4)", 4},
	{cpu_divu, "DIVU D2, (d16, A5)", 4},
	{cpu_divu, "DIVU D2, (d16, A6)", 4},
	{cpu_divu, "DIVU D2, (d16, A7)", 4},
	{cpu_divu, "DIVU D2, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D2, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D2, (xxx).W", 4},
	{cpu_divu, "DIVU D2, (xxx).L", 6},
	{cpu_divu, "DIVU D2, (d16, PC)", 4},
	{cpu_divu, "DIVU D2, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D2", 0},
	{cpu_sbcd, "SBCD D1, D2", 0},
	{cpu_sbcd, "SBCD D2, D2", 0},
	{cpu_sbcd, "SBCD D3, D2", 0},
	{cpu_sbcd, "SBCD D4, D2", 0},
	{cpu_sbcd, "SBCD D5, D2", 0},
	{cpu_sbcd, "SBCD D6, D2", 0},
	{cpu_sbcd, "SBCD D7, D2", 0},
	{cpu_sbcd, "SBCD -(A0), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A2)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A2)", 0},
	{cpu_or, "OR.b (A0), D2", 2},
	{cpu_or, "OR.b (A1), D2", 2},
	{cpu_or, "OR.b (A2), D2", 2},
	{cpu_or, "OR.b (A3), D2", 2},
	{cpu_or, "OR.b (A4), D2", 2},
	{cpu_or, "OR.b (A5), D2", 2},
	{cpu_or, "OR.b (A6), D2", 2},
	{cpu_or, "OR.b (A7), D2", 2},
	{cpu_or, "OR.b (A0)+, D2", 2},
	{cpu_or, "OR.b (A1)+, D2", 2},
	{cpu_or, "OR.b (A2)+, D2", 2},
	{cpu_or, "OR.b (A3)+, D2", 2},
	{cpu_or, "OR.b (A4)+, D2", 2},
	{cpu_or, "OR.b (A5)+, D2", 2},
	{cpu_or, "OR.b (A6)+, D2", 2},
	{cpu_or, "OR.b (A7)+, D2", 2},
	{cpu_or, "OR.b -(A0), D2", 2},
	{cpu_or, "OR.b -(A1), D2", 2},
	{cpu_or, "OR.b -(A2), D2", 2},
	{cpu_or, "OR.b -(A3), D2", 2},
	{cpu_or, "OR.b -(A4), D2", 2},
	{cpu_or, "OR.b -(A5), D2", 2},
	{cpu_or, "OR.b -(A6), D2", 2},
	{cpu_or, "OR.b -(A7), D2", 2},
	{cpu_or, "OR.b (d16, A0), D2", 4},
	{cpu_or, "OR.b (d16, A1), D2", 4},
	{cpu_or, "OR.b (d16, A2), D2", 4},
	{cpu_or, "OR.b (d16, A3), D2", 4},
	{cpu_or, "OR.b (d16, A4), D2", 4},
	{cpu_or, "OR.b (d16, A5), D2", 4},
	{cpu_or, "OR.b (d16, A6), D2", 4},
	{cpu_or, "OR.b (d16, A7), D2", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D2", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D2", 4},
	{cpu_or, "OR.b (xxx).W, D2", 4},
	{cpu_or, "OR.b (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D2", 2},
	{cpu_or, "OR.w (A1), D2", 2},
	{cpu_or, "OR.w (A2), D2", 2},
	{cpu_or, "OR.w (A3), D2", 2},
	{cpu_or, "OR.w (A4), D2", 2},
	{cpu_or, "OR.w (A5), D2", 2},
	{cpu_or, "OR.w (A6), D2", 2},
	{cpu_or, "OR.w (A7), D2", 2},
	{cpu_or, "OR.w (A0)+, D2", 2},
	{cpu_or, "OR.w (A1)+, D2", 2},
	{cpu_or, "OR.w (A2)+, D2", 2},
	{cpu_or, "OR.w (A3)+, D2", 2},
	{cpu_or, "OR.w (A4)+, D2", 2},
	{cpu_or, "OR.w (A5)+, D2", 2},
	{cpu_or, "OR.w (A6)+, D2", 2},
	{cpu_or, "OR.w (A7)+, D2", 2},
	{cpu_or, "OR.w -(A0), D2", 2},
	{cpu_or, "OR.w -(A1), D2", 2},
	{cpu_or, "OR.w -(A2), D2", 2},
	{cpu_or, "OR.w -(A3), D2", 2},
	{cpu_or, "OR.w -(A4), D2", 2},
	{cpu_or, "OR.w -(A5), D2", 2},
	{cpu_or, "OR.w -(A6), D2", 2},
	{cpu_or, "OR.w -(A7), D2", 2},
	{cpu_or, "OR.w (d16, A0), D2", 4},
	{cpu_or, "OR.w (d16, A1), D2", 4},
	{cpu_or, "OR.w (d16, A2), D2", 4},
	{cpu_or, "OR.w (d16, A3), D2", 4},
	{cpu_or, "OR.w (d16, A4), D2", 4},
	{cpu_or, "OR.w (d16, A5), D2", 4},
	{cpu_or, "OR.w (d16, A6), D2", 4},
	{cpu_or, "OR.w (d16, A7), D2", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D2", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D2", 4},
	{cpu_or, "OR.w (xxx).W, D2", 4},
	{cpu_or, "OR.w (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D2", 2},
	{cpu_or, "OR.l (A1), D2", 2},
	{cpu_or, "OR.l (A2), D2", 2},
	{cpu_or, "OR.l (A3), D2", 2},
	{cpu_or, "OR.l (A4), D2", 2},
	{cpu_or, "OR.l (A5), D2", 2},
	{cpu_or, "OR.l (A6), D2", 2},
	{cpu_or, "OR.l (A7), D2", 2},
	{cpu_or, "OR.l (A0)+, D2", 2},
	{cpu_or, "OR.l (A1)+, D2", 2},
	{cpu_or, "OR.l (A2)+, D2", 2},
	{cpu_or, "OR.l (A3)+, D2", 2},
	{cpu_or, "OR.l (A4)+, D2", 2},
	{cpu_or, "OR.l (A5)+, D2", 2},
	{cpu_or, "OR.l (A6)+, D2", 2},
	{cpu_or, "OR.l (A7)+, D2", 2},
	{cpu_or, "OR.l -(A0), D2", 2},
	{cpu_or, "OR.l -(A1), D2", 2},
	{cpu_or, "OR.l -(A2), D2", 2},
	{cpu_or, "OR.l -(A3), D2", 2},
	{cpu_or, "OR.l -(A4), D2", 2},
	{cpu_or, "OR.l -(A5), D2", 2},
	{cpu_or, "OR.l -(A6), D2", 2},
	{cpu_or, "OR.l -(A7), D2", 2},
	{cpu_or, "OR.l (d16, A0), D2", 4},
	{cpu_or, "OR.l (d16, A1), D2", 4},
	{cpu_or, "OR.l (d16, A2), D2", 4},
	{cpu_or, "OR.l (d16, A3), D2", 4},
	{cpu_or, "OR.l (d16, A4), D2", 4},
	{cpu_or, "OR.l (d16, A5), D2", 4},
	{cpu_or, "OR.l (d16, A6), D2", 4},
	{cpu_or, "OR.l (d16, A7), D2", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D2", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D2", 4},
	{cpu_or, "OR.l (xxx).W, D2", 4},
	{cpu_or, "OR.l (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D2, D0", 2},
	{cpu_divs, "DIVS D2, D1", 2},
	{cpu_divs, "DIVS D2, D2", 2},
	{cpu_divs, "DIVS D2, D3", 2},
	{cpu_divs, "DIVS D2, D4", 2},
	{cpu_divs, "DIVS D2, D5", 2},
	{cpu_divs, "DIVS D2, D6", 2},
	{cpu_divs, "DIVS D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D2, (A0)", 2},
	{cpu_divs, "DIVS D2, (A1)", 2},
	{cpu_divs, "DIVS D2, (A2)", 2},
	{cpu_divs, "DIVS D2, (A3)", 2},
	{cpu_divs, "DIVS D2, (A4)", 2},
	{cpu_divs, "DIVS D2, (A5)", 2},
	{cpu_divs, "DIVS D2, (A6)", 2},
	{cpu_divs, "DIVS D2, (A7)", 2},
	{cpu_divs, "DIVS D2, (A0)+", 2},
	{cpu_divs, "DIVS D2, (A1)+", 2},
	{cpu_divs, "DIVS D2, (A2)+", 2},
	{cpu_divs, "DIVS D2, (A3)+", 2},
	{cpu_divs, "DIVS D2, (A4)+", 2},
	{cpu_divs, "DIVS D2, (A5)+", 2},
	{cpu_divs, "DIVS D2, (A6)+", 2},
	{cpu_divs, "DIVS D2, (A7)+", 2},
	{cpu_divs, "DIVS D2, -(A0)", 2},
	{cpu_divs, "DIVS D2, -(A1)", 2},
	{cpu_divs, "DIVS D2, -(A2)", 2},
	{cpu_divs, "DIVS D2, -(A3)", 2},
	{cpu_divs, "DIVS D2, -(A4)", 2},
	{cpu_divs, "DIVS D2, -(A5)", 2},
	{cpu_divs, "DIVS D2, -(A6)", 2},
	{cpu_divs, "DIVS D2, -(A7)", 2},
	{cpu_divs, "DIVS D2, (d16, A0)", 4},
	{cpu_divs, "DIVS D2, (d16, A1)", 4},
	{cpu_divs, "DIVS D2, (d16, A2)", 4},
	{cpu_divs, "DIVS D2, (d16, A3)", 4},
	{cpu_divs, "DIVS D2, (d16, A4)", 4},
	{cpu_divs, "DIVS D2, (d16, A5)", 4},
	{cpu_divs, "DIVS D2, (d16, A6)", 4},
	{cpu_divs, "DIVS D2, (d16, A7)", 4},
	{cpu_divs, "DIVS D2, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D2, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D2, (xxx).W", 4},
	{cpu_divs, "DIVS D2, (xxx).L", 6},
	{cpu_divs, "DIVS D2, (d16, PC)", 4},
	{cpu_divs, "DIVS D2, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D3, D0", 2},
	{cpu_or, "OR.b D3, D1", 2},
	{cpu_or, "OR.b D3, D2", 2},
	{cpu_or, "OR.b D3, D3", 2},
	{cpu_or, "OR.b D3, D4", 2},
	{cpu_or, "OR.b D3, D5", 2},
	{cpu_or, "OR.b D3, D6", 2},
	{cpu_or, "OR.b D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D3, (A0)", 2},
	{cpu_or, "OR.b D3, (A1)", 2},
	{cpu_or, "OR.b D3, (A2)", 2},
	{cpu_or, "OR.b D3, (A3)", 2},
	{cpu_or, "OR.b D3, (A4)", 2},
	{cpu_or, "OR.b D3, (A5)", 2},
	{cpu_or, "OR.b D3, (A6)", 2},
	{cpu_or, "OR.b D3, (A7)", 2},
	{cpu_or, "OR.b D3, (A0)+", 2},
	{cpu_or, "OR.b D3, (A1)+", 2},
	{cpu_or, "OR.b D3, (A2)+", 2},
	{cpu_or, "OR.b D3, (A3)+", 2},
	{cpu_or, "OR.b D3, (A4)+", 2},
	{cpu_or, "OR.b D3, (A5)+", 2},
	{cpu_or, "OR.b D3, (A6)+", 2},
	{cpu_or, "OR.b D3, (A7)+", 2},
	{cpu_or, "OR.b D3, -(A0)", 2},
	{cpu_or, "OR.b D3, -(A1)", 2},
	{cpu_or, "OR.b D3, -(A2)", 2},
	{cpu_or, "OR.b D3, -(A3)", 2},
	{cpu_or, "OR.b D3, -(A4)", 2},
	{cpu_or, "OR.b D3, -(A5)", 2},
	{cpu_or, "OR.b D3, -(A6)", 2},
	{cpu_or, "OR.b D3, -(A7)", 2},
	{cpu_or, "OR.b D3, (d16, A0)", 4},
	{cpu_or, "OR.b D3, (d16, A1)", 4},
	{cpu_or, "OR.b D3, (d16, A2)", 4},
	{cpu_or, "OR.b D3, (d16, A3)", 4},
	{cpu_or, "OR.b D3, (d16, A4)", 4},
	{cpu_or, "OR.b D3, (d16, A5)", 4},
	{cpu_or, "OR.b D3, (d16, A6)", 4},
	{cpu_or, "OR.b D3, (d16, A7)", 4},
	{cpu_or, "OR.b D3, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D3, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D3, (xxx).W", 4},
	{cpu_or, "OR.b D3, (xxx).L", 6},
	{cpu_or, "OR.b D3, (d16, PC)", 4},
	{cpu_or, "OR.b D3, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D3, D0", 2},
	{cpu_or, "OR.w D3, D1", 2},
	{cpu_or, "OR.w D3, D2", 2},
	{cpu_or, "OR.w D3, D3", 2},
	{cpu_or, "OR.w D3, D4", 2},
	{cpu_or, "OR.w D3, D5", 2},
	{cpu_or, "OR.w D3, D6", 2},
	{cpu_or, "OR.w D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D3, (A0)", 2},
	{cpu_or, "OR.w D3, (A1)", 2},
	{cpu_or, "OR.w D3, (A2)", 2},
	{cpu_or, "OR.w D3, (A3)", 2},
	{cpu_or, "OR.w D3, (A4)", 2},
	{cpu_or, "OR.w D3, (A5)", 2},
	{cpu_or, "OR.w D3, (A6)", 2},
	{cpu_or, "OR.w D3, (A7)", 2},
	{cpu_or, "OR.w D3, (A0)+", 2},
	{cpu_or, "OR.w D3, (A1)+", 2},
	{cpu_or, "OR.w D3, (A2)+", 2},
	{cpu_or, "OR.w D3, (A3)+", 2},
	{cpu_or, "OR.w D3, (A4)+", 2},
	{cpu_or, "OR.w D3, (A5)+", 2},
	{cpu_or, "OR.w D3, (A6)+", 2},
	{cpu_or, "OR.w D3, (A7)+", 2},
	{cpu_or, "OR.w D3, -(A0)", 2},
	{cpu_or, "OR.w D3, -(A1)", 2},
	{cpu_or, "OR.w D3, -(A2)", 2},
	{cpu_or, "OR.w D3, -(A3)", 2},
	{cpu_or, "OR.w D3, -(A4)", 2},
	{cpu_or, "OR.w D3, -(A5)", 2},
	{cpu_or, "OR.w D3, -(A6)", 2},
	{cpu_or, "OR.w D3, -(A7)", 2},
	{cpu_or, "OR.w D3, (d16, A0)", 4},
	{cpu_or, "OR.w D3, (d16, A1)", 4},
	{cpu_or, "OR.w D3, (d16, A2)", 4},
	{cpu_or, "OR.w D3, (d16, A3)", 4},
	{cpu_or, "OR.w D3, (d16, A4)", 4},
	{cpu_or, "OR.w D3, (d16, A5)", 4},
	{cpu_or, "OR.w D3, (d16, A6)", 4},
	{cpu_or, "OR.w D3, (d16, A7)", 4},
	{cpu_or, "OR.w D3, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D3, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D3, (xxx).W", 4},
	{cpu_or, "OR.w D3, (xxx).L", 6},
	{cpu_or, "OR.w D3, (d16, PC)", 4},
	{cpu_or, "OR.w D3, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D3, D0", 2},
	{cpu_or, "OR.l D3, D1", 2},
	{cpu_or, "OR.l D3, D2", 2},
	{cpu_or, "OR.l D3, D3", 2},
	{cpu_or, "OR.l D3, D4", 2},
	{cpu_or, "OR.l D3, D5", 2},
	{cpu_or, "OR.l D3, D6", 2},
	{cpu_or, "OR.l D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D3, (A0)", 2},
	{cpu_or, "OR.l D3, (A1)", 2},
	{cpu_or, "OR.l D3, (A2)", 2},
	{cpu_or, "OR.l D3, (A3)", 2},
	{cpu_or, "OR.l D3, (A4)", 2},
	{cpu_or, "OR.l D3, (A5)", 2},
	{cpu_or, "OR.l D3, (A6)", 2},
	{cpu_or, "OR.l D3, (A7)", 2},
	{cpu_or, "OR.l D3, (A0)+", 2},
	{cpu_or, "OR.l D3, (A1)+", 2},
	{cpu_or, "OR.l D3, (A2)+", 2},
	{cpu_or, "OR.l D3, (A3)+", 2},
	{cpu_or, "OR.l D3, (A4)+", 2},
	{cpu_or, "OR.l D3, (A5)+", 2},
	{cpu_or, "OR.l D3, (A6)+", 2},
	{cpu_or, "OR.l D3, (A7)+", 2},
	{cpu_or, "OR.l D3, -(A0)", 2},
	{cpu_or, "OR.l D3, -(A1)", 2},
	{cpu_or, "OR.l D3, -(A2)", 2},
	{cpu_or, "OR.l D3, -(A3)", 2},
	{cpu_or, "OR.l D3, -(A4)", 2},
	{cpu_or, "OR.l D3, -(A5)", 2},
	{cpu_or, "OR.l D3, -(A6)", 2},
	{cpu_or, "OR.l D3, -(A7)", 2},
	{cpu_or, "OR.l D3, (d16, A0)", 4},
	{cpu_or, "OR.l D3, (d16, A1)", 4},
	{cpu_or, "OR.l D3, (d16, A2)", 4},
	{cpu_or, "OR.l D3, (d16, A3)", 4},
	{cpu_or, "OR.l D3, (d16, A4)", 4},
	{cpu_or, "OR.l D3, (d16, A5)", 4},
	{cpu_or, "OR.l D3, (d16, A6)", 4},
	{cpu_or, "OR.l D3, (d16, A7)", 4},
	{cpu_or, "OR.l D3, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D3, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D3, (xxx).W", 4},
	{cpu_or, "OR.l D3, (xxx).L", 6},
	{cpu_or, "OR.l D3, (d16, PC)", 4},
	{cpu_or, "OR.l D3, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D3, D0", 2},
	{cpu_divu, "DIVU D3, D1", 2},
	{cpu_divu, "DIVU D3, D2", 2},
	{cpu_divu, "DIVU D3, D3", 2},
	{cpu_divu, "DIVU D3, D4", 2},
	{cpu_divu, "DIVU D3, D5", 2},
	{cpu_divu, "DIVU D3, D6", 2},
	{cpu_divu, "DIVU D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D3, (A0)", 2},
	{cpu_divu, "DIVU D3, (A1)", 2},
	{cpu_divu, "DIVU D3, (A2)", 2},
	{cpu_divu, "DIVU D3, (A3)", 2},
	{cpu_divu, "DIVU D3, (A4)", 2},
	{cpu_divu, "DIVU D3, (A5)", 2},
	{cpu_divu, "DIVU D3, (A6)", 2},
	{cpu_divu, "DIVU D3, (A7)", 2},
	{cpu_divu, "DIVU D3, (A0)+", 2},
	{cpu_divu, "DIVU D3, (A1)+", 2},
	{cpu_divu, "DIVU D3, (A2)+", 2},
	{cpu_divu, "DIVU D3, (A3)+", 2},
	{cpu_divu, "DIVU D3, (A4)+", 2},
	{cpu_divu, "DIVU D3, (A5)+", 2},
	{cpu_divu, "DIVU D3, (A6)+", 2},
	{cpu_divu, "DIVU D3, (A7)+", 2},
	{cpu_divu, "DIVU D3, -(A0)", 2},
	{cpu_divu, "DIVU D3, -(A1)", 2},
	{cpu_divu, "DIVU D3, -(A2)", 2},
	{cpu_divu, "DIVU D3, -(A3)", 2},
	{cpu_divu, "DIVU D3, -(A4)", 2},
	{cpu_divu, "DIVU D3, -(A5)", 2},
	{cpu_divu, "DIVU D3, -(A6)", 2},
	{cpu_divu, "DIVU D3, -(A7)", 2},
	{cpu_divu, "DIVU D3, (d16, A0)", 4},
	{cpu_divu, "DIVU D3, (d16, A1)", 4},
	{cpu_divu, "DIVU D3, (d16, A2)", 4},
	{cpu_divu, "DIVU D3, (d16, A3)", 4},
	{cpu_divu, "DIVU D3, (d16, A4)", 4},
	{cpu_divu, "DIVU D3, (d16, A5)", 4},
	{cpu_divu, "DIVU D3, (d16, A6)", 4},
	{cpu_divu, "DIVU D3, (d16, A7)", 4},
	{cpu_divu, "DIVU D3, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D3, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D3, (xxx).W", 4},
	{cpu_divu, "DIVU D3, (xxx).L", 6},
	{cpu_divu, "DIVU D3, (d16, PC)", 4},
	{cpu_divu, "DIVU D3, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D3", 0},
	{cpu_sbcd, "SBCD D1, D3", 0},
	{cpu_sbcd, "SBCD D2, D3", 0},
	{cpu_sbcd, "SBCD D3, D3", 0},
	{cpu_sbcd, "SBCD D4, D3", 0},
	{cpu_sbcd, "SBCD D5, D3", 0},
	{cpu_sbcd, "SBCD D6, D3", 0},
	{cpu_sbcd, "SBCD D7, D3", 0},
	{cpu_sbcd, "SBCD -(A0), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A3)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A3)", 0},
	{cpu_or, "OR.b (A0), D3", 2},
	{cpu_or, "OR.b (A1), D3", 2},
	{cpu_or, "OR.b (A2), D3", 2},
	{cpu_or, "OR.b (A3), D3", 2},
	{cpu_or, "OR.b (A4), D3", 2},
	{cpu_or, "OR.b (A5), D3", 2},
	{cpu_or, "OR.b (A6), D3", 2},
	{cpu_or, "OR.b (A7), D3", 2},
	{cpu_or, "OR.b (A0)+, D3", 2},
	{cpu_or, "OR.b (A1)+, D3", 2},
	{cpu_or, "OR.b (A2)+, D3", 2},
	{cpu_or, "OR.b (A3)+, D3", 2},
	{cpu_or, "OR.b (A4)+, D3", 2},
	{cpu_or, "OR.b (A5)+, D3", 2},
	{cpu_or, "OR.b (A6)+, D3", 2},
	{cpu_or, "OR.b (A7)+, D3", 2},
	{cpu_or, "OR.b -(A0), D3", 2},
	{cpu_or, "OR.b -(A1), D3", 2},
	{cpu_or, "OR.b -(A2), D3", 2},
	{cpu_or, "OR.b -(A3), D3", 2},
	{cpu_or, "OR.b -(A4), D3", 2},
	{cpu_or, "OR.b -(A5), D3", 2},
	{cpu_or, "OR.b -(A6), D3", 2},
	{cpu_or, "OR.b -(A7), D3", 2},
	{cpu_or, "OR.b (d16, A0), D3", 4},
	{cpu_or, "OR.b (d16, A1), D3", 4},
	{cpu_or, "OR.b (d16, A2), D3", 4},
	{cpu_or, "OR.b (d16, A3), D3", 4},
	{cpu_or, "OR.b (d16, A4), D3", 4},
	{cpu_or, "OR.b (d16, A5), D3", 4},
	{cpu_or, "OR.b (d16, A6), D3", 4},
	{cpu_or, "OR.b (d16, A7), D3", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D3", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D3", 4},
	{cpu_or, "OR.b (xxx).W, D3", 4},
	{cpu_or, "OR.b (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D3", 2},
	{cpu_or, "OR.w (A1), D3", 2},
	{cpu_or, "OR.w (A2), D3", 2},
	{cpu_or, "OR.w (A3), D3", 2},
	{cpu_or, "OR.w (A4), D3", 2},
	{cpu_or, "OR.w (A5), D3", 2},
	{cpu_or, "OR.w (A6), D3", 2},
	{cpu_or, "OR.w (A7), D3", 2},
	{cpu_or, "OR.w (A0)+, D3", 2},
	{cpu_or, "OR.w (A1)+, D3", 2},
	{cpu_or, "OR.w (A2)+, D3", 2},
	{cpu_or, "OR.w (A3)+, D3", 2},
	{cpu_or, "OR.w (A4)+, D3", 2},
	{cpu_or, "OR.w (A5)+, D3", 2},
	{cpu_or, "OR.w (A6)+, D3", 2},
	{cpu_or, "OR.w (A7)+, D3", 2},
	{cpu_or, "OR.w -(A0), D3", 2},
	{cpu_or, "OR.w -(A1), D3", 2},
	{cpu_or, "OR.w -(A2), D3", 2},
	{cpu_or, "OR.w -(A3), D3", 2},
	{cpu_or, "OR.w -(A4), D3", 2},
	{cpu_or, "OR.w -(A5), D3", 2},
	{cpu_or, "OR.w -(A6), D3", 2},
	{cpu_or, "OR.w -(A7), D3", 2},
	{cpu_or, "OR.w (d16, A0), D3", 4},
	{cpu_or, "OR.w (d16, A1), D3", 4},
	{cpu_or, "OR.w (d16, A2), D3", 4},
	{cpu_or, "OR.w (d16, A3), D3", 4},
	{cpu_or, "OR.w (d16, A4), D3", 4},
	{cpu_or, "OR.w (d16, A5), D3", 4},
	{cpu_or, "OR.w (d16, A6), D3", 4},
	{cpu_or, "OR.w (d16, A7), D3", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D3", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D3", 4},
	{cpu_or, "OR.w (xxx).W, D3", 4},
	{cpu_or, "OR.w (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D3", 2},
	{cpu_or, "OR.l (A1), D3", 2},
	{cpu_or, "OR.l (A2), D3", 2},
	{cpu_or, "OR.l (A3), D3", 2},
	{cpu_or, "OR.l (A4), D3", 2},
	{cpu_or, "OR.l (A5), D3", 2},
	{cpu_or, "OR.l (A6), D3", 2},
	{cpu_or, "OR.l (A7), D3", 2},
	{cpu_or, "OR.l (A0)+, D3", 2},
	{cpu_or, "OR.l (A1)+, D3", 2},
	{cpu_or, "OR.l (A2)+, D3", 2},
	{cpu_or, "OR.l (A3)+, D3", 2},
	{cpu_or, "OR.l (A4)+, D3", 2},
	{cpu_or, "OR.l (A5)+, D3", 2},
	{cpu_or, "OR.l (A6)+, D3", 2},
	{cpu_or, "OR.l (A7)+, D3", 2},
	{cpu_or, "OR.l -(A0), D3", 2},
	{cpu_or, "OR.l -(A1), D3", 2},
	{cpu_or, "OR.l -(A2), D3", 2},
	{cpu_or, "OR.l -(A3), D3", 2},
	{cpu_or, "OR.l -(A4), D3", 2},
	{cpu_or, "OR.l -(A5), D3", 2},
	{cpu_or, "OR.l -(A6), D3", 2},
	{cpu_or, "OR.l -(A7), D3", 2},
	{cpu_or, "OR.l (d16, A0), D3", 4},
	{cpu_or, "OR.l (d16, A1), D3", 4},
	{cpu_or, "OR.l (d16, A2), D3", 4},
	{cpu_or, "OR.l (d16, A3), D3", 4},
	{cpu_or, "OR.l (d16, A4), D3", 4},
	{cpu_or, "OR.l (d16, A5), D3", 4},
	{cpu_or, "OR.l (d16, A6), D3", 4},
	{cpu_or, "OR.l (d16, A7), D3", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D3", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D3", 4},
	{cpu_or, "OR.l (xxx).W, D3", 4},
	{cpu_or, "OR.l (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D3, D0", 2},
	{cpu_divs, "DIVS D3, D1", 2},
	{cpu_divs, "DIVS D3, D2", 2},
	{cpu_divs, "DIVS D3, D3", 2},
	{cpu_divs, "DIVS D3, D4", 2},
	{cpu_divs, "DIVS D3, D5", 2},
	{cpu_divs, "DIVS D3, D6", 2},
	{cpu_divs, "DIVS D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D3, (A0)", 2},
	{cpu_divs, "DIVS D3, (A1)", 2},
	{cpu_divs, "DIVS D3, (A2)", 2},
	{cpu_divs, "DIVS D3, (A3)", 2},
	{cpu_divs, "DIVS D3, (A4)", 2},
	{cpu_divs, "DIVS D3, (A5)", 2},
	{cpu_divs, "DIVS D3, (A6)", 2},
	{cpu_divs, "DIVS D3, (A7)", 2},
	{cpu_divs, "DIVS D3, (A0)+", 2},
	{cpu_divs, "DIVS D3, (A1)+", 2},
	{cpu_divs, "DIVS D3, (A2)+", 2},
	{cpu_divs, "DIVS D3, (A3)+", 2},
	{cpu_divs, "DIVS D3, (A4)+", 2},
	{cpu_divs, "DIVS D3, (A5)+", 2},
	{cpu_divs, "DIVS D3, (A6)+", 2},
	{cpu_divs, "DIVS D3, (A7)+", 2},
	{cpu_divs, "DIVS D3, -(A0)", 2},
	{cpu_divs, "DIVS D3, -(A1)", 2},
	{cpu_divs, "DIVS D3, -(A2)", 2},
	{cpu_divs, "DIVS D3, -(A3)", 2},
	{cpu_divs, "DIVS D3, -(A4)", 2},
	{cpu_divs, "DIVS D3, -(A5)", 2},
	{cpu_divs, "DIVS D3, -(A6)", 2},
	{cpu_divs, "DIVS D3, -(A7)", 2},
	{cpu_divs, "DIVS D3, (d16, A0)", 4},
	{cpu_divs, "DIVS D3, (d16, A1)", 4},
	{cpu_divs, "DIVS D3, (d16, A2)", 4},
	{cpu_divs, "DIVS D3, (d16, A3)", 4},
	{cpu_divs, "DIVS D3, (d16, A4)", 4},
	{cpu_divs, "DIVS D3, (d16, A5)", 4},
	{cpu_divs, "DIVS D3, (d16, A6)", 4},
	{cpu_divs, "DIVS D3, (d16, A7)", 4},
	{cpu_divs, "DIVS D3, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D3, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D3, (xxx).W", 4},
	{cpu_divs, "DIVS D3, (xxx).L", 6},
	{cpu_divs, "DIVS D3, (d16, PC)", 4},
	{cpu_divs, "DIVS D3, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D4, D0", 2},
	{cpu_or, "OR.b D4, D1", 2},
	{cpu_or, "OR.b D4, D2", 2},
	{cpu_or, "OR.b D4, D3", 2},
	{cpu_or, "OR.b D4, D4", 2},
	{cpu_or, "OR.b D4, D5", 2},
	{cpu_or, "OR.b D4, D6", 2},
	{cpu_or, "OR.b D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D4, (A0)", 2},
	{cpu_or, "OR.b D4, (A1)", 2},
	{cpu_or, "OR.b D4, (A2)", 2},
	{cpu_or, "OR.b D4, (A3)", 2},
	{cpu_or, "OR.b D4, (A4)", 2},
	{cpu_or, "OR.b D4, (A5)", 2},
	{cpu_or, "OR.b D4, (A6)", 2},
	{cpu_or, "OR.b D4, (A7)", 2},
	{cpu_or, "OR.b D4, (A0)+", 2},
	{cpu_or, "OR.b D4, (A1)+", 2},
	{cpu_or, "OR.b D4, (A2)+", 2},
	{cpu_or, "OR.b D4, (A3)+", 2},
	{cpu_or, "OR.b D4, (A4)+", 2},
	{cpu_or, "OR.b D4, (A5)+", 2},
	{cpu_or, "OR.b D4, (A6)+", 2},
	{cpu_or, "OR.b D4, (A7)+", 2},
	{cpu_or, "OR.b D4, -(A0)", 2},
	{cpu_or, "OR.b D4, -(A1)", 2},
	{cpu_or, "OR.b D4, -(A2)", 2},
	{cpu_or, "OR.b D4, -(A3)", 2},
	{cpu_or, "OR.b D4, -(A4)", 2},
	{cpu_or, "OR.b D4, -(A5)", 2},
	{cpu_or, "OR.b D4, -(A6)", 2},
	{cpu_or, "OR.b D4, -(A7)", 2},
	{cpu_or, "OR.b D4, (d16, A0)", 4},
	{cpu_or, "OR.b D4, (d16, A1)", 4},
	{cpu_or, "OR.b D4, (d16, A2)", 4},
	{cpu_or, "OR.b D4, (d16, A3)", 4},
	{cpu_or, "OR.b D4, (d16, A4)", 4},
	{cpu_or, "OR.b D4, (d16, A5)", 4},
	{cpu_or, "OR.b D4, (d16, A6)", 4},
	{cpu_or, "OR.b D4, (d16, A7)", 4},
	{cpu_or, "OR.b D4, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D4, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D4, (xxx).W", 4},
	{cpu_or, "OR.b D4, (xxx).L", 6},
	{cpu_or, "OR.b D4, (d16, PC)", 4},
	{cpu_or, "OR.b D4, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D4, D0", 2},
	{cpu_or, "OR.w D4, D1", 2},
	{cpu_or, "OR.w D4, D2", 2},
	{cpu_or, "OR.w D4, D3", 2},
	{cpu_or, "OR.w D4, D4", 2},
	{cpu_or, "OR.w D4, D5", 2},
	{cpu_or, "OR.w D4, D6", 2},
	{cpu_or, "OR.w D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D4, (A0)", 2},
	{cpu_or, "OR.w D4, (A1)", 2},
	{cpu_or, "OR.w D4, (A2)", 2},
	{cpu_or, "OR.w D4, (A3)", 2},
	{cpu_or, "OR.w D4, (A4)", 2},
	{cpu_or, "OR.w D4, (A5)", 2},
	{cpu_or, "OR.w D4, (A6)", 2},
	{cpu_or, "OR.w D4, (A7)", 2},
	{cpu_or, "OR.w D4, (A0)+", 2},
	{cpu_or, "OR.w D4, (A1)+", 2},
	{cpu_or, "OR.w D4, (A2)+", 2},
	{cpu_or, "OR.w D4, (A3)+", 2},
	{cpu_or, "OR.w D4, (A4)+", 2},
	{cpu_or, "OR.w D4, (A5)+", 2},
	{cpu_or, "OR.w D4, (A6)+", 2},
	{cpu_or, "OR.w D4, (A7)+", 2},
	{cpu_or, "OR.w D4, -(A0)", 2},
	{cpu_or, "OR.w D4, -(A1)", 2},
	{cpu_or, "OR.w D4, -(A2)", 2},
	{cpu_or, "OR.w D4, -(A3)", 2},
	{cpu_or, "OR.w D4, -(A4)", 2},
	{cpu_or, "OR.w D4, -(A5)", 2},
	{cpu_or, "OR.w D4, -(A6)", 2},
	{cpu_or, "OR.w D4, -(A7)", 2},
	{cpu_or, "OR.w D4, (d16, A0)", 4},
	{cpu_or, "OR.w D4, (d16, A1)", 4},
	{cpu_or, "OR.w D4, (d16, A2)", 4},
	{cpu_or, "OR.w D4, (d16, A3)", 4},
	{cpu_or, "OR.w D4, (d16, A4)", 4},
	{cpu_or, "OR.w D4, (d16, A5)", 4},
	{cpu_or, "OR.w D4, (d16, A6)", 4},
	{cpu_or, "OR.w D4, (d16, A7)", 4},
	{cpu_or, "OR.w D4, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D4, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D4, (xxx).W", 4},
	{cpu_or, "OR.w D4, (xxx).L", 6},
	{cpu_or, "OR.w D4, (d16, PC)", 4},
	{cpu_or, "OR.w D4, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D4, D0", 2},
	{cpu_or, "OR.l D4, D1", 2},
	{cpu_or, "OR.l D4, D2", 2},
	{cpu_or, "OR.l D4, D3", 2},
	{cpu_or, "OR.l D4, D4", 2},
	{cpu_or, "OR.l D4, D5", 2},
	{cpu_or, "OR.l D4, D6", 2},
	{cpu_or, "OR.l D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D4, (A0)", 2},
	{cpu_or, "OR.l D4, (A1)", 2},
	{cpu_or, "OR.l D4, (A2)", 2},
	{cpu_or, "OR.l D4, (A3)", 2},
	{cpu_or, "OR.l D4, (A4)", 2},
	{cpu_or, "OR.l D4, (A5)", 2},
	{cpu_or, "OR.l D4, (A6)", 2},
	{cpu_or, "OR.l D4, (A7)", 2},
	{cpu_or, "OR.l D4, (A0)+", 2},
	{cpu_or, "OR.l D4, (A1)+", 2},
	{cpu_or, "OR.l D4, (A2)+", 2},
	{cpu_or, "OR.l D4, (A3)+", 2},
	{cpu_or, "OR.l D4, (A4)+", 2},
	{cpu_or, "OR.l D4, (A5)+", 2},
	{cpu_or, "OR.l D4, (A6)+", 2},
	{cpu_or, "OR.l D4, (A7)+", 2},
	{cpu_or, "OR.l D4, -(A0)", 2},
	{cpu_or, "OR.l D4, -(A1)", 2},
	{cpu_or, "OR.l D4, -(A2)", 2},
	{cpu_or, "OR.l D4, -(A3)", 2},
	{cpu_or, "OR.l D4, -(A4)", 2},
	{cpu_or, "OR.l D4, -(A5)", 2},
	{cpu_or, "OR.l D4, -(A6)", 2},
	{cpu_or, "OR.l D4, -(A7)", 2},
	{cpu_or, "OR.l D4, (d16, A0)", 4},
	{cpu_or, "OR.l D4, (d16, A1)", 4},
	{cpu_or, "OR.l D4, (d16, A2)", 4},
	{cpu_or, "OR.l D4, (d16, A3)", 4},
	{cpu_or, "OR.l D4, (d16, A4)", 4},
	{cpu_or, "OR.l D4, (d16, A5)", 4},
	{cpu_or, "OR.l D4, (d16, A6)", 4},
	{cpu_or, "OR.l D4, (d16, A7)", 4},
	{cpu_or, "OR.l D4, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D4, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D4, (xxx).W", 4},
	{cpu_or, "OR.l D4, (xxx).L", 6},
	{cpu_or, "OR.l D4, (d16, PC)", 4},
	{cpu_or, "OR.l D4, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D4, D0", 2},
	{cpu_divu, "DIVU D4, D1", 2},
	{cpu_divu, "DIVU D4, D2", 2},
	{cpu_divu, "DIVU D4, D3", 2},
	{cpu_divu, "DIVU D4, D4", 2},
	{cpu_divu, "DIVU D4, D5", 2},
	{cpu_divu, "DIVU D4, D6", 2},
	{cpu_divu, "DIVU D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D4, (A0)", 2},
	{cpu_divu, "DIVU D4, (A1)", 2},
	{cpu_divu, "DIVU D4, (A2)", 2},
	{cpu_divu, "DIVU D4, (A3)", 2},
	{cpu_divu, "DIVU D4, (A4)", 2},
	{cpu_divu, "DIVU D4, (A5)", 2},
	{cpu_divu, "DIVU D4, (A6)", 2},
	{cpu_divu, "DIVU D4, (A7)", 2},
	{cpu_divu, "DIVU D4, (A0)+", 2},
	{cpu_divu, "DIVU D4, (A1)+", 2},
	{cpu_divu, "DIVU D4, (A2)+", 2},
	{cpu_divu, "DIVU D4, (A3)+", 2},
	{cpu_divu, "DIVU D4, (A4)+", 2},
	{cpu_divu, "DIVU D4, (A5)+", 2},
	{cpu_divu, "DIVU D4, (A6)+", 2},
	{cpu_divu, "DIVU D4, (A7)+", 2},
	{cpu_divu, "DIVU D4, -(A0)", 2},
	{cpu_divu, "DIVU D4, -(A1)", 2},
	{cpu_divu, "DIVU D4, -(A2)", 2},
	{cpu_divu, "DIVU D4, -(A3)", 2},
	{cpu_divu, "DIVU D4, -(A4)", 2},
	{cpu_divu, "DIVU D4, -(A5)", 2},
	{cpu_divu, "DIVU D4, -(A6)", 2},
	{cpu_divu, "DIVU D4, -(A7)", 2},
	{cpu_divu, "DIVU D4, (d16, A0)", 4},
	{cpu_divu, "DIVU D4, (d16, A1)", 4},
	{cpu_divu, "DIVU D4, (d16, A2)", 4},
	{cpu_divu, "DIVU D4, (d16, A3)", 4},
	{cpu_divu, "DIVU D4, (d16, A4)", 4},
	{cpu_divu, "DIVU D4, (d16, A5)", 4},
	{cpu_divu, "DIVU D4, (d16, A6)", 4},
	{cpu_divu, "DIVU D4, (d16, A7)", 4},
	{cpu_divu, "DIVU D4, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D4, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D4, (xxx).W", 4},
	{cpu_divu, "DIVU D4, (xxx).L", 6},
	{cpu_divu, "DIVU D4, (d16, PC)", 4},
	{cpu_divu, "DIVU D4, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D4", 0},
	{cpu_sbcd, "SBCD D1, D4", 0},
	{cpu_sbcd, "SBCD D2, D4", 0},
	{cpu_sbcd, "SBCD D3, D4", 0},
	{cpu_sbcd, "SBCD D4, D4", 0},
	{cpu_sbcd, "SBCD D5, D4", 0},
	{cpu_sbcd, "SBCD D6, D4", 0},
	{cpu_sbcd, "SBCD D7, D4", 0},
	{cpu_sbcd, "SBCD -(A0), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A4)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A4)", 0},
	{cpu_or, "OR.b (A0), D4", 2},
	{cpu_or, "OR.b (A1), D4", 2},
	{cpu_or, "OR.b (A2), D4", 2},
	{cpu_or, "OR.b (A3), D4", 2},
	{cpu_or, "OR.b (A4), D4", 2},
	{cpu_or, "OR.b (A5), D4", 2},
	{cpu_or, "OR.b (A6), D4", 2},
	{cpu_or, "OR.b (A7), D4", 2},
	{cpu_or, "OR.b (A0)+, D4", 2},
	{cpu_or, "OR.b (A1)+, D4", 2},
	{cpu_or, "OR.b (A2)+, D4", 2},
	{cpu_or, "OR.b (A3)+, D4", 2},
	{cpu_or, "OR.b (A4)+, D4", 2},
	{cpu_or, "OR.b (A5)+, D4", 2},
	{cpu_or, "OR.b (A6)+, D4", 2},
	{cpu_or, "OR.b (A7)+, D4", 2},
	{cpu_or, "OR.b -(A0), D4", 2},
	{cpu_or, "OR.b -(A1), D4", 2},
	{cpu_or, "OR.b -(A2), D4", 2},
	{cpu_or, "OR.b -(A3), D4", 2},
	{cpu_or, "OR.b -(A4), D4", 2},
	{cpu_or, "OR.b -(A5), D4", 2},
	{cpu_or, "OR.b -(A6), D4", 2},
	{cpu_or, "OR.b -(A7), D4", 2},
	{cpu_or, "OR.b (d16, A0), D4", 4},
	{cpu_or, "OR.b (d16, A1), D4", 4},
	{cpu_or, "OR.b (d16, A2), D4", 4},
	{cpu_or, "OR.b (d16, A3), D4", 4},
	{cpu_or, "OR.b (d16, A4), D4", 4},
	{cpu_or, "OR.b (d16, A5), D4", 4},
	{cpu_or, "OR.b (d16, A6), D4", 4},
	{cpu_or, "OR.b (d16, A7), D4", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D4", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D4", 4},
	{cpu_or, "OR.b (xxx).W, D4", 4},
	{cpu_or, "OR.b (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D4", 2},
	{cpu_or, "OR.w (A1), D4", 2},
	{cpu_or, "OR.w (A2), D4", 2},
	{cpu_or, "OR.w (A3), D4", 2},
	{cpu_or, "OR.w (A4), D4", 2},
	{cpu_or, "OR.w (A5), D4", 2},
	{cpu_or, "OR.w (A6), D4", 2},
	{cpu_or, "OR.w (A7), D4", 2},
	{cpu_or, "OR.w (A0)+, D4", 2},
	{cpu_or, "OR.w (A1)+, D4", 2},
	{cpu_or, "OR.w (A2)+, D4", 2},
	{cpu_or, "OR.w (A3)+, D4", 2},
	{cpu_or, "OR.w (A4)+, D4", 2},
	{cpu_or, "OR.w (A5)+, D4", 2},
	{cpu_or, "OR.w (A6)+, D4", 2},
	{cpu_or, "OR.w (A7)+, D4", 2},
	{cpu_or, "OR.w -(A0), D4", 2},
	{cpu_or, "OR.w -(A1), D4", 2},
	{cpu_or, "OR.w -(A2), D4", 2},
	{cpu_or, "OR.w -(A3), D4", 2},
	{cpu_or, "OR.w -(A4), D4", 2},
	{cpu_or, "OR.w -(A5), D4", 2},
	{cpu_or, "OR.w -(A6), D4", 2},
	{cpu_or, "OR.w -(A7), D4", 2},
	{cpu_or, "OR.w (d16, A0), D4", 4},
	{cpu_or, "OR.w (d16, A1), D4", 4},
	{cpu_or, "OR.w (d16, A2), D4", 4},
	{cpu_or, "OR.w (d16, A3), D4", 4},
	{cpu_or, "OR.w (d16, A4), D4", 4},
	{cpu_or, "OR.w (d16, A5), D4", 4},
	{cpu_or, "OR.w (d16, A6), D4", 4},
	{cpu_or, "OR.w (d16, A7), D4", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D4", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D4", 4},
	{cpu_or, "OR.w (xxx).W, D4", 4},
	{cpu_or, "OR.w (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D4", 2},
	{cpu_or, "OR.l (A1), D4", 2},
	{cpu_or, "OR.l (A2), D4", 2},
	{cpu_or, "OR.l (A3), D4", 2},
	{cpu_or, "OR.l (A4), D4", 2},
	{cpu_or, "OR.l (A5), D4", 2},
	{cpu_or, "OR.l (A6), D4", 2},
	{cpu_or, "OR.l (A7), D4", 2},
	{cpu_or, "OR.l (A0)+, D4", 2},
	{cpu_or, "OR.l (A1)+, D4", 2},
	{cpu_or, "OR.l (A2)+, D4", 2},
	{cpu_or, "OR.l (A3)+, D4", 2},
	{cpu_or, "OR.l (A4)+, D4", 2},
	{cpu_or, "OR.l (A5)+, D4", 2},
	{cpu_or, "OR.l (A6)+, D4", 2},
	{cpu_or, "OR.l (A7)+, D4", 2},
	{cpu_or, "OR.l -(A0), D4", 2},
	{cpu_or, "OR.l -(A1), D4", 2},
	{cpu_or, "OR.l -(A2), D4", 2},
	{cpu_or, "OR.l -(A3), D4", 2},
	{cpu_or, "OR.l -(A4), D4", 2},
	{cpu_or, "OR.l -(A5), D4", 2},
	{cpu_or, "OR.l -(A6), D4", 2},
	{cpu_or, "OR.l -(A7), D4", 2},
	{cpu_or, "OR.l (d16, A0), D4", 4},
	{cpu_or, "OR.l (d16, A1), D4", 4},
	{cpu_or, "OR.l (d16, A2), D4", 4},
	{cpu_or, "OR.l (d16, A3), D4", 4},
	{cpu_or, "OR.l (d16, A4), D4", 4},
	{cpu_or, "OR.l (d16, A5), D4", 4},
	{cpu_or, "OR.l (d16, A6), D4", 4},
	{cpu_or, "OR.l (d16, A7), D4", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D4", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D4", 4},
	{cpu_or, "OR.l (xxx).W, D4", 4},
	{cpu_or, "OR.l (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D4, D0", 2},
	{cpu_divs, "DIVS D4, D1", 2},
	{cpu_divs, "DIVS D4, D2", 2},
	{cpu_divs, "DIVS D4, D3", 2},
	{cpu_divs, "DIVS D4, D4", 2},
	{cpu_divs, "DIVS D4, D5", 2},
	{cpu_divs, "DIVS D4, D6", 2},
	{cpu_divs, "DIVS D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D4, (A0)", 2},
	{cpu_divs, "DIVS D4, (A1)", 2},
	{cpu_divs, "DIVS D4, (A2)", 2},
	{cpu_divs, "DIVS D4, (A3)", 2},
	{cpu_divs, "DIVS D4, (A4)", 2},
	{cpu_divs, "DIVS D4, (A5)", 2},
	{cpu_divs, "DIVS D4, (A6)", 2},
	{cpu_divs, "DIVS D4, (A7)", 2},
	{cpu_divs, "DIVS D4, (A0)+", 2},
	{cpu_divs, "DIVS D4, (A1)+", 2},
	{cpu_divs, "DIVS D4, (A2)+", 2},
	{cpu_divs, "DIVS D4, (A3)+", 2},
	{cpu_divs, "DIVS D4, (A4)+", 2},
	{cpu_divs, "DIVS D4, (A5)+", 2},
	{cpu_divs, "DIVS D4, (A6)+", 2},
	{cpu_divs, "DIVS D4, (A7)+", 2},
	{cpu_divs, "DIVS D4, -(A0)", 2},
	{cpu_divs, "DIVS D4, -(A1)", 2},
	{cpu_divs, "DIVS D4, -(A2)", 2},
	{cpu_divs, "DIVS D4, -(A3)", 2},
	{cpu_divs, "DIVS D4, -(A4)", 2},
	{cpu_divs, "DIVS D4, -(A5)", 2},
	{cpu_divs, "DIVS D4, -(A6)", 2},
	{cpu_divs, "DIVS D4, -(A7)", 2},
	{cpu_divs, "DIVS D4, (d16, A0)", 4},
	{cpu_divs, "DIVS D4, (d16, A1)", 4},
	{cpu_divs, "DIVS D4, (d16, A2)", 4},
	{cpu_divs, "DIVS D4, (d16, A3)", 4},
	{cpu_divs, "DIVS D4, (d16, A4)", 4},
	{cpu_divs, "DIVS D4, (d16, A5)", 4},
	{cpu_divs, "DIVS D4, (d16, A6)", 4},
	{cpu_divs, "DIVS D4, (d16, A7)", 4},
	{cpu_divs, "DIVS D4, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D4, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D4, (xxx).W", 4},
	{cpu_divs, "DIVS D4, (xxx).L", 6},
	{cpu_divs, "DIVS D4, (d16, PC)", 4},
	{cpu_divs, "DIVS D4, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D5, D0", 2},
	{cpu_or, "OR.b D5, D1", 2},
	{cpu_or, "OR.b D5, D2", 2},
	{cpu_or, "OR.b D5, D3", 2},
	{cpu_or, "OR.b D5, D4", 2},
	{cpu_or, "OR.b D5, D5", 2},
	{cpu_or, "OR.b D5, D6", 2},
	{cpu_or, "OR.b D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D5, (A0)", 2},
	{cpu_or, "OR.b D5, (A1)", 2},
	{cpu_or, "OR.b D5, (A2)", 2},
	{cpu_or, "OR.b D5, (A3)", 2},
	{cpu_or, "OR.b D5, (A4)", 2},
	{cpu_or, "OR.b D5, (A5)", 2},
	{cpu_or, "OR.b D5, (A6)", 2},
	{cpu_or, "OR.b D5, (A7)", 2},
	{cpu_or, "OR.b D5, (A0)+", 2},
	{cpu_or, "OR.b D5, (A1)+", 2},
	{cpu_or, "OR.b D5, (A2)+", 2},
	{cpu_or, "OR.b D5, (A3)+", 2},
	{cpu_or, "OR.b D5, (A4)+", 2},
	{cpu_or, "OR.b D5, (A5)+", 2},
	{cpu_or, "OR.b D5, (A6)+", 2},
	{cpu_or, "OR.b D5, (A7)+", 2},
	{cpu_or, "OR.b D5, -(A0)", 2},
	{cpu_or, "OR.b D5, -(A1)", 2},
	{cpu_or, "OR.b D5, -(A2)", 2},
	{cpu_or, "OR.b D5, -(A3)", 2},
	{cpu_or, "OR.b D5, -(A4)", 2},
	{cpu_or, "OR.b D5, -(A5)", 2},
	{cpu_or, "OR.b D5, -(A6)", 2},
	{cpu_or, "OR.b D5, -(A7)", 2},
	{cpu_or, "OR.b D5, (d16, A0)", 4},
	{cpu_or, "OR.b D5, (d16, A1)", 4},
	{cpu_or, "OR.b D5, (d16, A2)", 4},
	{cpu_or, "OR.b D5, (d16, A3)", 4},
	{cpu_or, "OR.b D5, (d16, A4)", 4},
	{cpu_or, "OR.b D5, (d16, A5)", 4},
	{cpu_or, "OR.b D5, (d16, A6)", 4},
	{cpu_or, "OR.b D5, (d16, A7)", 4},
	{cpu_or, "OR.b D5, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D5, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D5, (xxx).W", 4},
	{cpu_or, "OR.b D5, (xxx).L", 6},
	{cpu_or, "OR.b D5, (d16, PC)", 4},
	{cpu_or, "OR.b D5, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D5, D0", 2},
	{cpu_or, "OR.w D5, D1", 2},
	{cpu_or, "OR.w D5, D2", 2},
	{cpu_or, "OR.w D5, D3", 2},
	{cpu_or, "OR.w D5, D4", 2},
	{cpu_or, "OR.w D5, D5", 2},
	{cpu_or, "OR.w D5, D6", 2},
	{cpu_or, "OR.w D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D5, (A0)", 2},
	{cpu_or, "OR.w D5, (A1)", 2},
	{cpu_or, "OR.w D5, (A2)", 2},
	{cpu_or, "OR.w D5, (A3)", 2},
	{cpu_or, "OR.w D5, (A4)", 2},
	{cpu_or, "OR.w D5, (A5)", 2},
	{cpu_or, "OR.w D5, (A6)", 2},
	{cpu_or, "OR.w D5, (A7)", 2},
	{cpu_or, "OR.w D5, (A0)+", 2},
	{cpu_or, "OR.w D5, (A1)+", 2},
	{cpu_or, "OR.w D5, (A2)+", 2},
	{cpu_or, "OR.w D5, (A3)+", 2},
	{cpu_or, "OR.w D5, (A4)+", 2},
	{cpu_or, "OR.w D5, (A5)+", 2},
	{cpu_or, "OR.w D5, (A6)+", 2},
	{cpu_or, "OR.w D5, (A7)+", 2},
	{cpu_or, "OR.w D5, -(A0)", 2},
	{cpu_or, "OR.w D5, -(A1)", 2},
	{cpu_or, "OR.w D5, -(A2)", 2},
	{cpu_or, "OR.w D5, -(A3)", 2},
	{cpu_or, "OR.w D5, -(A4)", 2},
	{cpu_or, "OR.w D5, -(A5)", 2},
	{cpu_or, "OR.w D5, -(A6)", 2},
	{cpu_or, "OR.w D5, -(A7)", 2},
	{cpu_or, "OR.w D5, (d16, A0)", 4},
	{cpu_or, "OR.w D5, (d16, A1)", 4},
	{cpu_or, "OR.w D5, (d16, A2)", 4},
	{cpu_or, "OR.w D5, (d16, A3)", 4},
	{cpu_or, "OR.w D5, (d16, A4)", 4},
	{cpu_or, "OR.w D5, (d16, A5)", 4},
	{cpu_or, "OR.w D5, (d16, A6)", 4},
	{cpu_or, "OR.w D5, (d16, A7)", 4},
	{cpu_or, "OR.w D5, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D5, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D5, (xxx).W", 4},
	{cpu_or, "OR.w D5, (xxx).L", 6},
	{cpu_or, "OR.w D5, (d16, PC)", 4},
	{cpu_or, "OR.w D5, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D5, D0", 2},
	{cpu_or, "OR.l D5, D1", 2},
	{cpu_or, "OR.l D5, D2", 2},
	{cpu_or, "OR.l D5, D3", 2},
	{cpu_or, "OR.l D5, D4", 2},
	{cpu_or, "OR.l D5, D5", 2},
	{cpu_or, "OR.l D5, D6", 2},
	{cpu_or, "OR.l D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D5, (A0)", 2},
	{cpu_or, "OR.l D5, (A1)", 2},
	{cpu_or, "OR.l D5, (A2)", 2},
	{cpu_or, "OR.l D5, (A3)", 2},
	{cpu_or, "OR.l D5, (A4)", 2},
	{cpu_or, "OR.l D5, (A5)", 2},
	{cpu_or, "OR.l D5, (A6)", 2},
	{cpu_or, "OR.l D5, (A7)", 2},
	{cpu_or, "OR.l D5, (A0)+", 2},
	{cpu_or, "OR.l D5, (A1)+", 2},
	{cpu_or, "OR.l D5, (A2)+", 2},
	{cpu_or, "OR.l D5, (A3)+", 2},
	{cpu_or, "OR.l D5, (A4)+", 2},
	{cpu_or, "OR.l D5, (A5)+", 2},
	{cpu_or, "OR.l D5, (A6)+", 2},
	{cpu_or, "OR.l D5, (A7)+", 2},
	{cpu_or, "OR.l D5, -(A0)", 2},
	{cpu_or, "OR.l D5, -(A1)", 2},
	{cpu_or, "OR.l D5, -(A2)", 2},
	{cpu_or, "OR.l D5, -(A3)", 2},
	{cpu_or, "OR.l D5, -(A4)", 2},
	{cpu_or, "OR.l D5, -(A5)", 2},
	{cpu_or, "OR.l D5, -(A6)", 2},
	{cpu_or, "OR.l D5, -(A7)", 2},
	{cpu_or, "OR.l D5, (d16, A0)", 4},
	{cpu_or, "OR.l D5, (d16, A1)", 4},
	{cpu_or, "OR.l D5, (d16, A2)", 4},
	{cpu_or, "OR.l D5, (d16, A3)", 4},
	{cpu_or, "OR.l D5, (d16, A4)", 4},
	{cpu_or, "OR.l D5, (d16, A5)", 4},
	{cpu_or, "OR.l D5, (d16, A6)", 4},
	{cpu_or, "OR.l D5, (d16, A7)", 4},
	{cpu_or, "OR.l D5, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D5, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D5, (xxx).W", 4},
	{cpu_or, "OR.l D5, (xxx).L", 6},
	{cpu_or, "OR.l D5, (d16, PC)", 4},
	{cpu_or, "OR.l D5, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D5, D0", 2},
	{cpu_divu, "DIVU D5, D1", 2},
	{cpu_divu, "DIVU D5, D2", 2},
	{cpu_divu, "DIVU D5, D3", 2},
	{cpu_divu, "DIVU D5, D4", 2},
	{cpu_divu, "DIVU D5, D5", 2},
	{cpu_divu, "DIVU D5, D6", 2},
	{cpu_divu, "DIVU D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D5, (A0)", 2},
	{cpu_divu, "DIVU D5, (A1)", 2},
	{cpu_divu, "DIVU D5, (A2)", 2},
	{cpu_divu, "DIVU D5, (A3)", 2},
	{cpu_divu, "DIVU D5, (A4)", 2},
	{cpu_divu, "DIVU D5, (A5)", 2},
	{cpu_divu, "DIVU D5, (A6)", 2},
	{cpu_divu, "DIVU D5, (A7)", 2},
	{cpu_divu, "DIVU D5, (A0)+", 2},
	{cpu_divu, "DIVU D5, (A1)+", 2},
	{cpu_divu, "DIVU D5, (A2)+", 2},
	{cpu_divu, "DIVU D5, (A3)+", 2},
	{cpu_divu, "DIVU D5, (A4)+", 2},
	{cpu_divu, "DIVU D5, (A5)+", 2},
	{cpu_divu, "DIVU D5, (A6)+", 2},
	{cpu_divu, "DIVU D5, (A7)+", 2},
	{cpu_divu, "DIVU D5, -(A0)", 2},
	{cpu_divu, "DIVU D5, -(A1)", 2},
	{cpu_divu, "DIVU D5, -(A2)", 2},
	{cpu_divu, "DIVU D5, -(A3)", 2},
	{cpu_divu, "DIVU D5, -(A4)", 2},
	{cpu_divu, "DIVU D5, -(A5)", 2},
	{cpu_divu, "DIVU D5, -(A6)", 2},
	{cpu_divu, "DIVU D5, -(A7)", 2},
	{cpu_divu, "DIVU D5, (d16, A0)", 4},
	{cpu_divu, "DIVU D5, (d16, A1)", 4},
	{cpu_divu, "DIVU D5, (d16, A2)", 4},
	{cpu_divu, "DIVU D5, (d16, A3)", 4},
	{cpu_divu, "DIVU D5, (d16, A4)", 4},
	{cpu_divu, "DIVU D5, (d16, A5)", 4},
	{cpu_divu, "DIVU D5, (d16, A6)", 4},
	{cpu_divu, "DIVU D5, (d16, A7)", 4},
	{cpu_divu, "DIVU D5, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D5, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D5, (xxx).W", 4},
	{cpu_divu, "DIVU D5, (xxx).L", 6},
	{cpu_divu, "DIVU D5, (d16, PC)", 4},
	{cpu_divu, "DIVU D5, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D5", 0},
	{cpu_sbcd, "SBCD D1, D5", 0},
	{cpu_sbcd, "SBCD D2, D5", 0},
	{cpu_sbcd, "SBCD D3, D5", 0},
	{cpu_sbcd, "SBCD D4, D5", 0},
	{cpu_sbcd, "SBCD D5, D5", 0},
	{cpu_sbcd, "SBCD D6, D5", 0},
	{cpu_sbcd, "SBCD D7, D5", 0},
	{cpu_sbcd, "SBCD -(A0), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A5)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A5)", 0},
	{cpu_or, "OR.b (A0), D5", 2},
	{cpu_or, "OR.b (A1), D5", 2},
	{cpu_or, "OR.b (A2), D5", 2},
	{cpu_or, "OR.b (A3), D5", 2},
	{cpu_or, "OR.b (A4), D5", 2},
	{cpu_or, "OR.b (A5), D5", 2},
	{cpu_or, "OR.b (A6), D5", 2},
	{cpu_or, "OR.b (A7), D5", 2},
	{cpu_or, "OR.b (A0)+, D5", 2},
	{cpu_or, "OR.b (A1)+, D5", 2},
	{cpu_or, "OR.b (A2)+, D5", 2},
	{cpu_or, "OR.b (A3)+, D5", 2},
	{cpu_or, "OR.b (A4)+, D5", 2},
	{cpu_or, "OR.b (A5)+, D5", 2},
	{cpu_or, "OR.b (A6)+, D5", 2},
	{cpu_or, "OR.b (A7)+, D5", 2},
	{cpu_or, "OR.b -(A0), D5", 2},
	{cpu_or, "OR.b -(A1), D5", 2},
	{cpu_or, "OR.b -(A2), D5", 2},
	{cpu_or, "OR.b -(A3), D5", 2},
	{cpu_or, "OR.b -(A4), D5", 2},
	{cpu_or, "OR.b -(A5), D5", 2},
	{cpu_or, "OR.b -(A6), D5", 2},
	{cpu_or, "OR.b -(A7), D5", 2},
	{cpu_or, "OR.b (d16, A0), D5", 4},
	{cpu_or, "OR.b (d16, A1), D5", 4},
	{cpu_or, "OR.b (d16, A2), D5", 4},
	{cpu_or, "OR.b (d16, A3), D5", 4},
	{cpu_or, "OR.b (d16, A4), D5", 4},
	{cpu_or, "OR.b (d16, A5), D5", 4},
	{cpu_or, "OR.b (d16, A6), D5", 4},
	{cpu_or, "OR.b (d16, A7), D5", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D5", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D5", 4},
	{cpu_or, "OR.b (xxx).W, D5", 4},
	{cpu_or, "OR.b (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D5", 2},
	{cpu_or, "OR.w (A1), D5", 2},
	{cpu_or, "OR.w (A2), D5", 2},
	{cpu_or, "OR.w (A3), D5", 2},
	{cpu_or, "OR.w (A4), D5", 2},
	{cpu_or, "OR.w (A5), D5", 2},
	{cpu_or, "OR.w (A6), D5", 2},
	{cpu_or, "OR.w (A7), D5", 2},
	{cpu_or, "OR.w (A0)+, D5", 2},
	{cpu_or, "OR.w (A1)+, D5", 2},
	{cpu_or, "OR.w (A2)+, D5", 2},
	{cpu_or, "OR.w (A3)+, D5", 2},
	{cpu_or, "OR.w (A4)+, D5", 2},
	{cpu_or, "OR.w (A5)+, D5", 2},
	{cpu_or, "OR.w (A6)+, D5", 2},
	{cpu_or, "OR.w (A7)+, D5", 2},
	{cpu_or, "OR.w -(A0), D5", 2},
	{cpu_or, "OR.w -(A1), D5", 2},
	{cpu_or, "OR.w -(A2), D5", 2},
	{cpu_or, "OR.w -(A3), D5", 2},
	{cpu_or, "OR.w -(A4), D5", 2},
	{cpu_or, "OR.w -(A5), D5", 2},
	{cpu_or, "OR.w -(A6), D5", 2},
	{cpu_or, "OR.w -(A7), D5", 2},
	{cpu_or, "OR.w (d16, A0), D5", 4},
	{cpu_or, "OR.w (d16, A1), D5", 4},
	{cpu_or, "OR.w (d16, A2), D5", 4},
	{cpu_or, "OR.w (d16, A3), D5", 4},
	{cpu_or, "OR.w (d16, A4), D5", 4},
	{cpu_or, "OR.w (d16, A5), D5", 4},
	{cpu_or, "OR.w (d16, A6), D5", 4},
	{cpu_or, "OR.w (d16, A7), D5", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D5", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D5", 4},
	{cpu_or, "OR.w (xxx).W, D5", 4},
	{cpu_or, "OR.w (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D5", 2},
	{cpu_or, "OR.l (A1), D5", 2},
	{cpu_or, "OR.l (A2), D5", 2},
	{cpu_or, "OR.l (A3), D5", 2},
	{cpu_or, "OR.l (A4), D5", 2},
	{cpu_or, "OR.l (A5), D5", 2},
	{cpu_or, "OR.l (A6), D5", 2},
	{cpu_or, "OR.l (A7), D5", 2},
	{cpu_or, "OR.l (A0)+, D5", 2},
	{cpu_or, "OR.l (A1)+, D5", 2},
	{cpu_or, "OR.l (A2)+, D5", 2},
	{cpu_or, "OR.l (A3)+, D5", 2},
	{cpu_or, "OR.l (A4)+, D5", 2},
	{cpu_or, "OR.l (A5)+, D5", 2},
	{cpu_or, "OR.l (A6)+, D5", 2},
	{cpu_or, "OR.l (A7)+, D5", 2},
	{cpu_or, "OR.l -(A0), D5", 2},
	{cpu_or, "OR.l -(A1), D5", 2},
	{cpu_or, "OR.l -(A2), D5", 2},
	{cpu_or, "OR.l -(A3), D5", 2},
	{cpu_or, "OR.l -(A4), D5", 2},
	{cpu_or, "OR.l -(A5), D5", 2},
	{cpu_or, "OR.l -(A6), D5", 2},
	{cpu_or, "OR.l -(A7), D5", 2},
	{cpu_or, "OR.l (d16, A0), D5", 4},
	{cpu_or, "OR.l (d16, A1), D5", 4},
	{cpu_or, "OR.l (d16, A2), D5", 4},
	{cpu_or, "OR.l (d16, A3), D5", 4},
	{cpu_or, "OR.l (d16, A4), D5", 4},
	{cpu_or, "OR.l (d16, A5), D5", 4},
	{cpu_or, "OR.l (d16, A6), D5", 4},
	{cpu_or, "OR.l (d16, A7), D5", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D5", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D5", 4},
	{cpu_or, "OR.l (xxx).W, D5", 4},
	{cpu_or, "OR.l (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D5, D0", 2},
	{cpu_divs, "DIVS D5, D1", 2},
	{cpu_divs, "DIVS D5, D2", 2},
	{cpu_divs, "DIVS D5, D3", 2},
	{cpu_divs, "DIVS D5, D4", 2},
	{cpu_divs, "DIVS D5, D5", 2},
	{cpu_divs, "DIVS D5, D6", 2},
	{cpu_divs, "DIVS D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D5, (A0)", 2},
	{cpu_divs, "DIVS D5, (A1)", 2},
	{cpu_divs, "DIVS D5, (A2)", 2},
	{cpu_divs, "DIVS D5, (A3)", 2},
	{cpu_divs, "DIVS D5, (A4)", 2},
	{cpu_divs, "DIVS D5, (A5)", 2},
	{cpu_divs, "DIVS D5, (A6)", 2},
	{cpu_divs, "DIVS D5, (A7)", 2},
	{cpu_divs, "DIVS D5, (A0)+", 2},
	{cpu_divs, "DIVS D5, (A1)+", 2},
	{cpu_divs, "DIVS D5, (A2)+", 2},
	{cpu_divs, "DIVS D5, (A3)+", 2},
	{cpu_divs, "DIVS D5, (A4)+", 2},
	{cpu_divs, "DIVS D5, (A5)+", 2},
	{cpu_divs, "DIVS D5, (A6)+", 2},
	{cpu_divs, "DIVS D5, (A7)+", 2},
	{cpu_divs, "DIVS D5, -(A0)", 2},
	{cpu_divs, "DIVS D5, -(A1)", 2},
	{cpu_divs, "DIVS D5, -(A2)", 2},
	{cpu_divs, "DIVS D5, -(A3)", 2},
	{cpu_divs, "DIVS D5, -(A4)", 2},
	{cpu_divs, "DIVS D5, -(A5)", 2},
	{cpu_divs, "DIVS D5, -(A6)", 2},
	{cpu_divs, "DIVS D5, -(A7)", 2},
	{cpu_divs, "DIVS D5, (d16, A0)", 4},
	{cpu_divs, "DIVS D5, (d16, A1)", 4},
	{cpu_divs, "DIVS D5, (d16, A2)", 4},
	{cpu_divs, "DIVS D5, (d16, A3)", 4},
	{cpu_divs, "DIVS D5, (d16, A4)", 4},
	{cpu_divs, "DIVS D5, (d16, A5)", 4},
	{cpu_divs, "DIVS D5, (d16, A6)", 4},
	{cpu_divs, "DIVS D5, (d16, A7)", 4},
	{cpu_divs, "DIVS D5, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D5, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D5, (xxx).W", 4},
	{cpu_divs, "DIVS D5, (xxx).L", 6},
	{cpu_divs, "DIVS D5, (d16, PC)", 4},
	{cpu_divs, "DIVS D5, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D6, D0", 2},
	{cpu_or, "OR.b D6, D1", 2},
	{cpu_or, "OR.b D6, D2", 2},
	{cpu_or, "OR.b D6, D3", 2},
	{cpu_or, "OR.b D6, D4", 2},
	{cpu_or, "OR.b D6, D5", 2},
	{cpu_or, "OR.b D6, D6", 2},
	{cpu_or, "OR.b D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D6, (A0)", 2},
	{cpu_or, "OR.b D6, (A1)", 2},
	{cpu_or, "OR.b D6, (A2)", 2},
	{cpu_or, "OR.b D6, (A3)", 2},
	{cpu_or, "OR.b D6, (A4)", 2},
	{cpu_or, "OR.b D6, (A5)", 2},
	{cpu_or, "OR.b D6, (A6)", 2},
	{cpu_or, "OR.b D6, (A7)", 2},
	{cpu_or, "OR.b D6, (A0)+", 2},
	{cpu_or, "OR.b D6, (A1)+", 2},
	{cpu_or, "OR.b D6, (A2)+", 2},
	{cpu_or, "OR.b D6, (A3)+", 2},
	{cpu_or, "OR.b D6, (A4)+", 2},
	{cpu_or, "OR.b D6, (A5)+", 2},
	{cpu_or, "OR.b D6, (A6)+", 2},
	{cpu_or, "OR.b D6, (A7)+", 2},
	{cpu_or, "OR.b D6, -(A0)", 2},
	{cpu_or, "OR.b D6, -(A1)", 2},
	{cpu_or, "OR.b D6, -(A2)", 2},
	{cpu_or, "OR.b D6, -(A3)", 2},
	{cpu_or, "OR.b D6, -(A4)", 2},
	{cpu_or, "OR.b D6, -(A5)", 2},
	{cpu_or, "OR.b D6, -(A6)", 2},
	{cpu_or, "OR.b D6, -(A7)", 2},
	{cpu_or, "OR.b D6, (d16, A0)", 4},
	{cpu_or, "OR.b D6, (d16, A1)", 4},
	{cpu_or, "OR.b D6, (d16, A2)", 4},
	{cpu_or, "OR.b D6, (d16, A3)", 4},
	{cpu_or, "OR.b D6, (d16, A4)", 4},
	{cpu_or, "OR.b D6, (d16, A5)", 4},
	{cpu_or, "OR.b D6, (d16, A6)", 4},
	{cpu_or, "OR.b D6, (d16, A7)", 4},
	{cpu_or, "OR.b D6, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D6, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D6, (xxx).W", 4},
	{cpu_or, "OR.b D6, (xxx).L", 6},
	{cpu_or, "OR.b D6, (d16, PC)", 4},
	{cpu_or, "OR.b D6, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D6, D0", 2},
	{cpu_or, "OR.w D6, D1", 2},
	{cpu_or, "OR.w D6, D2", 2},
	{cpu_or, "OR.w D6, D3", 2},
	{cpu_or, "OR.w D6, D4", 2},
	{cpu_or, "OR.w D6, D5", 2},
	{cpu_or, "OR.w D6, D6", 2},
	{cpu_or, "OR.w D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D6, (A0)", 2},
	{cpu_or, "OR.w D6, (A1)", 2},
	{cpu_or, "OR.w D6, (A2)", 2},
	{cpu_or, "OR.w D6, (A3)", 2},
	{cpu_or, "OR.w D6, (A4)", 2},
	{cpu_or, "OR.w D6, (A5)", 2},
	{cpu_or, "OR.w D6, (A6)", 2},
	{cpu_or, "OR.w D6, (A7)", 2},
	{cpu_or, "OR.w D6, (A0)+", 2},
	{cpu_or, "OR.w D6, (A1)+", 2},
	{cpu_or, "OR.w D6, (A2)+", 2},
	{cpu_or, "OR.w D6, (A3)+", 2},
	{cpu_or, "OR.w D6, (A4)+", 2},
	{cpu_or, "OR.w D6, (A5)+", 2},
	{cpu_or, "OR.w D6, (A6)+", 2},
	{cpu_or, "OR.w D6, (A7)+", 2},
	{cpu_or, "OR.w D6, -(A0)", 2},
	{cpu_or, "OR.w D6, -(A1)", 2},
	{cpu_or, "OR.w D6, -(A2)", 2},
	{cpu_or, "OR.w D6, -(A3)", 2},
	{cpu_or, "OR.w D6, -(A4)", 2},
	{cpu_or, "OR.w D6, -(A5)", 2},
	{cpu_or, "OR.w D6, -(A6)", 2},
	{cpu_or, "OR.w D6, -(A7)", 2},
	{cpu_or, "OR.w D6, (d16, A0)", 4},
	{cpu_or, "OR.w D6, (d16, A1)", 4},
	{cpu_or, "OR.w D6, (d16, A2)", 4},
	{cpu_or, "OR.w D6, (d16, A3)", 4},
	{cpu_or, "OR.w D6, (d16, A4)", 4},
	{cpu_or, "OR.w D6, (d16, A5)", 4},
	{cpu_or, "OR.w D6, (d16, A6)", 4},
	{cpu_or, "OR.w D6, (d16, A7)", 4},
	{cpu_or, "OR.w D6, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D6, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D6, (xxx).W", 4},
	{cpu_or, "OR.w D6, (xxx).L", 6},
	{cpu_or, "OR.w D6, (d16, PC)", 4},
	{cpu_or, "OR.w D6, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D6, D0", 2},
	{cpu_or, "OR.l D6, D1", 2},
	{cpu_or, "OR.l D6, D2", 2},
	{cpu_or, "OR.l D6, D3", 2},
	{cpu_or, "OR.l D6, D4", 2},
	{cpu_or, "OR.l D6, D5", 2},
	{cpu_or, "OR.l D6, D6", 2},
	{cpu_or, "OR.l D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D6, (A0)", 2},
	{cpu_or, "OR.l D6, (A1)", 2},
	{cpu_or, "OR.l D6, (A2)", 2},
	{cpu_or, "OR.l D6, (A3)", 2},
	{cpu_or, "OR.l D6, (A4)", 2},
	{cpu_or, "OR.l D6, (A5)", 2},
	{cpu_or, "OR.l D6, (A6)", 2},
	{cpu_or, "OR.l D6, (A7)", 2},
	{cpu_or, "OR.l D6, (A0)+", 2},
	{cpu_or, "OR.l D6, (A1)+", 2},
	{cpu_or, "OR.l D6, (A2)+", 2},
	{cpu_or, "OR.l D6, (A3)+", 2},
	{cpu_or, "OR.l D6, (A4)+", 2},
	{cpu_or, "OR.l D6, (A5)+", 2},
	{cpu_or, "OR.l D6, (A6)+", 2},
	{cpu_or, "OR.l D6, (A7)+", 2},
	{cpu_or, "OR.l D6, -(A0)", 2},
	{cpu_or, "OR.l D6, -(A1)", 2},
	{cpu_or, "OR.l D6, -(A2)", 2},
	{cpu_or, "OR.l D6, -(A3)", 2},
	{cpu_or, "OR.l D6, -(A4)", 2},
	{cpu_or, "OR.l D6, -(A5)", 2},
	{cpu_or, "OR.l D6, -(A6)", 2},
	{cpu_or, "OR.l D6, -(A7)", 2},
	{cpu_or, "OR.l D6, (d16, A0)", 4},
	{cpu_or, "OR.l D6, (d16, A1)", 4},
	{cpu_or, "OR.l D6, (d16, A2)", 4},
	{cpu_or, "OR.l D6, (d16, A3)", 4},
	{cpu_or, "OR.l D6, (d16, A4)", 4},
	{cpu_or, "OR.l D6, (d16, A5)", 4},
	{cpu_or, "OR.l D6, (d16, A6)", 4},
	{cpu_or, "OR.l D6, (d16, A7)", 4},
	{cpu_or, "OR.l D6, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D6, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D6, (xxx).W", 4},
	{cpu_or, "OR.l D6, (xxx).L", 6},
	{cpu_or, "OR.l D6, (d16, PC)", 4},
	{cpu_or, "OR.l D6, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D6, D0", 2},
	{cpu_divu, "DIVU D6, D1", 2},
	{cpu_divu, "DIVU D6, D2", 2},
	{cpu_divu, "DIVU D6, D3", 2},
	{cpu_divu, "DIVU D6, D4", 2},
	{cpu_divu, "DIVU D6, D5", 2},
	{cpu_divu, "DIVU D6, D6", 2},
	{cpu_divu, "DIVU D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D6, (A0)", 2},
	{cpu_divu, "DIVU D6, (A1)", 2},
	{cpu_divu, "DIVU D6, (A2)", 2},
	{cpu_divu, "DIVU D6, (A3)", 2},
	{cpu_divu, "DIVU D6, (A4)", 2},
	{cpu_divu, "DIVU D6, (A5)", 2},
	{cpu_divu, "DIVU D6, (A6)", 2},
	{cpu_divu, "DIVU D6, (A7)", 2},
	{cpu_divu, "DIVU D6, (A0)+", 2},
	{cpu_divu, "DIVU D6, (A1)+", 2},
	{cpu_divu, "DIVU D6, (A2)+", 2},
	{cpu_divu, "DIVU D6, (A3)+", 2},
	{cpu_divu, "DIVU D6, (A4)+", 2},
	{cpu_divu, "DIVU D6, (A5)+", 2},
	{cpu_divu, "DIVU D6, (A6)+", 2},
	{cpu_divu, "DIVU D6, (A7)+", 2},
	{cpu_divu, "DIVU D6, -(A0)", 2},
	{cpu_divu, "DIVU D6, -(A1)", 2},
	{cpu_divu, "DIVU D6, -(A2)", 2},
	{cpu_divu, "DIVU D6, -(A3)", 2},
	{cpu_divu, "DIVU D6, -(A4)", 2},
	{cpu_divu, "DIVU D6, -(A5)", 2},
	{cpu_divu, "DIVU D6, -(A6)", 2},
	{cpu_divu, "DIVU D6, -(A7)", 2},
	{cpu_divu, "DIVU D6, (d16, A0)", 4},
	{cpu_divu, "DIVU D6, (d16, A1)", 4},
	{cpu_divu, "DIVU D6, (d16, A2)", 4},
	{cpu_divu, "DIVU D6, (d16, A3)", 4},
	{cpu_divu, "DIVU D6, (d16, A4)", 4},
	{cpu_divu, "DIVU D6, (d16, A5)", 4},
	{cpu_divu, "DIVU D6, (d16, A6)", 4},
	{cpu_divu, "DIVU D6, (d16, A7)", 4},
	{cpu_divu, "DIVU D6, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D6, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D6, (xxx).W", 4},
	{cpu_divu, "DIVU D6, (xxx).L", 6},
	{cpu_divu, "DIVU D6, (d16, PC)", 4},
	{cpu_divu, "DIVU D6, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D6", 0},
	{cpu_sbcd, "SBCD D1, D6", 0},
	{cpu_sbcd, "SBCD D2, D6", 0},
	{cpu_sbcd, "SBCD D3, D6", 0},
	{cpu_sbcd, "SBCD D4, D6", 0},
	{cpu_sbcd, "SBCD D5, D6", 0},
	{cpu_sbcd, "SBCD D6, D6", 0},
	{cpu_sbcd, "SBCD D7, D6", 0},
	{cpu_sbcd, "SBCD -(A0), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A6)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A6)", 0},
	{cpu_or, "OR.b (A0), D6", 2},
	{cpu_or, "OR.b (A1), D6", 2},
	{cpu_or, "OR.b (A2), D6", 2},
	{cpu_or, "OR.b (A3), D6", 2},
	{cpu_or, "OR.b (A4), D6", 2},
	{cpu_or, "OR.b (A5), D6", 2},
	{cpu_or, "OR.b (A6), D6", 2},
	{cpu_or, "OR.b (A7), D6", 2},
	{cpu_or, "OR.b (A0)+, D6", 2},
	{cpu_or, "OR.b (A1)+, D6", 2},
	{cpu_or, "OR.b (A2)+, D6", 2},
	{cpu_or, "OR.b (A3)+, D6", 2},
	{cpu_or, "OR.b (A4)+, D6", 2},
	{cpu_or, "OR.b (A5)+, D6", 2},
	{cpu_or, "OR.b (A6)+, D6", 2},
	{cpu_or, "OR.b (A7)+, D6", 2},
	{cpu_or, "OR.b -(A0), D6", 2},
	{cpu_or, "OR.b -(A1), D6", 2},
	{cpu_or, "OR.b -(A2), D6", 2},
	{cpu_or, "OR.b -(A3), D6", 2},
	{cpu_or, "OR.b -(A4), D6", 2},
	{cpu_or, "OR.b -(A5), D6", 2},
	{cpu_or, "OR.b -(A6), D6", 2},
	{cpu_or, "OR.b -(A7), D6", 2},
	{cpu_or, "OR.b (d16, A0), D6", 4},
	{cpu_or, "OR.b (d16, A1), D6", 4},
	{cpu_or, "OR.b (d16, A2), D6", 4},
	{cpu_or, "OR.b (d16, A3), D6", 4},
	{cpu_or, "OR.b (d16, A4), D6", 4},
	{cpu_or, "OR.b (d16, A5), D6", 4},
	{cpu_or, "OR.b (d16, A6), D6", 4},
	{cpu_or, "OR.b (d16, A7), D6", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D6", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D6", 4},
	{cpu_or, "OR.b (xxx).W, D6", 4},
	{cpu_or, "OR.b (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D6", 2},
	{cpu_or, "OR.w (A1), D6", 2},
	{cpu_or, "OR.w (A2), D6", 2},
	{cpu_or, "OR.w (A3), D6", 2},
	{cpu_or, "OR.w (A4), D6", 2},
	{cpu_or, "OR.w (A5), D6", 2},
	{cpu_or, "OR.w (A6), D6", 2},
	{cpu_or, "OR.w (A7), D6", 2},
	{cpu_or, "OR.w (A0)+, D6", 2},
	{cpu_or, "OR.w (A1)+, D6", 2},
	{cpu_or, "OR.w (A2)+, D6", 2},
	{cpu_or, "OR.w (A3)+, D6", 2},
	{cpu_or, "OR.w (A4)+, D6", 2},
	{cpu_or, "OR.w (A5)+, D6", 2},
	{cpu_or, "OR.w (A6)+, D6", 2},
	{cpu_or, "OR.w (A7)+, D6", 2},
	{cpu_or, "OR.w -(A0), D6", 2},
	{cpu_or, "OR.w -(A1), D6", 2},
	{cpu_or, "OR.w -(A2), D6", 2},
	{cpu_or, "OR.w -(A3), D6", 2},
	{cpu_or, "OR.w -(A4), D6", 2},
	{cpu_or, "OR.w -(A5), D6", 2},
	{cpu_or, "OR.w -(A6), D6", 2},
	{cpu_or, "OR.w -(A7), D6", 2},
	{cpu_or, "OR.w (d16, A0), D6", 4},
	{cpu_or, "OR.w (d16, A1), D6", 4},
	{cpu_or, "OR.w (d16, A2), D6", 4},
	{cpu_or, "OR.w (d16, A3), D6", 4},
	{cpu_or, "OR.w (d16, A4), D6", 4},
	{cpu_or, "OR.w (d16, A5), D6", 4},
	{cpu_or, "OR.w (d16, A6), D6", 4},
	{cpu_or, "OR.w (d16, A7), D6", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D6", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D6", 4},
	{cpu_or, "OR.w (xxx).W, D6", 4},
	{cpu_or, "OR.w (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D6", 2},
	{cpu_or, "OR.l (A1), D6", 2},
	{cpu_or, "OR.l (A2), D6", 2},
	{cpu_or, "OR.l (A3), D6", 2},
	{cpu_or, "OR.l (A4), D6", 2},
	{cpu_or, "OR.l (A5), D6", 2},
	{cpu_or, "OR.l (A6), D6", 2},
	{cpu_or, "OR.l (A7), D6", 2},
	{cpu_or, "OR.l (A0)+, D6", 2},
	{cpu_or, "OR.l (A1)+, D6", 2},
	{cpu_or, "OR.l (A2)+, D6", 2},
	{cpu_or, "OR.l (A3)+, D6", 2},
	{cpu_or, "OR.l (A4)+, D6", 2},
	{cpu_or, "OR.l (A5)+, D6", 2},
	{cpu_or, "OR.l (A6)+, D6", 2},
	{cpu_or, "OR.l (A7)+, D6", 2},
	{cpu_or, "OR.l -(A0), D6", 2},
	{cpu_or, "OR.l -(A1), D6", 2},
	{cpu_or, "OR.l -(A2), D6", 2},
	{cpu_or, "OR.l -(A3), D6", 2},
	{cpu_or, "OR.l -(A4), D6", 2},
	{cpu_or, "OR.l -(A5), D6", 2},
	{cpu_or, "OR.l -(A6), D6", 2},
	{cpu_or, "OR.l -(A7), D6", 2},
	{cpu_or, "OR.l (d16, A0), D6", 4},
	{cpu_or, "OR.l (d16, A1), D6", 4},
	{cpu_or, "OR.l (d16, A2), D6", 4},
	{cpu_or, "OR.l (d16, A3), D6", 4},
	{cpu_or, "OR.l (d16, A4), D6", 4},
	{cpu_or, "OR.l (d16, A5), D6", 4},
	{cpu_or, "OR.l (d16, A6), D6", 4},
	{cpu_or, "OR.l (d16, A7), D6", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D6", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D6", 4},
	{cpu_or, "OR.l (xxx).W, D6", 4},
	{cpu_or, "OR.l (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D6, D0", 2},
	{cpu_divs, "DIVS D6, D1", 2},
	{cpu_divs, "DIVS D6, D2", 2},
	{cpu_divs, "DIVS D6, D3", 2},
	{cpu_divs, "DIVS D6, D4", 2},
	{cpu_divs, "DIVS D6, D5", 2},
	{cpu_divs, "DIVS D6, D6", 2},
	{cpu_divs, "DIVS D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D6, (A0)", 2},
	{cpu_divs, "DIVS D6, (A1)", 2},
	{cpu_divs, "DIVS D6, (A2)", 2},
	{cpu_divs, "DIVS D6, (A3)", 2},
	{cpu_divs, "DIVS D6, (A4)", 2},
	{cpu_divs, "DIVS D6, (A5)", 2},
	{cpu_divs, "DIVS D6, (A6)", 2},
	{cpu_divs, "DIVS D6, (A7)", 2},
	{cpu_divs, "DIVS D6, (A0)+", 2},
	{cpu_divs, "DIVS D6, (A1)+", 2},
	{cpu_divs, "DIVS D6, (A2)+", 2},
	{cpu_divs, "DIVS D6, (A3)+", 2},
	{cpu_divs, "DIVS D6, (A4)+", 2},
	{cpu_divs, "DIVS D6, (A5)+", 2},
	{cpu_divs, "DIVS D6, (A6)+", 2},
	{cpu_divs, "DIVS D6, (A7)+", 2},
	{cpu_divs, "DIVS D6, -(A0)", 2},
	{cpu_divs, "DIVS D6, -(A1)", 2},
	{cpu_divs, "DIVS D6, -(A2)", 2},
	{cpu_divs, "DIVS D6, -(A3)", 2},
	{cpu_divs, "DIVS D6, -(A4)", 2},
	{cpu_divs, "DIVS D6, -(A5)", 2},
	{cpu_divs, "DIVS D6, -(A6)", 2},
	{cpu_divs, "DIVS D6, -(A7)", 2},
	{cpu_divs, "DIVS D6, (d16, A0)", 4},
	{cpu_divs, "DIVS D6, (d16, A1)", 4},
	{cpu_divs, "DIVS D6, (d16, A2)", 4},
	{cpu_divs, "DIVS D6, (d16, A3)", 4},
	{cpu_divs, "DIVS D6, (d16, A4)", 4},
	{cpu_divs, "DIVS D6, (d16, A5)", 4},
	{cpu_divs, "DIVS D6, (d16, A6)", 4},
	{cpu_divs, "DIVS D6, (d16, A7)", 4},
	{cpu_divs, "DIVS D6, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D6, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D6, (xxx).W", 4},
	{cpu_divs, "DIVS D6, (xxx).L", 6},
	{cpu_divs, "DIVS D6, (d16, PC)", 4},
	{cpu_divs, "DIVS D6, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D7, D0", 2},
	{cpu_or, "OR.b D7, D1", 2},
	{cpu_or, "OR.b D7, D2", 2},
	{cpu_or, "OR.b D7, D3", 2},
	{cpu_or, "OR.b D7, D4", 2},
	{cpu_or, "OR.b D7, D5", 2},
	{cpu_or, "OR.b D7, D6", 2},
	{cpu_or, "OR.b D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.b D7, (A0)", 2},
	{cpu_or, "OR.b D7, (A1)", 2},
	{cpu_or, "OR.b D7, (A2)", 2},
	{cpu_or, "OR.b D7, (A3)", 2},
	{cpu_or, "OR.b D7, (A4)", 2},
	{cpu_or, "OR.b D7, (A5)", 2},
	{cpu_or, "OR.b D7, (A6)", 2},
	{cpu_or, "OR.b D7, (A7)", 2},
	{cpu_or, "OR.b D7, (A0)+", 2},
	{cpu_or, "OR.b D7, (A1)+", 2},
	{cpu_or, "OR.b D7, (A2)+", 2},
	{cpu_or, "OR.b D7, (A3)+", 2},
	{cpu_or, "OR.b D7, (A4)+", 2},
	{cpu_or, "OR.b D7, (A5)+", 2},
	{cpu_or, "OR.b D7, (A6)+", 2},
	{cpu_or, "OR.b D7, (A7)+", 2},
	{cpu_or, "OR.b D7, -(A0)", 2},
	{cpu_or, "OR.b D7, -(A1)", 2},
	{cpu_or, "OR.b D7, -(A2)", 2},
	{cpu_or, "OR.b D7, -(A3)", 2},
	{cpu_or, "OR.b D7, -(A4)", 2},
	{cpu_or, "OR.b D7, -(A5)", 2},
	{cpu_or, "OR.b D7, -(A6)", 2},
	{cpu_or, "OR.b D7, -(A7)", 2},
	{cpu_or, "OR.b D7, (d16, A0)", 4},
	{cpu_or, "OR.b D7, (d16, A1)", 4},
	{cpu_or, "OR.b D7, (d16, A2)", 4},
	{cpu_or, "OR.b D7, (d16, A3)", 4},
	{cpu_or, "OR.b D7, (d16, A4)", 4},
	{cpu_or, "OR.b D7, (d16, A5)", 4},
	{cpu_or, "OR.b D7, (d16, A6)", 4},
	{cpu_or, "OR.b D7, (d16, A7)", 4},
	{cpu_or, "OR.b D7, (d8, A0, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A1, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A2, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A3, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A4, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A5, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A6, Xn)", 4},
	{cpu_or, "OR.b D7, (d8, A7, Xn)", 4},
	{cpu_or, "OR.b D7, (xxx).W", 4},
	{cpu_or, "OR.b D7, (xxx).L", 6},
	{cpu_or, "OR.b D7, (d16, PC)", 4},
	{cpu_or, "OR.b D7, (d16, PC, Xn)", 4},
	{cpu_or, "OR.b D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D7, D0", 2},
	{cpu_or, "OR.w D7, D1", 2},
	{cpu_or, "OR.w D7, D2", 2},
	{cpu_or, "OR.w D7, D3", 2},
	{cpu_or, "OR.w D7, D4", 2},
	{cpu_or, "OR.w D7, D5", 2},
	{cpu_or, "OR.w D7, D6", 2},
	{cpu_or, "OR.w D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w D7, (A0)", 2},
	{cpu_or, "OR.w D7, (A1)", 2},
	{cpu_or, "OR.w D7, (A2)", 2},
	{cpu_or, "OR.w D7, (A3)", 2},
	{cpu_or, "OR.w D7, (A4)", 2},
	{cpu_or, "OR.w D7, (A5)", 2},
	{cpu_or, "OR.w D7, (A6)", 2},
	{cpu_or, "OR.w D7, (A7)", 2},
	{cpu_or, "OR.w D7, (A0)+", 2},
	{cpu_or, "OR.w D7, (A1)+", 2},
	{cpu_or, "OR.w D7, (A2)+", 2},
	{cpu_or, "OR.w D7, (A3)+", 2},
	{cpu_or, "OR.w D7, (A4)+", 2},
	{cpu_or, "OR.w D7, (A5)+", 2},
	{cpu_or, "OR.w D7, (A6)+", 2},
	{cpu_or, "OR.w D7, (A7)+", 2},
	{cpu_or, "OR.w D7, -(A0)", 2},
	{cpu_or, "OR.w D7, -(A1)", 2},
	{cpu_or, "OR.w D7, -(A2)", 2},
	{cpu_or, "OR.w D7, -(A3)", 2},
	{cpu_or, "OR.w D7, -(A4)", 2},
	{cpu_or, "OR.w D7, -(A5)", 2},
	{cpu_or, "OR.w D7, -(A6)", 2},
	{cpu_or, "OR.w D7, -(A7)", 2},
	{cpu_or, "OR.w D7, (d16, A0)", 4},
	{cpu_or, "OR.w D7, (d16, A1)", 4},
	{cpu_or, "OR.w D7, (d16, A2)", 4},
	{cpu_or, "OR.w D7, (d16, A3)", 4},
	{cpu_or, "OR.w D7, (d16, A4)", 4},
	{cpu_or, "OR.w D7, (d16, A5)", 4},
	{cpu_or, "OR.w D7, (d16, A6)", 4},
	{cpu_or, "OR.w D7, (d16, A7)", 4},
	{cpu_or, "OR.w D7, (d8, A0, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A1, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A2, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A3, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A4, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A5, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A6, Xn)", 4},
	{cpu_or, "OR.w D7, (d8, A7, Xn)", 4},
	{cpu_or, "OR.w D7, (xxx).W", 4},
	{cpu_or, "OR.w D7, (xxx).L", 6},
	{cpu_or, "OR.w D7, (d16, PC)", 4},
	{cpu_or, "OR.w D7, (d16, PC, Xn)", 4},
	{cpu_or, "OR.w D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D7, D0", 2},
	{cpu_or, "OR.l D7, D1", 2},
	{cpu_or, "OR.l D7, D2", 2},
	{cpu_or, "OR.l D7, D3", 2},
	{cpu_or, "OR.l D7, D4", 2},
	{cpu_or, "OR.l D7, D5", 2},
	{cpu_or, "OR.l D7, D6", 2},
	{cpu_or, "OR.l D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l D7, (A0)", 2},
	{cpu_or, "OR.l D7, (A1)", 2},
	{cpu_or, "OR.l D7, (A2)", 2},
	{cpu_or, "OR.l D7, (A3)", 2},
	{cpu_or, "OR.l D7, (A4)", 2},
	{cpu_or, "OR.l D7, (A5)", 2},
	{cpu_or, "OR.l D7, (A6)", 2},
	{cpu_or, "OR.l D7, (A7)", 2},
	{cpu_or, "OR.l D7, (A0)+", 2},
	{cpu_or, "OR.l D7, (A1)+", 2},
	{cpu_or, "OR.l D7, (A2)+", 2},
	{cpu_or, "OR.l D7, (A3)+", 2},
	{cpu_or, "OR.l D7, (A4)+", 2},
	{cpu_or, "OR.l D7, (A5)+", 2},
	{cpu_or, "OR.l D7, (A6)+", 2},
	{cpu_or, "OR.l D7, (A7)+", 2},
	{cpu_or, "OR.l D7, -(A0)", 2},
	{cpu_or, "OR.l D7, -(A1)", 2},
	{cpu_or, "OR.l D7, -(A2)", 2},
	{cpu_or, "OR.l D7, -(A3)", 2},
	{cpu_or, "OR.l D7, -(A4)", 2},
	{cpu_or, "OR.l D7, -(A5)", 2},
	{cpu_or, "OR.l D7, -(A6)", 2},
	{cpu_or, "OR.l D7, -(A7)", 2},
	{cpu_or, "OR.l D7, (d16, A0)", 4},
	{cpu_or, "OR.l D7, (d16, A1)", 4},
	{cpu_or, "OR.l D7, (d16, A2)", 4},
	{cpu_or, "OR.l D7, (d16, A3)", 4},
	{cpu_or, "OR.l D7, (d16, A4)", 4},
	{cpu_or, "OR.l D7, (d16, A5)", 4},
	{cpu_or, "OR.l D7, (d16, A6)", 4},
	{cpu_or, "OR.l D7, (d16, A7)", 4},
	{cpu_or, "OR.l D7, (d8, A0, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A1, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A2, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A3, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A4, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A5, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A6, Xn)", 4},
	{cpu_or, "OR.l D7, (d8, A7, Xn)", 4},
	{cpu_or, "OR.l D7, (xxx).W", 4},
	{cpu_or, "OR.l D7, (xxx).L", 6},
	{cpu_or, "OR.l D7, (d16, PC)", 4},
	{cpu_or, "OR.l D7, (d16, PC, Xn)", 4},
	{cpu_or, "OR.l D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D7, D0", 2},
	{cpu_divu, "DIVU D7, D1", 2},
	{cpu_divu, "DIVU D7, D2", 2},
	{cpu_divu, "DIVU D7, D3", 2},
	{cpu_divu, "DIVU D7, D4", 2},
	{cpu_divu, "DIVU D7, D5", 2},
	{cpu_divu, "DIVU D7, D6", 2},
	{cpu_divu, "DIVU D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divu, "DIVU D7, (A0)", 2},
	{cpu_divu, "DIVU D7, (A1)", 2},
	{cpu_divu, "DIVU D7, (A2)", 2},
	{cpu_divu, "DIVU D7, (A3)", 2},
	{cpu_divu, "DIVU D7, (A4)", 2},
	{cpu_divu, "DIVU D7, (A5)", 2},
	{cpu_divu, "DIVU D7, (A6)", 2},
	{cpu_divu, "DIVU D7, (A7)", 2},
	{cpu_divu, "DIVU D7, (A0)+", 2},
	{cpu_divu, "DIVU D7, (A1)+", 2},
	{cpu_divu, "DIVU D7, (A2)+", 2},
	{cpu_divu, "DIVU D7, (A3)+", 2},
	{cpu_divu, "DIVU D7, (A4)+", 2},
	{cpu_divu, "DIVU D7, (A5)+", 2},
	{cpu_divu, "DIVU D7, (A6)+", 2},
	{cpu_divu, "DIVU D7, (A7)+", 2},
	{cpu_divu, "DIVU D7, -(A0)", 2},
	{cpu_divu, "DIVU D7, -(A1)", 2},
	{cpu_divu, "DIVU D7, -(A2)", 2},
	{cpu_divu, "DIVU D7, -(A3)", 2},
	{cpu_divu, "DIVU D7, -(A4)", 2},
	{cpu_divu, "DIVU D7, -(A5)", 2},
	{cpu_divu, "DIVU D7, -(A6)", 2},
	{cpu_divu, "DIVU D7, -(A7)", 2},
	{cpu_divu, "DIVU D7, (d16, A0)", 4},
	{cpu_divu, "DIVU D7, (d16, A1)", 4},
	{cpu_divu, "DIVU D7, (d16, A2)", 4},
	{cpu_divu, "DIVU D7, (d16, A3)", 4},
	{cpu_divu, "DIVU D7, (d16, A4)", 4},
	{cpu_divu, "DIVU D7, (d16, A5)", 4},
	{cpu_divu, "DIVU D7, (d16, A6)", 4},
	{cpu_divu, "DIVU D7, (d16, A7)", 4},
	{cpu_divu, "DIVU D7, (d8, A0, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A1, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A2, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A3, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A4, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A5, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A6, Xn)", 4},
	{cpu_divu, "DIVU D7, (d8, A7, Xn)", 4},
	{cpu_divu, "DIVU D7, (xxx).W", 4},
	{cpu_divu, "DIVU D7, (xxx).L", 6},
	{cpu_divu, "DIVU D7, (d16, PC)", 4},
	{cpu_divu, "DIVU D7, (d16, PC, Xn)", 4},
	{cpu_divu, "DIVU D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sbcd, "SBCD D0, D7", 0},
	{cpu_sbcd, "SBCD D1, D7", 0},
	{cpu_sbcd, "SBCD D2, D7", 0},
	{cpu_sbcd, "SBCD D3, D7", 0},
	{cpu_sbcd, "SBCD D4, D7", 0},
	{cpu_sbcd, "SBCD D5, D7", 0},
	{cpu_sbcd, "SBCD D6, D7", 0},
	{cpu_sbcd, "SBCD D7, D7", 0},
	{cpu_sbcd, "SBCD -(A0), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A1), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A2), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A3), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A4), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A5), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A6), -(A7)", 0},
	{cpu_sbcd, "SBCD -(A7), -(A7)", 0},
	{cpu_or, "OR.b (A0), D7", 2},
	{cpu_or, "OR.b (A1), D7", 2},
	{cpu_or, "OR.b (A2), D7", 2},
	{cpu_or, "OR.b (A3), D7", 2},
	{cpu_or, "OR.b (A4), D7", 2},
	{cpu_or, "OR.b (A5), D7", 2},
	{cpu_or, "OR.b (A6), D7", 2},
	{cpu_or, "OR.b (A7), D7", 2},
	{cpu_or, "OR.b (A0)+, D7", 2},
	{cpu_or, "OR.b (A1)+, D7", 2},
	{cpu_or, "OR.b (A2)+, D7", 2},
	{cpu_or, "OR.b (A3)+, D7", 2},
	{cpu_or, "OR.b (A4)+, D7", 2},
	{cpu_or, "OR.b (A5)+, D7", 2},
	{cpu_or, "OR.b (A6)+, D7", 2},
	{cpu_or, "OR.b (A7)+, D7", 2},
	{cpu_or, "OR.b -(A0), D7", 2},
	{cpu_or, "OR.b -(A1), D7", 2},
	{cpu_or, "OR.b -(A2), D7", 2},
	{cpu_or, "OR.b -(A3), D7", 2},
	{cpu_or, "OR.b -(A4), D7", 2},
	{cpu_or, "OR.b -(A5), D7", 2},
	{cpu_or, "OR.b -(A6), D7", 2},
	{cpu_or, "OR.b -(A7), D7", 2},
	{cpu_or, "OR.b (d16, A0), D7", 4},
	{cpu_or, "OR.b (d16, A1), D7", 4},
	{cpu_or, "OR.b (d16, A2), D7", 4},
	{cpu_or, "OR.b (d16, A3), D7", 4},
	{cpu_or, "OR.b (d16, A4), D7", 4},
	{cpu_or, "OR.b (d16, A5), D7", 4},
	{cpu_or, "OR.b (d16, A6), D7", 4},
	{cpu_or, "OR.b (d16, A7), D7", 4},
	{cpu_or, "OR.b (d8, A0, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A1, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A2, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A3, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A4, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A5, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A6, Xn), D7", 4},
	{cpu_or, "OR.b (d8, A7, Xn), D7", 4},
	{cpu_or, "OR.b (xxx).W, D7", 4},
	{cpu_or, "OR.b (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.w (A0), D7", 2},
	{cpu_or, "OR.w (A1), D7", 2},
	{cpu_or, "OR.w (A2), D7", 2},
	{cpu_or, "OR.w (A3), D7", 2},
	{cpu_or, "OR.w (A4), D7", 2},
	{cpu_or, "OR.w (A5), D7", 2},
	{cpu_or, "OR.w (A6), D7", 2},
	{cpu_or, "OR.w (A7), D7", 2},
	{cpu_or, "OR.w (A0)+, D7", 2},
	{cpu_or, "OR.w (A1)+, D7", 2},
	{cpu_or, "OR.w (A2)+, D7", 2},
	{cpu_or, "OR.w (A3)+, D7", 2},
	{cpu_or, "OR.w (A4)+, D7", 2},
	{cpu_or, "OR.w (A5)+, D7", 2},
	{cpu_or, "OR.w (A6)+, D7", 2},
	{cpu_or, "OR.w (A7)+, D7", 2},
	{cpu_or, "OR.w -(A0), D7", 2},
	{cpu_or, "OR.w -(A1), D7", 2},
	{cpu_or, "OR.w -(A2), D7", 2},
	{cpu_or, "OR.w -(A3), D7", 2},
	{cpu_or, "OR.w -(A4), D7", 2},
	{cpu_or, "OR.w -(A5), D7", 2},
	{cpu_or, "OR.w -(A6), D7", 2},
	{cpu_or, "OR.w -(A7), D7", 2},
	{cpu_or, "OR.w (d16, A0), D7", 4},
	{cpu_or, "OR.w (d16, A1), D7", 4},
	{cpu_or, "OR.w (d16, A2), D7", 4},
	{cpu_or, "OR.w (d16, A3), D7", 4},
	{cpu_or, "OR.w (d16, A4), D7", 4},
	{cpu_or, "OR.w (d16, A5), D7", 4},
	{cpu_or, "OR.w (d16, A6), D7", 4},
	{cpu_or, "OR.w (d16, A7), D7", 4},
	{cpu_or, "OR.w (d8, A0, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A1, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A2, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A3, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A4, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A5, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A6, Xn), D7", 4},
	{cpu_or, "OR.w (d8, A7, Xn), D7", 4},
	{cpu_or, "OR.w (xxx).W, D7", 4},
	{cpu_or, "OR.w (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_or, "OR.l (A0), D7", 2},
	{cpu_or, "OR.l (A1), D7", 2},
	{cpu_or, "OR.l (A2), D7", 2},
	{cpu_or, "OR.l (A3), D7", 2},
	{cpu_or, "OR.l (A4), D7", 2},
	{cpu_or, "OR.l (A5), D7", 2},
	{cpu_or, "OR.l (A6), D7", 2},
	{cpu_or, "OR.l (A7), D7", 2},
	{cpu_or, "OR.l (A0)+, D7", 2},
	{cpu_or, "OR.l (A1)+, D7", 2},
	{cpu_or, "OR.l (A2)+, D7", 2},
	{cpu_or, "OR.l (A3)+, D7", 2},
	{cpu_or, "OR.l (A4)+, D7", 2},
	{cpu_or, "OR.l (A5)+, D7", 2},
	{cpu_or, "OR.l (A6)+, D7", 2},
	{cpu_or, "OR.l (A7)+, D7", 2},
	{cpu_or, "OR.l -(A0), D7", 2},
	{cpu_or, "OR.l -(A1), D7", 2},
	{cpu_or, "OR.l -(A2), D7", 2},
	{cpu_or, "OR.l -(A3), D7", 2},
	{cpu_or, "OR.l -(A4), D7", 2},
	{cpu_or, "OR.l -(A5), D7", 2},
	{cpu_or, "OR.l -(A6), D7", 2},
	{cpu_or, "OR.l -(A7), D7", 2},
	{cpu_or, "OR.l (d16, A0), D7", 4},
	{cpu_or, "OR.l (d16, A1), D7", 4},
	{cpu_or, "OR.l (d16, A2), D7", 4},
	{cpu_or, "OR.l (d16, A3), D7", 4},
	{cpu_or, "OR.l (d16, A4), D7", 4},
	{cpu_or, "OR.l (d16, A5), D7", 4},
	{cpu_or, "OR.l (d16, A6), D7", 4},
	{cpu_or, "OR.l (d16, A7), D7", 4},
	{cpu_or, "OR.l (d8, A0, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A1, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A2, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A3, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A4, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A5, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A6, Xn), D7", 4},
	{cpu_or, "OR.l (d8, A7, Xn), D7", 4},
	{cpu_or, "OR.l (xxx).W, D7", 4},
	{cpu_or, "OR.l (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D7, D0", 2},
	{cpu_divs, "DIVS D7, D1", 2},
	{cpu_divs, "DIVS D7, D2", 2},
	{cpu_divs, "DIVS D7, D3", 2},
	{cpu_divs, "DIVS D7, D4", 2},
	{cpu_divs, "DIVS D7, D5", 2},
	{cpu_divs, "DIVS D7, D6", 2},
	{cpu_divs, "DIVS D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_divs, "DIVS D7, (A0)", 2},
	{cpu_divs, "DIVS D7, (A1)", 2},
	{cpu_divs, "DIVS D7, (A2)", 2},
	{cpu_divs, "DIVS D7, (A3)", 2},
	{cpu_divs, "DIVS D7, (A4)", 2},
	{cpu_divs, "DIVS D7, (A5)", 2},
	{cpu_divs, "DIVS D7, (A6)", 2},
	{cpu_divs, "DIVS D7, (A7)", 2},
	{cpu_divs, "DIVS D7, (A0)+", 2},
	{cpu_divs, "DIVS D7, (A1)+", 2},
	{cpu_divs, "DIVS D7, (A2)+", 2},
	{cpu_divs, "DIVS D7, (A3)+", 2},
	{cpu_divs, "DIVS D7, (A4)+", 2},
	{cpu_divs, "DIVS D7, (A5)+", 2},
	{cpu_divs, "DIVS D7, (A6)+", 2},
	{cpu_divs, "DIVS D7, (A7)+", 2},
	{cpu_divs, "DIVS D7, -(A0)", 2},
	{cpu_divs, "DIVS D7, -(A1)", 2},
	{cpu_divs, "DIVS D7, -(A2)", 2},
	{cpu_divs, "DIVS D7, -(A3)", 2},
	{cpu_divs, "DIVS D7, -(A4)", 2},
	{cpu_divs, "DIVS D7, -(A5)", 2},
	{cpu_divs, "DIVS D7, -(A6)", 2},
	{cpu_divs, "DIVS D7, -(A7)", 2},
	{cpu_divs, "DIVS D7, (d16, A0)", 4},
	{cpu_divs, "DIVS D7, (d16, A1)", 4},
	{cpu_divs, "DIVS D7, (d16, A2)", 4},
	{cpu_divs, "DIVS D7, (d16, A3)", 4},
	{cpu_divs, "DIVS D7, (d16, A4)", 4},
	{cpu_divs, "DIVS D7, (d16, A5)", 4},
	{cpu_divs, "DIVS D7, (d16, A6)", 4},
	{cpu_divs, "DIVS D7, (d16, A7)", 4},
	{cpu_divs, "DIVS D7, (d8, A0, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A1, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A2, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A3, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A4, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A5, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A6, Xn)", 4},
	{cpu_divs, "DIVS D7, (d8, A7, Xn)", 4},
	{cpu_divs, "DIVS D7, (xxx).W", 4},
	{cpu_divs, "DIVS D7, (xxx).L", 6},
	{cpu_divs, "DIVS D7, (d16, PC)", 4},
	{cpu_divs, "DIVS D7, (d16, PC, Xn)", 4},
	{cpu_divs, "DIVS D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D0, D0", 2},
	{cpu_sub, "SUB.b D0, D1", 2},
	{cpu_sub, "SUB.b D0, D2", 2},
	{cpu_sub, "SUB.b D0, D3", 2},
	{cpu_sub, "SUB.b D0, D4", 2},
	{cpu_sub, "SUB.b D0, D5", 2},
	{cpu_sub, "SUB.b D0, D6", 2},
	{cpu_sub, "SUB.b D0, D7", 2},
	{cpu_sub, "SUB.b D0, A0", 2},
	{cpu_sub, "SUB.b D0, A1", 2},
	{cpu_sub, "SUB.b D0, A2", 2},
	{cpu_sub, "SUB.b D0, A3", 2},
	{cpu_sub, "SUB.b D0, A4", 2},
	{cpu_sub, "SUB.b D0, A5", 2},
	{cpu_sub, "SUB.b D0, A6", 2},
	{cpu_sub, "SUB.b D0, A7", 2},
	{cpu_sub, "SUB.b D0, (A0)", 2},
	{cpu_sub, "SUB.b D0, (A1)", 2},
	{cpu_sub, "SUB.b D0, (A2)", 2},
	{cpu_sub, "SUB.b D0, (A3)", 2},
	{cpu_sub, "SUB.b D0, (A4)", 2},
	{cpu_sub, "SUB.b D0, (A5)", 2},
	{cpu_sub, "SUB.b D0, (A6)", 2},
	{cpu_sub, "SUB.b D0, (A7)", 2},
	{cpu_sub, "SUB.b D0, (A0)+", 2},
	{cpu_sub, "SUB.b D0, (A1)+", 2},
	{cpu_sub, "SUB.b D0, (A2)+", 2},
	{cpu_sub, "SUB.b D0, (A3)+", 2},
	{cpu_sub, "SUB.b D0, (A4)+", 2},
	{cpu_sub, "SUB.b D0, (A5)+", 2},
	{cpu_sub, "SUB.b D0, (A6)+", 2},
	{cpu_sub, "SUB.b D0, (A7)+", 2},
	{cpu_sub, "SUB.b D0, -(A0)", 2},
	{cpu_sub, "SUB.b D0, -(A1)", 2},
	{cpu_sub, "SUB.b D0, -(A2)", 2},
	{cpu_sub, "SUB.b D0, -(A3)", 2},
	{cpu_sub, "SUB.b D0, -(A4)", 2},
	{cpu_sub, "SUB.b D0, -(A5)", 2},
	{cpu_sub, "SUB.b D0, -(A6)", 2},
	{cpu_sub, "SUB.b D0, -(A7)", 2},
	{cpu_sub, "SUB.b D0, (d16, A0)", 4},
	{cpu_sub, "SUB.b D0, (d16, A1)", 4},
	{cpu_sub, "SUB.b D0, (d16, A2)", 4},
	{cpu_sub, "SUB.b D0, (d16, A3)", 4},
	{cpu_sub, "SUB.b D0, (d16, A4)", 4},
	{cpu_sub, "SUB.b D0, (d16, A5)", 4},
	{cpu_sub, "SUB.b D0, (d16, A6)", 4},
	{cpu_sub, "SUB.b D0, (d16, A7)", 4},
	{cpu_sub, "SUB.b D0, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D0, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D0, (xxx).W", 4},
	{cpu_sub, "SUB.b D0, (xxx).L", 6},
	{cpu_sub, "SUB.b D0, (d16, PC)", 4},
	{cpu_sub, "SUB.b D0, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D0, D0", 2},
	{cpu_sub, "SUB.w D0, D1", 2},
	{cpu_sub, "SUB.w D0, D2", 2},
	{cpu_sub, "SUB.w D0, D3", 2},
	{cpu_sub, "SUB.w D0, D4", 2},
	{cpu_sub, "SUB.w D0, D5", 2},
	{cpu_sub, "SUB.w D0, D6", 2},
	{cpu_sub, "SUB.w D0, D7", 2},
	{cpu_sub, "SUB.w D0, A0", 2},
	{cpu_sub, "SUB.w D0, A1", 2},
	{cpu_sub, "SUB.w D0, A2", 2},
	{cpu_sub, "SUB.w D0, A3", 2},
	{cpu_sub, "SUB.w D0, A4", 2},
	{cpu_sub, "SUB.w D0, A5", 2},
	{cpu_sub, "SUB.w D0, A6", 2},
	{cpu_sub, "SUB.w D0, A7", 2},
	{cpu_sub, "SUB.w D0, (A0)", 2},
	{cpu_sub, "SUB.w D0, (A1)", 2},
	{cpu_sub, "SUB.w D0, (A2)", 2},
	{cpu_sub, "SUB.w D0, (A3)", 2},
	{cpu_sub, "SUB.w D0, (A4)", 2},
	{cpu_sub, "SUB.w D0, (A5)", 2},
	{cpu_sub, "SUB.w D0, (A6)", 2},
	{cpu_sub, "SUB.w D0, (A7)", 2},
	{cpu_sub, "SUB.w D0, (A0)+", 2},
	{cpu_sub, "SUB.w D0, (A1)+", 2},
	{cpu_sub, "SUB.w D0, (A2)+", 2},
	{cpu_sub, "SUB.w D0, (A3)+", 2},
	{cpu_sub, "SUB.w D0, (A4)+", 2},
	{cpu_sub, "SUB.w D0, (A5)+", 2},
	{cpu_sub, "SUB.w D0, (A6)+", 2},
	{cpu_sub, "SUB.w D0, (A7)+", 2},
	{cpu_sub, "SUB.w D0, -(A0)", 2},
	{cpu_sub, "SUB.w D0, -(A1)", 2},
	{cpu_sub, "SUB.w D0, -(A2)", 2},
	{cpu_sub, "SUB.w D0, -(A3)", 2},
	{cpu_sub, "SUB.w D0, -(A4)", 2},
	{cpu_sub, "SUB.w D0, -(A5)", 2},
	{cpu_sub, "SUB.w D0, -(A6)", 2},
	{cpu_sub, "SUB.w D0, -(A7)", 2},
	{cpu_sub, "SUB.w D0, (d16, A0)", 4},
	{cpu_sub, "SUB.w D0, (d16, A1)", 4},
	{cpu_sub, "SUB.w D0, (d16, A2)", 4},
	{cpu_sub, "SUB.w D0, (d16, A3)", 4},
	{cpu_sub, "SUB.w D0, (d16, A4)", 4},
	{cpu_sub, "SUB.w D0, (d16, A5)", 4},
	{cpu_sub, "SUB.w D0, (d16, A6)", 4},
	{cpu_sub, "SUB.w D0, (d16, A7)", 4},
	{cpu_sub, "SUB.w D0, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D0, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D0, (xxx).W", 4},
	{cpu_sub, "SUB.w D0, (xxx).L", 6},
	{cpu_sub, "SUB.w D0, (d16, PC)", 4},
	{cpu_sub, "SUB.w D0, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D0, D0", 2},
	{cpu_sub, "SUB.l D0, D1", 2},
	{cpu_sub, "SUB.l D0, D2", 2},
	{cpu_sub, "SUB.l D0, D3", 2},
	{cpu_sub, "SUB.l D0, D4", 2},
	{cpu_sub, "SUB.l D0, D5", 2},
	{cpu_sub, "SUB.l D0, D6", 2},
	{cpu_sub, "SUB.l D0, D7", 2},
	{cpu_sub, "SUB.l D0, A0", 2},
	{cpu_sub, "SUB.l D0, A1", 2},
	{cpu_sub, "SUB.l D0, A2", 2},
	{cpu_sub, "SUB.l D0, A3", 2},
	{cpu_sub, "SUB.l D0, A4", 2},
	{cpu_sub, "SUB.l D0, A5", 2},
	{cpu_sub, "SUB.l D0, A6", 2},
	{cpu_sub, "SUB.l D0, A7", 2},
	{cpu_sub, "SUB.l D0, (A0)", 2},
	{cpu_sub, "SUB.l D0, (A1)", 2},
	{cpu_sub, "SUB.l D0, (A2)", 2},
	{cpu_sub, "SUB.l D0, (A3)", 2},
	{cpu_sub, "SUB.l D0, (A4)", 2},
	{cpu_sub, "SUB.l D0, (A5)", 2},
	{cpu_sub, "SUB.l D0, (A6)", 2},
	{cpu_sub, "SUB.l D0, (A7)", 2},
	{cpu_sub, "SUB.l D0, (A0)+", 2},
	{cpu_sub, "SUB.l D0, (A1)+", 2},
	{cpu_sub, "SUB.l D0, (A2)+", 2},
	{cpu_sub, "SUB.l D0, (A3)+", 2},
	{cpu_sub, "SUB.l D0, (A4)+", 2},
	{cpu_sub, "SUB.l D0, (A5)+", 2},
	{cpu_sub, "SUB.l D0, (A6)+", 2},
	{cpu_sub, "SUB.l D0, (A7)+", 2},
	{cpu_sub, "SUB.l D0, -(A0)", 2},
	{cpu_sub, "SUB.l D0, -(A1)", 2},
	{cpu_sub, "SUB.l D0, -(A2)", 2},
	{cpu_sub, "SUB.l D0, -(A3)", 2},
	{cpu_sub, "SUB.l D0, -(A4)", 2},
	{cpu_sub, "SUB.l D0, -(A5)", 2},
	{cpu_sub, "SUB.l D0, -(A6)", 2},
	{cpu_sub, "SUB.l D0, -(A7)", 2},
	{cpu_sub, "SUB.l D0, (d16, A0)", 4},
	{cpu_sub, "SUB.l D0, (d16, A1)", 4},
	{cpu_sub, "SUB.l D0, (d16, A2)", 4},
	{cpu_sub, "SUB.l D0, (d16, A3)", 4},
	{cpu_sub, "SUB.l D0, (d16, A4)", 4},
	{cpu_sub, "SUB.l D0, (d16, A5)", 4},
	{cpu_sub, "SUB.l D0, (d16, A6)", 4},
	{cpu_sub, "SUB.l D0, (d16, A7)", 4},
	{cpu_sub, "SUB.l D0, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D0, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D0, (xxx).W", 4},
	{cpu_sub, "SUB.l D0, (xxx).L", 6},
	{cpu_sub, "SUB.l D0, (d16, PC)", 4},
	{cpu_sub, "SUB.l D0, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A0", 2},
	{cpu_suba, "SUBA.w D1, A0", 2},
	{cpu_suba, "SUBA.w D2, A0", 2},
	{cpu_suba, "SUBA.w D3, A0", 2},
	{cpu_suba, "SUBA.w D4, A0", 2},
	{cpu_suba, "SUBA.w D5, A0", 2},
	{cpu_suba, "SUBA.w D6, A0", 2},
	{cpu_suba, "SUBA.w D7, A0", 2},
	{cpu_suba, "SUBA.w A0, A0", 2},
	{cpu_suba, "SUBA.w A1, A0", 2},
	{cpu_suba, "SUBA.w A2, A0", 2},
	{cpu_suba, "SUBA.w A3, A0", 2},
	{cpu_suba, "SUBA.w A4, A0", 2},
	{cpu_suba, "SUBA.w A5, A0", 2},
	{cpu_suba, "SUBA.w A6, A0", 2},
	{cpu_suba, "SUBA.w A7, A0", 2},
	{cpu_suba, "SUBA.w (A0), A0", 2},
	{cpu_suba, "SUBA.w (A1), A0", 2},
	{cpu_suba, "SUBA.w (A2), A0", 2},
	{cpu_suba, "SUBA.w (A3), A0", 2},
	{cpu_suba, "SUBA.w (A4), A0", 2},
	{cpu_suba, "SUBA.w (A5), A0", 2},
	{cpu_suba, "SUBA.w (A6), A0", 2},
	{cpu_suba, "SUBA.w (A7), A0", 2},
	{cpu_suba, "SUBA.w (A0)+, A0", 2},
	{cpu_suba, "SUBA.w (A1)+, A0", 2},
	{cpu_suba, "SUBA.w (A2)+, A0", 2},
	{cpu_suba, "SUBA.w (A3)+, A0", 2},
	{cpu_suba, "SUBA.w (A4)+, A0", 2},
	{cpu_suba, "SUBA.w (A5)+, A0", 2},
	{cpu_suba, "SUBA.w (A6)+, A0", 2},
	{cpu_suba, "SUBA.w (A7)+, A0", 2},
	{cpu_suba, "SUBA.w -(A0), A0", 2},
	{cpu_suba, "SUBA.w -(A1), A0", 2},
	{cpu_suba, "SUBA.w -(A2), A0", 2},
	{cpu_suba, "SUBA.w -(A3), A0", 2},
	{cpu_suba, "SUBA.w -(A4), A0", 2},
	{cpu_suba, "SUBA.w -(A5), A0", 2},
	{cpu_suba, "SUBA.w -(A6), A0", 2},
	{cpu_suba, "SUBA.w -(A7), A0", 2},
	{cpu_suba, "SUBA.w (d16, A0), A0", 4},
	{cpu_suba, "SUBA.w (d16, A1), A0", 4},
	{cpu_suba, "SUBA.w (d16, A2), A0", 4},
	{cpu_suba, "SUBA.w (d16, A3), A0", 4},
	{cpu_suba, "SUBA.w (d16, A4), A0", 4},
	{cpu_suba, "SUBA.w (d16, A5), A0", 4},
	{cpu_suba, "SUBA.w (d16, A6), A0", 4},
	{cpu_suba, "SUBA.w (d16, A7), A0", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A0", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A0", 4},
	{cpu_suba, "SUBA.w (xxx).W, A0", 4},
	{cpu_suba, "SUBA.w (xxx).L, A0", 6},
	{cpu_suba, "SUBA.w (d16, PC), A0", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A0", 4},
	{cpu_suba, "SUBA.w #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.b D0, D0", 1},
	{cpu_subx, "SUBX.b D1, D0", 1},
	{cpu_subx, "SUBX.b D2, D0", 1},
	{cpu_subx, "SUBX.b D3, D0", 1},
	{cpu_subx, "SUBX.b D0, D0", 1},
	{cpu_subx, "SUBX.b D1, D0", 1},
	{cpu_subx, "SUBX.b D2, D0", 1},
	{cpu_subx, "SUBX.b D3, D0", 1},
	{cpu_sub, "SUB.b (A0), D0", 2},
	{cpu_sub, "SUB.b (A1), D0", 2},
	{cpu_sub, "SUB.b (A2), D0", 2},
	{cpu_sub, "SUB.b (A3), D0", 2},
	{cpu_sub, "SUB.b (A4), D0", 2},
	{cpu_sub, "SUB.b (A5), D0", 2},
	{cpu_sub, "SUB.b (A6), D0", 2},
	{cpu_sub, "SUB.b (A7), D0", 2},
	{cpu_sub, "SUB.b (A0)+, D0", 2},
	{cpu_sub, "SUB.b (A1)+, D0", 2},
	{cpu_sub, "SUB.b (A2)+, D0", 2},
	{cpu_sub, "SUB.b (A3)+, D0", 2},
	{cpu_sub, "SUB.b (A4)+, D0", 2},
	{cpu_sub, "SUB.b (A5)+, D0", 2},
	{cpu_sub, "SUB.b (A6)+, D0", 2},
	{cpu_sub, "SUB.b (A7)+, D0", 2},
	{cpu_sub, "SUB.b -(A0), D0", 2},
	{cpu_sub, "SUB.b -(A1), D0", 2},
	{cpu_sub, "SUB.b -(A2), D0", 2},
	{cpu_sub, "SUB.b -(A3), D0", 2},
	{cpu_sub, "SUB.b -(A4), D0", 2},
	{cpu_sub, "SUB.b -(A5), D0", 2},
	{cpu_sub, "SUB.b -(A6), D0", 2},
	{cpu_sub, "SUB.b -(A7), D0", 2},
	{cpu_sub, "SUB.b (d16, A0), D0", 4},
	{cpu_sub, "SUB.b (d16, A1), D0", 4},
	{cpu_sub, "SUB.b (d16, A2), D0", 4},
	{cpu_sub, "SUB.b (d16, A3), D0", 4},
	{cpu_sub, "SUB.b (d16, A4), D0", 4},
	{cpu_sub, "SUB.b (d16, A5), D0", 4},
	{cpu_sub, "SUB.b (d16, A6), D0", 4},
	{cpu_sub, "SUB.b (d16, A7), D0", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D0", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D0", 4},
	{cpu_sub, "SUB.b (xxx).W, D0", 4},
	{cpu_sub, "SUB.b (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.w D0, D0", 1},
	{cpu_subx, "SUBX.w D1, D0", 1},
	{cpu_subx, "SUBX.w D2, D0", 1},
	{cpu_subx, "SUBX.w D3, D0", 1},
	{cpu_subx, "SUBX.w D0, D0", 1},
	{cpu_subx, "SUBX.w D1, D0", 1},
	{cpu_subx, "SUBX.w D2, D0", 1},
	{cpu_subx, "SUBX.w D3, D0", 1},
	{cpu_sub, "SUB.w (A0), D0", 2},
	{cpu_sub, "SUB.w (A1), D0", 2},
	{cpu_sub, "SUB.w (A2), D0", 2},
	{cpu_sub, "SUB.w (A3), D0", 2},
	{cpu_sub, "SUB.w (A4), D0", 2},
	{cpu_sub, "SUB.w (A5), D0", 2},
	{cpu_sub, "SUB.w (A6), D0", 2},
	{cpu_sub, "SUB.w (A7), D0", 2},
	{cpu_sub, "SUB.w (A0)+, D0", 2},
	{cpu_sub, "SUB.w (A1)+, D0", 2},
	{cpu_sub, "SUB.w (A2)+, D0", 2},
	{cpu_sub, "SUB.w (A3)+, D0", 2},
	{cpu_sub, "SUB.w (A4)+, D0", 2},
	{cpu_sub, "SUB.w (A5)+, D0", 2},
	{cpu_sub, "SUB.w (A6)+, D0", 2},
	{cpu_sub, "SUB.w (A7)+, D0", 2},
	{cpu_sub, "SUB.w -(A0), D0", 2},
	{cpu_sub, "SUB.w -(A1), D0", 2},
	{cpu_sub, "SUB.w -(A2), D0", 2},
	{cpu_sub, "SUB.w -(A3), D0", 2},
	{cpu_sub, "SUB.w -(A4), D0", 2},
	{cpu_sub, "SUB.w -(A5), D0", 2},
	{cpu_sub, "SUB.w -(A6), D0", 2},
	{cpu_sub, "SUB.w -(A7), D0", 2},
	{cpu_sub, "SUB.w (d16, A0), D0", 4},
	{cpu_sub, "SUB.w (d16, A1), D0", 4},
	{cpu_sub, "SUB.w (d16, A2), D0", 4},
	{cpu_sub, "SUB.w (d16, A3), D0", 4},
	{cpu_sub, "SUB.w (d16, A4), D0", 4},
	{cpu_sub, "SUB.w (d16, A5), D0", 4},
	{cpu_sub, "SUB.w (d16, A6), D0", 4},
	{cpu_sub, "SUB.w (d16, A7), D0", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D0", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D0", 4},
	{cpu_sub, "SUB.w (xxx).W, D0", 4},
	{cpu_sub, "SUB.w (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A0)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A0)", 1},
	{cpu_subx, "SUBX.l D0, D0", 1},
	{cpu_subx, "SUBX.l D1, D0", 1},
	{cpu_subx, "SUBX.l D2, D0", 1},
	{cpu_subx, "SUBX.l D3, D0", 1},
	{cpu_subx, "SUBX.l D0, D0", 1},
	{cpu_subx, "SUBX.l D1, D0", 1},
	{cpu_subx, "SUBX.l D2, D0", 1},
	{cpu_subx, "SUBX.l D3, D0", 1},
	{cpu_sub, "SUB.l (A0), D0", 2},
	{cpu_sub, "SUB.l (A1), D0", 2},
	{cpu_sub, "SUB.l (A2), D0", 2},
	{cpu_sub, "SUB.l (A3), D0", 2},
	{cpu_sub, "SUB.l (A4), D0", 2},
	{cpu_sub, "SUB.l (A5), D0", 2},
	{cpu_sub, "SUB.l (A6), D0", 2},
	{cpu_sub, "SUB.l (A7), D0", 2},
	{cpu_sub, "SUB.l (A0)+, D0", 2},
	{cpu_sub, "SUB.l (A1)+, D0", 2},
	{cpu_sub, "SUB.l (A2)+, D0", 2},
	{cpu_sub, "SUB.l (A3)+, D0", 2},
	{cpu_sub, "SUB.l (A4)+, D0", 2},
	{cpu_sub, "SUB.l (A5)+, D0", 2},
	{cpu_sub, "SUB.l (A6)+, D0", 2},
	{cpu_sub, "SUB.l (A7)+, D0", 2},
	{cpu_sub, "SUB.l -(A0), D0", 2},
	{cpu_sub, "SUB.l -(A1), D0", 2},
	{cpu_sub, "SUB.l -(A2), D0", 2},
	{cpu_sub, "SUB.l -(A3), D0", 2},
	{cpu_sub, "SUB.l -(A4), D0", 2},
	{cpu_sub, "SUB.l -(A5), D0", 2},
	{cpu_sub, "SUB.l -(A6), D0", 2},
	{cpu_sub, "SUB.l -(A7), D0", 2},
	{cpu_sub, "SUB.l (d16, A0), D0", 4},
	{cpu_sub, "SUB.l (d16, A1), D0", 4},
	{cpu_sub, "SUB.l (d16, A2), D0", 4},
	{cpu_sub, "SUB.l (d16, A3), D0", 4},
	{cpu_sub, "SUB.l (d16, A4), D0", 4},
	{cpu_sub, "SUB.l (d16, A5), D0", 4},
	{cpu_sub, "SUB.l (d16, A6), D0", 4},
	{cpu_sub, "SUB.l (d16, A7), D0", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D0", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D0", 4},
	{cpu_sub, "SUB.l (xxx).W, D0", 4},
	{cpu_sub, "SUB.l (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A0", 2},
	{cpu_suba, "SUBA.l D1, A0", 2},
	{cpu_suba, "SUBA.l D2, A0", 2},
	{cpu_suba, "SUBA.l D3, A0", 2},
	{cpu_suba, "SUBA.l D4, A0", 2},
	{cpu_suba, "SUBA.l D5, A0", 2},
	{cpu_suba, "SUBA.l D6, A0", 2},
	{cpu_suba, "SUBA.l D7, A0", 2},
	{cpu_suba, "SUBA.l A0, A0", 2},
	{cpu_suba, "SUBA.l A1, A0", 2},
	{cpu_suba, "SUBA.l A2, A0", 2},
	{cpu_suba, "SUBA.l A3, A0", 2},
	{cpu_suba, "SUBA.l A4, A0", 2},
	{cpu_suba, "SUBA.l A5, A0", 2},
	{cpu_suba, "SUBA.l A6, A0", 2},
	{cpu_suba, "SUBA.l A7, A0", 2},
	{cpu_suba, "SUBA.l (A0), A0", 2},
	{cpu_suba, "SUBA.l (A1), A0", 2},
	{cpu_suba, "SUBA.l (A2), A0", 2},
	{cpu_suba, "SUBA.l (A3), A0", 2},
	{cpu_suba, "SUBA.l (A4), A0", 2},
	{cpu_suba, "SUBA.l (A5), A0", 2},
	{cpu_suba, "SUBA.l (A6), A0", 2},
	{cpu_suba, "SUBA.l (A7), A0", 2},
	{cpu_suba, "SUBA.l (A0)+, A0", 2},
	{cpu_suba, "SUBA.l (A1)+, A0", 2},
	{cpu_suba, "SUBA.l (A2)+, A0", 2},
	{cpu_suba, "SUBA.l (A3)+, A0", 2},
	{cpu_suba, "SUBA.l (A4)+, A0", 2},
	{cpu_suba, "SUBA.l (A5)+, A0", 2},
	{cpu_suba, "SUBA.l (A6)+, A0", 2},
	{cpu_suba, "SUBA.l (A7)+, A0", 2},
	{cpu_suba, "SUBA.l -(A0), A0", 2},
	{cpu_suba, "SUBA.l -(A1), A0", 2},
	{cpu_suba, "SUBA.l -(A2), A0", 2},
	{cpu_suba, "SUBA.l -(A3), A0", 2},
	{cpu_suba, "SUBA.l -(A4), A0", 2},
	{cpu_suba, "SUBA.l -(A5), A0", 2},
	{cpu_suba, "SUBA.l -(A6), A0", 2},
	{cpu_suba, "SUBA.l -(A7), A0", 2},
	{cpu_suba, "SUBA.l (d16, A0), A0", 4},
	{cpu_suba, "SUBA.l (d16, A1), A0", 4},
	{cpu_suba, "SUBA.l (d16, A2), A0", 4},
	{cpu_suba, "SUBA.l (d16, A3), A0", 4},
	{cpu_suba, "SUBA.l (d16, A4), A0", 4},
	{cpu_suba, "SUBA.l (d16, A5), A0", 4},
	{cpu_suba, "SUBA.l (d16, A6), A0", 4},
	{cpu_suba, "SUBA.l (d16, A7), A0", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A0", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A0", 4},
	{cpu_suba, "SUBA.l (xxx).W, A0", 4},
	{cpu_suba, "SUBA.l (xxx).L, A0", 6},
	{cpu_suba, "SUBA.l (d16, PC), A0", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A0", 4},
	{cpu_suba, "SUBA.l #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D1, D0", 2},
	{cpu_sub, "SUB.b D1, D1", 2},
	{cpu_sub, "SUB.b D1, D2", 2},
	{cpu_sub, "SUB.b D1, D3", 2},
	{cpu_sub, "SUB.b D1, D4", 2},
	{cpu_sub, "SUB.b D1, D5", 2},
	{cpu_sub, "SUB.b D1, D6", 2},
	{cpu_sub, "SUB.b D1, D7", 2},
	{cpu_sub, "SUB.b D1, A0", 2},
	{cpu_sub, "SUB.b D1, A1", 2},
	{cpu_sub, "SUB.b D1, A2", 2},
	{cpu_sub, "SUB.b D1, A3", 2},
	{cpu_sub, "SUB.b D1, A4", 2},
	{cpu_sub, "SUB.b D1, A5", 2},
	{cpu_sub, "SUB.b D1, A6", 2},
	{cpu_sub, "SUB.b D1, A7", 2},
	{cpu_sub, "SUB.b D1, (A0)", 2},
	{cpu_sub, "SUB.b D1, (A1)", 2},
	{cpu_sub, "SUB.b D1, (A2)", 2},
	{cpu_sub, "SUB.b D1, (A3)", 2},
	{cpu_sub, "SUB.b D1, (A4)", 2},
	{cpu_sub, "SUB.b D1, (A5)", 2},
	{cpu_sub, "SUB.b D1, (A6)", 2},
	{cpu_sub, "SUB.b D1, (A7)", 2},
	{cpu_sub, "SUB.b D1, (A0)+", 2},
	{cpu_sub, "SUB.b D1, (A1)+", 2},
	{cpu_sub, "SUB.b D1, (A2)+", 2},
	{cpu_sub, "SUB.b D1, (A3)+", 2},
	{cpu_sub, "SUB.b D1, (A4)+", 2},
	{cpu_sub, "SUB.b D1, (A5)+", 2},
	{cpu_sub, "SUB.b D1, (A6)+", 2},
	{cpu_sub, "SUB.b D1, (A7)+", 2},
	{cpu_sub, "SUB.b D1, -(A0)", 2},
	{cpu_sub, "SUB.b D1, -(A1)", 2},
	{cpu_sub, "SUB.b D1, -(A2)", 2},
	{cpu_sub, "SUB.b D1, -(A3)", 2},
	{cpu_sub, "SUB.b D1, -(A4)", 2},
	{cpu_sub, "SUB.b D1, -(A5)", 2},
	{cpu_sub, "SUB.b D1, -(A6)", 2},
	{cpu_sub, "SUB.b D1, -(A7)", 2},
	{cpu_sub, "SUB.b D1, (d16, A0)", 4},
	{cpu_sub, "SUB.b D1, (d16, A1)", 4},
	{cpu_sub, "SUB.b D1, (d16, A2)", 4},
	{cpu_sub, "SUB.b D1, (d16, A3)", 4},
	{cpu_sub, "SUB.b D1, (d16, A4)", 4},
	{cpu_sub, "SUB.b D1, (d16, A5)", 4},
	{cpu_sub, "SUB.b D1, (d16, A6)", 4},
	{cpu_sub, "SUB.b D1, (d16, A7)", 4},
	{cpu_sub, "SUB.b D1, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D1, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D1, (xxx).W", 4},
	{cpu_sub, "SUB.b D1, (xxx).L", 6},
	{cpu_sub, "SUB.b D1, (d16, PC)", 4},
	{cpu_sub, "SUB.b D1, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D1, D0", 2},
	{cpu_sub, "SUB.w D1, D1", 2},
	{cpu_sub, "SUB.w D1, D2", 2},
	{cpu_sub, "SUB.w D1, D3", 2},
	{cpu_sub, "SUB.w D1, D4", 2},
	{cpu_sub, "SUB.w D1, D5", 2},
	{cpu_sub, "SUB.w D1, D6", 2},
	{cpu_sub, "SUB.w D1, D7", 2},
	{cpu_sub, "SUB.w D1, A0", 2},
	{cpu_sub, "SUB.w D1, A1", 2},
	{cpu_sub, "SUB.w D1, A2", 2},
	{cpu_sub, "SUB.w D1, A3", 2},
	{cpu_sub, "SUB.w D1, A4", 2},
	{cpu_sub, "SUB.w D1, A5", 2},
	{cpu_sub, "SUB.w D1, A6", 2},
	{cpu_sub, "SUB.w D1, A7", 2},
	{cpu_sub, "SUB.w D1, (A0)", 2},
	{cpu_sub, "SUB.w D1, (A1)", 2},
	{cpu_sub, "SUB.w D1, (A2)", 2},
	{cpu_sub, "SUB.w D1, (A3)", 2},
	{cpu_sub, "SUB.w D1, (A4)", 2},
	{cpu_sub, "SUB.w D1, (A5)", 2},
	{cpu_sub, "SUB.w D1, (A6)", 2},
	{cpu_sub, "SUB.w D1, (A7)", 2},
	{cpu_sub, "SUB.w D1, (A0)+", 2},
	{cpu_sub, "SUB.w D1, (A1)+", 2},
	{cpu_sub, "SUB.w D1, (A2)+", 2},
	{cpu_sub, "SUB.w D1, (A3)+", 2},
	{cpu_sub, "SUB.w D1, (A4)+", 2},
	{cpu_sub, "SUB.w D1, (A5)+", 2},
	{cpu_sub, "SUB.w D1, (A6)+", 2},
	{cpu_sub, "SUB.w D1, (A7)+", 2},
	{cpu_sub, "SUB.w D1, -(A0)", 2},
	{cpu_sub, "SUB.w D1, -(A1)", 2},
	{cpu_sub, "SUB.w D1, -(A2)", 2},
	{cpu_sub, "SUB.w D1, -(A3)", 2},
	{cpu_sub, "SUB.w D1, -(A4)", 2},
	{cpu_sub, "SUB.w D1, -(A5)", 2},
	{cpu_sub, "SUB.w D1, -(A6)", 2},
	{cpu_sub, "SUB.w D1, -(A7)", 2},
	{cpu_sub, "SUB.w D1, (d16, A0)", 4},
	{cpu_sub, "SUB.w D1, (d16, A1)", 4},
	{cpu_sub, "SUB.w D1, (d16, A2)", 4},
	{cpu_sub, "SUB.w D1, (d16, A3)", 4},
	{cpu_sub, "SUB.w D1, (d16, A4)", 4},
	{cpu_sub, "SUB.w D1, (d16, A5)", 4},
	{cpu_sub, "SUB.w D1, (d16, A6)", 4},
	{cpu_sub, "SUB.w D1, (d16, A7)", 4},
	{cpu_sub, "SUB.w D1, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D1, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D1, (xxx).W", 4},
	{cpu_sub, "SUB.w D1, (xxx).L", 6},
	{cpu_sub, "SUB.w D1, (d16, PC)", 4},
	{cpu_sub, "SUB.w D1, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D1, D0", 2},
	{cpu_sub, "SUB.l D1, D1", 2},
	{cpu_sub, "SUB.l D1, D2", 2},
	{cpu_sub, "SUB.l D1, D3", 2},
	{cpu_sub, "SUB.l D1, D4", 2},
	{cpu_sub, "SUB.l D1, D5", 2},
	{cpu_sub, "SUB.l D1, D6", 2},
	{cpu_sub, "SUB.l D1, D7", 2},
	{cpu_sub, "SUB.l D1, A0", 2},
	{cpu_sub, "SUB.l D1, A1", 2},
	{cpu_sub, "SUB.l D1, A2", 2},
	{cpu_sub, "SUB.l D1, A3", 2},
	{cpu_sub, "SUB.l D1, A4", 2},
	{cpu_sub, "SUB.l D1, A5", 2},
	{cpu_sub, "SUB.l D1, A6", 2},
	{cpu_sub, "SUB.l D1, A7", 2},
	{cpu_sub, "SUB.l D1, (A0)", 2},
	{cpu_sub, "SUB.l D1, (A1)", 2},
	{cpu_sub, "SUB.l D1, (A2)", 2},
	{cpu_sub, "SUB.l D1, (A3)", 2},
	{cpu_sub, "SUB.l D1, (A4)", 2},
	{cpu_sub, "SUB.l D1, (A5)", 2},
	{cpu_sub, "SUB.l D1, (A6)", 2},
	{cpu_sub, "SUB.l D1, (A7)", 2},
	{cpu_sub, "SUB.l D1, (A0)+", 2},
	{cpu_sub, "SUB.l D1, (A1)+", 2},
	{cpu_sub, "SUB.l D1, (A2)+", 2},
	{cpu_sub, "SUB.l D1, (A3)+", 2},
	{cpu_sub, "SUB.l D1, (A4)+", 2},
	{cpu_sub, "SUB.l D1, (A5)+", 2},
	{cpu_sub, "SUB.l D1, (A6)+", 2},
	{cpu_sub, "SUB.l D1, (A7)+", 2},
	{cpu_sub, "SUB.l D1, -(A0)", 2},
	{cpu_sub, "SUB.l D1, -(A1)", 2},
	{cpu_sub, "SUB.l D1, -(A2)", 2},
	{cpu_sub, "SUB.l D1, -(A3)", 2},
	{cpu_sub, "SUB.l D1, -(A4)", 2},
	{cpu_sub, "SUB.l D1, -(A5)", 2},
	{cpu_sub, "SUB.l D1, -(A6)", 2},
	{cpu_sub, "SUB.l D1, -(A7)", 2},
	{cpu_sub, "SUB.l D1, (d16, A0)", 4},
	{cpu_sub, "SUB.l D1, (d16, A1)", 4},
	{cpu_sub, "SUB.l D1, (d16, A2)", 4},
	{cpu_sub, "SUB.l D1, (d16, A3)", 4},
	{cpu_sub, "SUB.l D1, (d16, A4)", 4},
	{cpu_sub, "SUB.l D1, (d16, A5)", 4},
	{cpu_sub, "SUB.l D1, (d16, A6)", 4},
	{cpu_sub, "SUB.l D1, (d16, A7)", 4},
	{cpu_sub, "SUB.l D1, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D1, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D1, (xxx).W", 4},
	{cpu_sub, "SUB.l D1, (xxx).L", 6},
	{cpu_sub, "SUB.l D1, (d16, PC)", 4},
	{cpu_sub, "SUB.l D1, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A1", 2},
	{cpu_suba, "SUBA.w D1, A1", 2},
	{cpu_suba, "SUBA.w D2, A1", 2},
	{cpu_suba, "SUBA.w D3, A1", 2},
	{cpu_suba, "SUBA.w D4, A1", 2},
	{cpu_suba, "SUBA.w D5, A1", 2},
	{cpu_suba, "SUBA.w D6, A1", 2},
	{cpu_suba, "SUBA.w D7, A1", 2},
	{cpu_suba, "SUBA.w A0, A1", 2},
	{cpu_suba, "SUBA.w A1, A1", 2},
	{cpu_suba, "SUBA.w A2, A1", 2},
	{cpu_suba, "SUBA.w A3, A1", 2},
	{cpu_suba, "SUBA.w A4, A1", 2},
	{cpu_suba, "SUBA.w A5, A1", 2},
	{cpu_suba, "SUBA.w A6, A1", 2},
	{cpu_suba, "SUBA.w A7, A1", 2},
	{cpu_suba, "SUBA.w (A0), A1", 2},
	{cpu_suba, "SUBA.w (A1), A1", 2},
	{cpu_suba, "SUBA.w (A2), A1", 2},
	{cpu_suba, "SUBA.w (A3), A1", 2},
	{cpu_suba, "SUBA.w (A4), A1", 2},
	{cpu_suba, "SUBA.w (A5), A1", 2},
	{cpu_suba, "SUBA.w (A6), A1", 2},
	{cpu_suba, "SUBA.w (A7), A1", 2},
	{cpu_suba, "SUBA.w (A0)+, A1", 2},
	{cpu_suba, "SUBA.w (A1)+, A1", 2},
	{cpu_suba, "SUBA.w (A2)+, A1", 2},
	{cpu_suba, "SUBA.w (A3)+, A1", 2},
	{cpu_suba, "SUBA.w (A4)+, A1", 2},
	{cpu_suba, "SUBA.w (A5)+, A1", 2},
	{cpu_suba, "SUBA.w (A6)+, A1", 2},
	{cpu_suba, "SUBA.w (A7)+, A1", 2},
	{cpu_suba, "SUBA.w -(A0), A1", 2},
	{cpu_suba, "SUBA.w -(A1), A1", 2},
	{cpu_suba, "SUBA.w -(A2), A1", 2},
	{cpu_suba, "SUBA.w -(A3), A1", 2},
	{cpu_suba, "SUBA.w -(A4), A1", 2},
	{cpu_suba, "SUBA.w -(A5), A1", 2},
	{cpu_suba, "SUBA.w -(A6), A1", 2},
	{cpu_suba, "SUBA.w -(A7), A1", 2},
	{cpu_suba, "SUBA.w (d16, A0), A1", 4},
	{cpu_suba, "SUBA.w (d16, A1), A1", 4},
	{cpu_suba, "SUBA.w (d16, A2), A1", 4},
	{cpu_suba, "SUBA.w (d16, A3), A1", 4},
	{cpu_suba, "SUBA.w (d16, A4), A1", 4},
	{cpu_suba, "SUBA.w (d16, A5), A1", 4},
	{cpu_suba, "SUBA.w (d16, A6), A1", 4},
	{cpu_suba, "SUBA.w (d16, A7), A1", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A1", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A1", 4},
	{cpu_suba, "SUBA.w (xxx).W, A1", 4},
	{cpu_suba, "SUBA.w (xxx).L, A1", 6},
	{cpu_suba, "SUBA.w (d16, PC), A1", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A1", 4},
	{cpu_suba, "SUBA.w #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.b D0, D1", 1},
	{cpu_subx, "SUBX.b D1, D1", 1},
	{cpu_subx, "SUBX.b D2, D1", 1},
	{cpu_subx, "SUBX.b D3, D1", 1},
	{cpu_subx, "SUBX.b D0, D1", 1},
	{cpu_subx, "SUBX.b D1, D1", 1},
	{cpu_subx, "SUBX.b D2, D1", 1},
	{cpu_subx, "SUBX.b D3, D1", 1},
	{cpu_sub, "SUB.b (A0), D1", 2},
	{cpu_sub, "SUB.b (A1), D1", 2},
	{cpu_sub, "SUB.b (A2), D1", 2},
	{cpu_sub, "SUB.b (A3), D1", 2},
	{cpu_sub, "SUB.b (A4), D1", 2},
	{cpu_sub, "SUB.b (A5), D1", 2},
	{cpu_sub, "SUB.b (A6), D1", 2},
	{cpu_sub, "SUB.b (A7), D1", 2},
	{cpu_sub, "SUB.b (A0)+, D1", 2},
	{cpu_sub, "SUB.b (A1)+, D1", 2},
	{cpu_sub, "SUB.b (A2)+, D1", 2},
	{cpu_sub, "SUB.b (A3)+, D1", 2},
	{cpu_sub, "SUB.b (A4)+, D1", 2},
	{cpu_sub, "SUB.b (A5)+, D1", 2},
	{cpu_sub, "SUB.b (A6)+, D1", 2},
	{cpu_sub, "SUB.b (A7)+, D1", 2},
	{cpu_sub, "SUB.b -(A0), D1", 2},
	{cpu_sub, "SUB.b -(A1), D1", 2},
	{cpu_sub, "SUB.b -(A2), D1", 2},
	{cpu_sub, "SUB.b -(A3), D1", 2},
	{cpu_sub, "SUB.b -(A4), D1", 2},
	{cpu_sub, "SUB.b -(A5), D1", 2},
	{cpu_sub, "SUB.b -(A6), D1", 2},
	{cpu_sub, "SUB.b -(A7), D1", 2},
	{cpu_sub, "SUB.b (d16, A0), D1", 4},
	{cpu_sub, "SUB.b (d16, A1), D1", 4},
	{cpu_sub, "SUB.b (d16, A2), D1", 4},
	{cpu_sub, "SUB.b (d16, A3), D1", 4},
	{cpu_sub, "SUB.b (d16, A4), D1", 4},
	{cpu_sub, "SUB.b (d16, A5), D1", 4},
	{cpu_sub, "SUB.b (d16, A6), D1", 4},
	{cpu_sub, "SUB.b (d16, A7), D1", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D1", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D1", 4},
	{cpu_sub, "SUB.b (xxx).W, D1", 4},
	{cpu_sub, "SUB.b (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.w D0, D1", 1},
	{cpu_subx, "SUBX.w D1, D1", 1},
	{cpu_subx, "SUBX.w D2, D1", 1},
	{cpu_subx, "SUBX.w D3, D1", 1},
	{cpu_subx, "SUBX.w D0, D1", 1},
	{cpu_subx, "SUBX.w D1, D1", 1},
	{cpu_subx, "SUBX.w D2, D1", 1},
	{cpu_subx, "SUBX.w D3, D1", 1},
	{cpu_sub, "SUB.w (A0), D1", 2},
	{cpu_sub, "SUB.w (A1), D1", 2},
	{cpu_sub, "SUB.w (A2), D1", 2},
	{cpu_sub, "SUB.w (A3), D1", 2},
	{cpu_sub, "SUB.w (A4), D1", 2},
	{cpu_sub, "SUB.w (A5), D1", 2},
	{cpu_sub, "SUB.w (A6), D1", 2},
	{cpu_sub, "SUB.w (A7), D1", 2},
	{cpu_sub, "SUB.w (A0)+, D1", 2},
	{cpu_sub, "SUB.w (A1)+, D1", 2},
	{cpu_sub, "SUB.w (A2)+, D1", 2},
	{cpu_sub, "SUB.w (A3)+, D1", 2},
	{cpu_sub, "SUB.w (A4)+, D1", 2},
	{cpu_sub, "SUB.w (A5)+, D1", 2},
	{cpu_sub, "SUB.w (A6)+, D1", 2},
	{cpu_sub, "SUB.w (A7)+, D1", 2},
	{cpu_sub, "SUB.w -(A0), D1", 2},
	{cpu_sub, "SUB.w -(A1), D1", 2},
	{cpu_sub, "SUB.w -(A2), D1", 2},
	{cpu_sub, "SUB.w -(A3), D1", 2},
	{cpu_sub, "SUB.w -(A4), D1", 2},
	{cpu_sub, "SUB.w -(A5), D1", 2},
	{cpu_sub, "SUB.w -(A6), D1", 2},
	{cpu_sub, "SUB.w -(A7), D1", 2},
	{cpu_sub, "SUB.w (d16, A0), D1", 4},
	{cpu_sub, "SUB.w (d16, A1), D1", 4},
	{cpu_sub, "SUB.w (d16, A2), D1", 4},
	{cpu_sub, "SUB.w (d16, A3), D1", 4},
	{cpu_sub, "SUB.w (d16, A4), D1", 4},
	{cpu_sub, "SUB.w (d16, A5), D1", 4},
	{cpu_sub, "SUB.w (d16, A6), D1", 4},
	{cpu_sub, "SUB.w (d16, A7), D1", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D1", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D1", 4},
	{cpu_sub, "SUB.w (xxx).W, D1", 4},
	{cpu_sub, "SUB.w (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A1)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A1)", 1},
	{cpu_subx, "SUBX.l D0, D1", 1},
	{cpu_subx, "SUBX.l D1, D1", 1},
	{cpu_subx, "SUBX.l D2, D1", 1},
	{cpu_subx, "SUBX.l D3, D1", 1},
	{cpu_subx, "SUBX.l D0, D1", 1},
	{cpu_subx, "SUBX.l D1, D1", 1},
	{cpu_subx, "SUBX.l D2, D1", 1},
	{cpu_subx, "SUBX.l D3, D1", 1},
	{cpu_sub, "SUB.l (A0), D1", 2},
	{cpu_sub, "SUB.l (A1), D1", 2},
	{cpu_sub, "SUB.l (A2), D1", 2},
	{cpu_sub, "SUB.l (A3), D1", 2},
	{cpu_sub, "SUB.l (A4), D1", 2},
	{cpu_sub, "SUB.l (A5), D1", 2},
	{cpu_sub, "SUB.l (A6), D1", 2},
	{cpu_sub, "SUB.l (A7), D1", 2},
	{cpu_sub, "SUB.l (A0)+, D1", 2},
	{cpu_sub, "SUB.l (A1)+, D1", 2},
	{cpu_sub, "SUB.l (A2)+, D1", 2},
	{cpu_sub, "SUB.l (A3)+, D1", 2},
	{cpu_sub, "SUB.l (A4)+, D1", 2},
	{cpu_sub, "SUB.l (A5)+, D1", 2},
	{cpu_sub, "SUB.l (A6)+, D1", 2},
	{cpu_sub, "SUB.l (A7)+, D1", 2},
	{cpu_sub, "SUB.l -(A0), D1", 2},
	{cpu_sub, "SUB.l -(A1), D1", 2},
	{cpu_sub, "SUB.l -(A2), D1", 2},
	{cpu_sub, "SUB.l -(A3), D1", 2},
	{cpu_sub, "SUB.l -(A4), D1", 2},
	{cpu_sub, "SUB.l -(A5), D1", 2},
	{cpu_sub, "SUB.l -(A6), D1", 2},
	{cpu_sub, "SUB.l -(A7), D1", 2},
	{cpu_sub, "SUB.l (d16, A0), D1", 4},
	{cpu_sub, "SUB.l (d16, A1), D1", 4},
	{cpu_sub, "SUB.l (d16, A2), D1", 4},
	{cpu_sub, "SUB.l (d16, A3), D1", 4},
	{cpu_sub, "SUB.l (d16, A4), D1", 4},
	{cpu_sub, "SUB.l (d16, A5), D1", 4},
	{cpu_sub, "SUB.l (d16, A6), D1", 4},
	{cpu_sub, "SUB.l (d16, A7), D1", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D1", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D1", 4},
	{cpu_sub, "SUB.l (xxx).W, D1", 4},
	{cpu_sub, "SUB.l (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A1", 2},
	{cpu_suba, "SUBA.l D1, A1", 2},
	{cpu_suba, "SUBA.l D2, A1", 2},
	{cpu_suba, "SUBA.l D3, A1", 2},
	{cpu_suba, "SUBA.l D4, A1", 2},
	{cpu_suba, "SUBA.l D5, A1", 2},
	{cpu_suba, "SUBA.l D6, A1", 2},
	{cpu_suba, "SUBA.l D7, A1", 2},
	{cpu_suba, "SUBA.l A0, A1", 2},
	{cpu_suba, "SUBA.l A1, A1", 2},
	{cpu_suba, "SUBA.l A2, A1", 2},
	{cpu_suba, "SUBA.l A3, A1", 2},
	{cpu_suba, "SUBA.l A4, A1", 2},
	{cpu_suba, "SUBA.l A5, A1", 2},
	{cpu_suba, "SUBA.l A6, A1", 2},
	{cpu_suba, "SUBA.l A7, A1", 2},
	{cpu_suba, "SUBA.l (A0), A1", 2},
	{cpu_suba, "SUBA.l (A1), A1", 2},
	{cpu_suba, "SUBA.l (A2), A1", 2},
	{cpu_suba, "SUBA.l (A3), A1", 2},
	{cpu_suba, "SUBA.l (A4), A1", 2},
	{cpu_suba, "SUBA.l (A5), A1", 2},
	{cpu_suba, "SUBA.l (A6), A1", 2},
	{cpu_suba, "SUBA.l (A7), A1", 2},
	{cpu_suba, "SUBA.l (A0)+, A1", 2},
	{cpu_suba, "SUBA.l (A1)+, A1", 2},
	{cpu_suba, "SUBA.l (A2)+, A1", 2},
	{cpu_suba, "SUBA.l (A3)+, A1", 2},
	{cpu_suba, "SUBA.l (A4)+, A1", 2},
	{cpu_suba, "SUBA.l (A5)+, A1", 2},
	{cpu_suba, "SUBA.l (A6)+, A1", 2},
	{cpu_suba, "SUBA.l (A7)+, A1", 2},
	{cpu_suba, "SUBA.l -(A0), A1", 2},
	{cpu_suba, "SUBA.l -(A1), A1", 2},
	{cpu_suba, "SUBA.l -(A2), A1", 2},
	{cpu_suba, "SUBA.l -(A3), A1", 2},
	{cpu_suba, "SUBA.l -(A4), A1", 2},
	{cpu_suba, "SUBA.l -(A5), A1", 2},
	{cpu_suba, "SUBA.l -(A6), A1", 2},
	{cpu_suba, "SUBA.l -(A7), A1", 2},
	{cpu_suba, "SUBA.l (d16, A0), A1", 4},
	{cpu_suba, "SUBA.l (d16, A1), A1", 4},
	{cpu_suba, "SUBA.l (d16, A2), A1", 4},
	{cpu_suba, "SUBA.l (d16, A3), A1", 4},
	{cpu_suba, "SUBA.l (d16, A4), A1", 4},
	{cpu_suba, "SUBA.l (d16, A5), A1", 4},
	{cpu_suba, "SUBA.l (d16, A6), A1", 4},
	{cpu_suba, "SUBA.l (d16, A7), A1", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A1", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A1", 4},
	{cpu_suba, "SUBA.l (xxx).W, A1", 4},
	{cpu_suba, "SUBA.l (xxx).L, A1", 6},
	{cpu_suba, "SUBA.l (d16, PC), A1", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A1", 4},
	{cpu_suba, "SUBA.l #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D2, D0", 2},
	{cpu_sub, "SUB.b D2, D1", 2},
	{cpu_sub, "SUB.b D2, D2", 2},
	{cpu_sub, "SUB.b D2, D3", 2},
	{cpu_sub, "SUB.b D2, D4", 2},
	{cpu_sub, "SUB.b D2, D5", 2},
	{cpu_sub, "SUB.b D2, D6", 2},
	{cpu_sub, "SUB.b D2, D7", 2},
	{cpu_sub, "SUB.b D2, A0", 2},
	{cpu_sub, "SUB.b D2, A1", 2},
	{cpu_sub, "SUB.b D2, A2", 2},
	{cpu_sub, "SUB.b D2, A3", 2},
	{cpu_sub, "SUB.b D2, A4", 2},
	{cpu_sub, "SUB.b D2, A5", 2},
	{cpu_sub, "SUB.b D2, A6", 2},
	{cpu_sub, "SUB.b D2, A7", 2},
	{cpu_sub, "SUB.b D2, (A0)", 2},
	{cpu_sub, "SUB.b D2, (A1)", 2},
	{cpu_sub, "SUB.b D2, (A2)", 2},
	{cpu_sub, "SUB.b D2, (A3)", 2},
	{cpu_sub, "SUB.b D2, (A4)", 2},
	{cpu_sub, "SUB.b D2, (A5)", 2},
	{cpu_sub, "SUB.b D2, (A6)", 2},
	{cpu_sub, "SUB.b D2, (A7)", 2},
	{cpu_sub, "SUB.b D2, (A0)+", 2},
	{cpu_sub, "SUB.b D2, (A1)+", 2},
	{cpu_sub, "SUB.b D2, (A2)+", 2},
	{cpu_sub, "SUB.b D2, (A3)+", 2},
	{cpu_sub, "SUB.b D2, (A4)+", 2},
	{cpu_sub, "SUB.b D2, (A5)+", 2},
	{cpu_sub, "SUB.b D2, (A6)+", 2},
	{cpu_sub, "SUB.b D2, (A7)+", 2},
	{cpu_sub, "SUB.b D2, -(A0)", 2},
	{cpu_sub, "SUB.b D2, -(A1)", 2},
	{cpu_sub, "SUB.b D2, -(A2)", 2},
	{cpu_sub, "SUB.b D2, -(A3)", 2},
	{cpu_sub, "SUB.b D2, -(A4)", 2},
	{cpu_sub, "SUB.b D2, -(A5)", 2},
	{cpu_sub, "SUB.b D2, -(A6)", 2},
	{cpu_sub, "SUB.b D2, -(A7)", 2},
	{cpu_sub, "SUB.b D2, (d16, A0)", 4},
	{cpu_sub, "SUB.b D2, (d16, A1)", 4},
	{cpu_sub, "SUB.b D2, (d16, A2)", 4},
	{cpu_sub, "SUB.b D2, (d16, A3)", 4},
	{cpu_sub, "SUB.b D2, (d16, A4)", 4},
	{cpu_sub, "SUB.b D2, (d16, A5)", 4},
	{cpu_sub, "SUB.b D2, (d16, A6)", 4},
	{cpu_sub, "SUB.b D2, (d16, A7)", 4},
	{cpu_sub, "SUB.b D2, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D2, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D2, (xxx).W", 4},
	{cpu_sub, "SUB.b D2, (xxx).L", 6},
	{cpu_sub, "SUB.b D2, (d16, PC)", 4},
	{cpu_sub, "SUB.b D2, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D2, D0", 2},
	{cpu_sub, "SUB.w D2, D1", 2},
	{cpu_sub, "SUB.w D2, D2", 2},
	{cpu_sub, "SUB.w D2, D3", 2},
	{cpu_sub, "SUB.w D2, D4", 2},
	{cpu_sub, "SUB.w D2, D5", 2},
	{cpu_sub, "SUB.w D2, D6", 2},
	{cpu_sub, "SUB.w D2, D7", 2},
	{cpu_sub, "SUB.w D2, A0", 2},
	{cpu_sub, "SUB.w D2, A1", 2},
	{cpu_sub, "SUB.w D2, A2", 2},
	{cpu_sub, "SUB.w D2, A3", 2},
	{cpu_sub, "SUB.w D2, A4", 2},
	{cpu_sub, "SUB.w D2, A5", 2},
	{cpu_sub, "SUB.w D2, A6", 2},
	{cpu_sub, "SUB.w D2, A7", 2},
	{cpu_sub, "SUB.w D2, (A0)", 2},
	{cpu_sub, "SUB.w D2, (A1)", 2},
	{cpu_sub, "SUB.w D2, (A2)", 2},
	{cpu_sub, "SUB.w D2, (A3)", 2},
	{cpu_sub, "SUB.w D2, (A4)", 2},
	{cpu_sub, "SUB.w D2, (A5)", 2},
	{cpu_sub, "SUB.w D2, (A6)", 2},
	{cpu_sub, "SUB.w D2, (A7)", 2},
	{cpu_sub, "SUB.w D2, (A0)+", 2},
	{cpu_sub, "SUB.w D2, (A1)+", 2},
	{cpu_sub, "SUB.w D2, (A2)+", 2},
	{cpu_sub, "SUB.w D2, (A3)+", 2},
	{cpu_sub, "SUB.w D2, (A4)+", 2},
	{cpu_sub, "SUB.w D2, (A5)+", 2},
	{cpu_sub, "SUB.w D2, (A6)+", 2},
	{cpu_sub, "SUB.w D2, (A7)+", 2},
	{cpu_sub, "SUB.w D2, -(A0)", 2},
	{cpu_sub, "SUB.w D2, -(A1)", 2},
	{cpu_sub, "SUB.w D2, -(A2)", 2},
	{cpu_sub, "SUB.w D2, -(A3)", 2},
	{cpu_sub, "SUB.w D2, -(A4)", 2},
	{cpu_sub, "SUB.w D2, -(A5)", 2},
	{cpu_sub, "SUB.w D2, -(A6)", 2},
	{cpu_sub, "SUB.w D2, -(A7)", 2},
	{cpu_sub, "SUB.w D2, (d16, A0)", 4},
	{cpu_sub, "SUB.w D2, (d16, A1)", 4},
	{cpu_sub, "SUB.w D2, (d16, A2)", 4},
	{cpu_sub, "SUB.w D2, (d16, A3)", 4},
	{cpu_sub, "SUB.w D2, (d16, A4)", 4},
	{cpu_sub, "SUB.w D2, (d16, A5)", 4},
	{cpu_sub, "SUB.w D2, (d16, A6)", 4},
	{cpu_sub, "SUB.w D2, (d16, A7)", 4},
	{cpu_sub, "SUB.w D2, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D2, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D2, (xxx).W", 4},
	{cpu_sub, "SUB.w D2, (xxx).L", 6},
	{cpu_sub, "SUB.w D2, (d16, PC)", 4},
	{cpu_sub, "SUB.w D2, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D2, D0", 2},
	{cpu_sub, "SUB.l D2, D1", 2},
	{cpu_sub, "SUB.l D2, D2", 2},
	{cpu_sub, "SUB.l D2, D3", 2},
	{cpu_sub, "SUB.l D2, D4", 2},
	{cpu_sub, "SUB.l D2, D5", 2},
	{cpu_sub, "SUB.l D2, D6", 2},
	{cpu_sub, "SUB.l D2, D7", 2},
	{cpu_sub, "SUB.l D2, A0", 2},
	{cpu_sub, "SUB.l D2, A1", 2},
	{cpu_sub, "SUB.l D2, A2", 2},
	{cpu_sub, "SUB.l D2, A3", 2},
	{cpu_sub, "SUB.l D2, A4", 2},
	{cpu_sub, "SUB.l D2, A5", 2},
	{cpu_sub, "SUB.l D2, A6", 2},
	{cpu_sub, "SUB.l D2, A7", 2},
	{cpu_sub, "SUB.l D2, (A0)", 2},
	{cpu_sub, "SUB.l D2, (A1)", 2},
	{cpu_sub, "SUB.l D2, (A2)", 2},
	{cpu_sub, "SUB.l D2, (A3)", 2},
	{cpu_sub, "SUB.l D2, (A4)", 2},
	{cpu_sub, "SUB.l D2, (A5)", 2},
	{cpu_sub, "SUB.l D2, (A6)", 2},
	{cpu_sub, "SUB.l D2, (A7)", 2},
	{cpu_sub, "SUB.l D2, (A0)+", 2},
	{cpu_sub, "SUB.l D2, (A1)+", 2},
	{cpu_sub, "SUB.l D2, (A2)+", 2},
	{cpu_sub, "SUB.l D2, (A3)+", 2},
	{cpu_sub, "SUB.l D2, (A4)+", 2},
	{cpu_sub, "SUB.l D2, (A5)+", 2},
	{cpu_sub, "SUB.l D2, (A6)+", 2},
	{cpu_sub, "SUB.l D2, (A7)+", 2},
	{cpu_sub, "SUB.l D2, -(A0)", 2},
	{cpu_sub, "SUB.l D2, -(A1)", 2},
	{cpu_sub, "SUB.l D2, -(A2)", 2},
	{cpu_sub, "SUB.l D2, -(A3)", 2},
	{cpu_sub, "SUB.l D2, -(A4)", 2},
	{cpu_sub, "SUB.l D2, -(A5)", 2},
	{cpu_sub, "SUB.l D2, -(A6)", 2},
	{cpu_sub, "SUB.l D2, -(A7)", 2},
	{cpu_sub, "SUB.l D2, (d16, A0)", 4},
	{cpu_sub, "SUB.l D2, (d16, A1)", 4},
	{cpu_sub, "SUB.l D2, (d16, A2)", 4},
	{cpu_sub, "SUB.l D2, (d16, A3)", 4},
	{cpu_sub, "SUB.l D2, (d16, A4)", 4},
	{cpu_sub, "SUB.l D2, (d16, A5)", 4},
	{cpu_sub, "SUB.l D2, (d16, A6)", 4},
	{cpu_sub, "SUB.l D2, (d16, A7)", 4},
	{cpu_sub, "SUB.l D2, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D2, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D2, (xxx).W", 4},
	{cpu_sub, "SUB.l D2, (xxx).L", 6},
	{cpu_sub, "SUB.l D2, (d16, PC)", 4},
	{cpu_sub, "SUB.l D2, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A2", 2},
	{cpu_suba, "SUBA.w D1, A2", 2},
	{cpu_suba, "SUBA.w D2, A2", 2},
	{cpu_suba, "SUBA.w D3, A2", 2},
	{cpu_suba, "SUBA.w D4, A2", 2},
	{cpu_suba, "SUBA.w D5, A2", 2},
	{cpu_suba, "SUBA.w D6, A2", 2},
	{cpu_suba, "SUBA.w D7, A2", 2},
	{cpu_suba, "SUBA.w A0, A2", 2},
	{cpu_suba, "SUBA.w A1, A2", 2},
	{cpu_suba, "SUBA.w A2, A2", 2},
	{cpu_suba, "SUBA.w A3, A2", 2},
	{cpu_suba, "SUBA.w A4, A2", 2},
	{cpu_suba, "SUBA.w A5, A2", 2},
	{cpu_suba, "SUBA.w A6, A2", 2},
	{cpu_suba, "SUBA.w A7, A2", 2},
	{cpu_suba, "SUBA.w (A0), A2", 2},
	{cpu_suba, "SUBA.w (A1), A2", 2},
	{cpu_suba, "SUBA.w (A2), A2", 2},
	{cpu_suba, "SUBA.w (A3), A2", 2},
	{cpu_suba, "SUBA.w (A4), A2", 2},
	{cpu_suba, "SUBA.w (A5), A2", 2},
	{cpu_suba, "SUBA.w (A6), A2", 2},
	{cpu_suba, "SUBA.w (A7), A2", 2},
	{cpu_suba, "SUBA.w (A0)+, A2", 2},
	{cpu_suba, "SUBA.w (A1)+, A2", 2},
	{cpu_suba, "SUBA.w (A2)+, A2", 2},
	{cpu_suba, "SUBA.w (A3)+, A2", 2},
	{cpu_suba, "SUBA.w (A4)+, A2", 2},
	{cpu_suba, "SUBA.w (A5)+, A2", 2},
	{cpu_suba, "SUBA.w (A6)+, A2", 2},
	{cpu_suba, "SUBA.w (A7)+, A2", 2},
	{cpu_suba, "SUBA.w -(A0), A2", 2},
	{cpu_suba, "SUBA.w -(A1), A2", 2},
	{cpu_suba, "SUBA.w -(A2), A2", 2},
	{cpu_suba, "SUBA.w -(A3), A2", 2},
	{cpu_suba, "SUBA.w -(A4), A2", 2},
	{cpu_suba, "SUBA.w -(A5), A2", 2},
	{cpu_suba, "SUBA.w -(A6), A2", 2},
	{cpu_suba, "SUBA.w -(A7), A2", 2},
	{cpu_suba, "SUBA.w (d16, A0), A2", 4},
	{cpu_suba, "SUBA.w (d16, A1), A2", 4},
	{cpu_suba, "SUBA.w (d16, A2), A2", 4},
	{cpu_suba, "SUBA.w (d16, A3), A2", 4},
	{cpu_suba, "SUBA.w (d16, A4), A2", 4},
	{cpu_suba, "SUBA.w (d16, A5), A2", 4},
	{cpu_suba, "SUBA.w (d16, A6), A2", 4},
	{cpu_suba, "SUBA.w (d16, A7), A2", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A2", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A2", 4},
	{cpu_suba, "SUBA.w (xxx).W, A2", 4},
	{cpu_suba, "SUBA.w (xxx).L, A2", 6},
	{cpu_suba, "SUBA.w (d16, PC), A2", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A2", 4},
	{cpu_suba, "SUBA.w #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.b D0, D2", 1},
	{cpu_subx, "SUBX.b D1, D2", 1},
	{cpu_subx, "SUBX.b D2, D2", 1},
	{cpu_subx, "SUBX.b D3, D2", 1},
	{cpu_subx, "SUBX.b D0, D2", 1},
	{cpu_subx, "SUBX.b D1, D2", 1},
	{cpu_subx, "SUBX.b D2, D2", 1},
	{cpu_subx, "SUBX.b D3, D2", 1},
	{cpu_sub, "SUB.b (A0), D2", 2},
	{cpu_sub, "SUB.b (A1), D2", 2},
	{cpu_sub, "SUB.b (A2), D2", 2},
	{cpu_sub, "SUB.b (A3), D2", 2},
	{cpu_sub, "SUB.b (A4), D2", 2},
	{cpu_sub, "SUB.b (A5), D2", 2},
	{cpu_sub, "SUB.b (A6), D2", 2},
	{cpu_sub, "SUB.b (A7), D2", 2},
	{cpu_sub, "SUB.b (A0)+, D2", 2},
	{cpu_sub, "SUB.b (A1)+, D2", 2},
	{cpu_sub, "SUB.b (A2)+, D2", 2},
	{cpu_sub, "SUB.b (A3)+, D2", 2},
	{cpu_sub, "SUB.b (A4)+, D2", 2},
	{cpu_sub, "SUB.b (A5)+, D2", 2},
	{cpu_sub, "SUB.b (A6)+, D2", 2},
	{cpu_sub, "SUB.b (A7)+, D2", 2},
	{cpu_sub, "SUB.b -(A0), D2", 2},
	{cpu_sub, "SUB.b -(A1), D2", 2},
	{cpu_sub, "SUB.b -(A2), D2", 2},
	{cpu_sub, "SUB.b -(A3), D2", 2},
	{cpu_sub, "SUB.b -(A4), D2", 2},
	{cpu_sub, "SUB.b -(A5), D2", 2},
	{cpu_sub, "SUB.b -(A6), D2", 2},
	{cpu_sub, "SUB.b -(A7), D2", 2},
	{cpu_sub, "SUB.b (d16, A0), D2", 4},
	{cpu_sub, "SUB.b (d16, A1), D2", 4},
	{cpu_sub, "SUB.b (d16, A2), D2", 4},
	{cpu_sub, "SUB.b (d16, A3), D2", 4},
	{cpu_sub, "SUB.b (d16, A4), D2", 4},
	{cpu_sub, "SUB.b (d16, A5), D2", 4},
	{cpu_sub, "SUB.b (d16, A6), D2", 4},
	{cpu_sub, "SUB.b (d16, A7), D2", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D2", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D2", 4},
	{cpu_sub, "SUB.b (xxx).W, D2", 4},
	{cpu_sub, "SUB.b (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.w D0, D2", 1},
	{cpu_subx, "SUBX.w D1, D2", 1},
	{cpu_subx, "SUBX.w D2, D2", 1},
	{cpu_subx, "SUBX.w D3, D2", 1},
	{cpu_subx, "SUBX.w D0, D2", 1},
	{cpu_subx, "SUBX.w D1, D2", 1},
	{cpu_subx, "SUBX.w D2, D2", 1},
	{cpu_subx, "SUBX.w D3, D2", 1},
	{cpu_sub, "SUB.w (A0), D2", 2},
	{cpu_sub, "SUB.w (A1), D2", 2},
	{cpu_sub, "SUB.w (A2), D2", 2},
	{cpu_sub, "SUB.w (A3), D2", 2},
	{cpu_sub, "SUB.w (A4), D2", 2},
	{cpu_sub, "SUB.w (A5), D2", 2},
	{cpu_sub, "SUB.w (A6), D2", 2},
	{cpu_sub, "SUB.w (A7), D2", 2},
	{cpu_sub, "SUB.w (A0)+, D2", 2},
	{cpu_sub, "SUB.w (A1)+, D2", 2},
	{cpu_sub, "SUB.w (A2)+, D2", 2},
	{cpu_sub, "SUB.w (A3)+, D2", 2},
	{cpu_sub, "SUB.w (A4)+, D2", 2},
	{cpu_sub, "SUB.w (A5)+, D2", 2},
	{cpu_sub, "SUB.w (A6)+, D2", 2},
	{cpu_sub, "SUB.w (A7)+, D2", 2},
	{cpu_sub, "SUB.w -(A0), D2", 2},
	{cpu_sub, "SUB.w -(A1), D2", 2},
	{cpu_sub, "SUB.w -(A2), D2", 2},
	{cpu_sub, "SUB.w -(A3), D2", 2},
	{cpu_sub, "SUB.w -(A4), D2", 2},
	{cpu_sub, "SUB.w -(A5), D2", 2},
	{cpu_sub, "SUB.w -(A6), D2", 2},
	{cpu_sub, "SUB.w -(A7), D2", 2},
	{cpu_sub, "SUB.w (d16, A0), D2", 4},
	{cpu_sub, "SUB.w (d16, A1), D2", 4},
	{cpu_sub, "SUB.w (d16, A2), D2", 4},
	{cpu_sub, "SUB.w (d16, A3), D2", 4},
	{cpu_sub, "SUB.w (d16, A4), D2", 4},
	{cpu_sub, "SUB.w (d16, A5), D2", 4},
	{cpu_sub, "SUB.w (d16, A6), D2", 4},
	{cpu_sub, "SUB.w (d16, A7), D2", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D2", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D2", 4},
	{cpu_sub, "SUB.w (xxx).W, D2", 4},
	{cpu_sub, "SUB.w (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A2)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A2)", 1},
	{cpu_subx, "SUBX.l D0, D2", 1},
	{cpu_subx, "SUBX.l D1, D2", 1},
	{cpu_subx, "SUBX.l D2, D2", 1},
	{cpu_subx, "SUBX.l D3, D2", 1},
	{cpu_subx, "SUBX.l D0, D2", 1},
	{cpu_subx, "SUBX.l D1, D2", 1},
	{cpu_subx, "SUBX.l D2, D2", 1},
	{cpu_subx, "SUBX.l D3, D2", 1},
	{cpu_sub, "SUB.l (A0), D2", 2},
	{cpu_sub, "SUB.l (A1), D2", 2},
	{cpu_sub, "SUB.l (A2), D2", 2},
	{cpu_sub, "SUB.l (A3), D2", 2},
	{cpu_sub, "SUB.l (A4), D2", 2},
	{cpu_sub, "SUB.l (A5), D2", 2},
	{cpu_sub, "SUB.l (A6), D2", 2},
	{cpu_sub, "SUB.l (A7), D2", 2},
	{cpu_sub, "SUB.l (A0)+, D2", 2},
	{cpu_sub, "SUB.l (A1)+, D2", 2},
	{cpu_sub, "SUB.l (A2)+, D2", 2},
	{cpu_sub, "SUB.l (A3)+, D2", 2},
	{cpu_sub, "SUB.l (A4)+, D2", 2},
	{cpu_sub, "SUB.l (A5)+, D2", 2},
	{cpu_sub, "SUB.l (A6)+, D2", 2},
	{cpu_sub, "SUB.l (A7)+, D2", 2},
	{cpu_sub, "SUB.l -(A0), D2", 2},
	{cpu_sub, "SUB.l -(A1), D2", 2},
	{cpu_sub, "SUB.l -(A2), D2", 2},
	{cpu_sub, "SUB.l -(A3), D2", 2},
	{cpu_sub, "SUB.l -(A4), D2", 2},
	{cpu_sub, "SUB.l -(A5), D2", 2},
	{cpu_sub, "SUB.l -(A6), D2", 2},
	{cpu_sub, "SUB.l -(A7), D2", 2},
	{cpu_sub, "SUB.l (d16, A0), D2", 4},
	{cpu_sub, "SUB.l (d16, A1), D2", 4},
	{cpu_sub, "SUB.l (d16, A2), D2", 4},
	{cpu_sub, "SUB.l (d16, A3), D2", 4},
	{cpu_sub, "SUB.l (d16, A4), D2", 4},
	{cpu_sub, "SUB.l (d16, A5), D2", 4},
	{cpu_sub, "SUB.l (d16, A6), D2", 4},
	{cpu_sub, "SUB.l (d16, A7), D2", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D2", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D2", 4},
	{cpu_sub, "SUB.l (xxx).W, D2", 4},
	{cpu_sub, "SUB.l (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A2", 2},
	{cpu_suba, "SUBA.l D1, A2", 2},
	{cpu_suba, "SUBA.l D2, A2", 2},
	{cpu_suba, "SUBA.l D3, A2", 2},
	{cpu_suba, "SUBA.l D4, A2", 2},
	{cpu_suba, "SUBA.l D5, A2", 2},
	{cpu_suba, "SUBA.l D6, A2", 2},
	{cpu_suba, "SUBA.l D7, A2", 2},
	{cpu_suba, "SUBA.l A0, A2", 2},
	{cpu_suba, "SUBA.l A1, A2", 2},
	{cpu_suba, "SUBA.l A2, A2", 2},
	{cpu_suba, "SUBA.l A3, A2", 2},
	{cpu_suba, "SUBA.l A4, A2", 2},
	{cpu_suba, "SUBA.l A5, A2", 2},
	{cpu_suba, "SUBA.l A6, A2", 2},
	{cpu_suba, "SUBA.l A7, A2", 2},
	{cpu_suba, "SUBA.l (A0), A2", 2},
	{cpu_suba, "SUBA.l (A1), A2", 2},
	{cpu_suba, "SUBA.l (A2), A2", 2},
	{cpu_suba, "SUBA.l (A3), A2", 2},
	{cpu_suba, "SUBA.l (A4), A2", 2},
	{cpu_suba, "SUBA.l (A5), A2", 2},
	{cpu_suba, "SUBA.l (A6), A2", 2},
	{cpu_suba, "SUBA.l (A7), A2", 2},
	{cpu_suba, "SUBA.l (A0)+, A2", 2},
	{cpu_suba, "SUBA.l (A1)+, A2", 2},
	{cpu_suba, "SUBA.l (A2)+, A2", 2},
	{cpu_suba, "SUBA.l (A3)+, A2", 2},
	{cpu_suba, "SUBA.l (A4)+, A2", 2},
	{cpu_suba, "SUBA.l (A5)+, A2", 2},
	{cpu_suba, "SUBA.l (A6)+, A2", 2},
	{cpu_suba, "SUBA.l (A7)+, A2", 2},
	{cpu_suba, "SUBA.l -(A0), A2", 2},
	{cpu_suba, "SUBA.l -(A1), A2", 2},
	{cpu_suba, "SUBA.l -(A2), A2", 2},
	{cpu_suba, "SUBA.l -(A3), A2", 2},
	{cpu_suba, "SUBA.l -(A4), A2", 2},
	{cpu_suba, "SUBA.l -(A5), A2", 2},
	{cpu_suba, "SUBA.l -(A6), A2", 2},
	{cpu_suba, "SUBA.l -(A7), A2", 2},
	{cpu_suba, "SUBA.l (d16, A0), A2", 4},
	{cpu_suba, "SUBA.l (d16, A1), A2", 4},
	{cpu_suba, "SUBA.l (d16, A2), A2", 4},
	{cpu_suba, "SUBA.l (d16, A3), A2", 4},
	{cpu_suba, "SUBA.l (d16, A4), A2", 4},
	{cpu_suba, "SUBA.l (d16, A5), A2", 4},
	{cpu_suba, "SUBA.l (d16, A6), A2", 4},
	{cpu_suba, "SUBA.l (d16, A7), A2", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A2", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A2", 4},
	{cpu_suba, "SUBA.l (xxx).W, A2", 4},
	{cpu_suba, "SUBA.l (xxx).L, A2", 6},
	{cpu_suba, "SUBA.l (d16, PC), A2", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A2", 4},
	{cpu_suba, "SUBA.l #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D3, D0", 2},
	{cpu_sub, "SUB.b D3, D1", 2},
	{cpu_sub, "SUB.b D3, D2", 2},
	{cpu_sub, "SUB.b D3, D3", 2},
	{cpu_sub, "SUB.b D3, D4", 2},
	{cpu_sub, "SUB.b D3, D5", 2},
	{cpu_sub, "SUB.b D3, D6", 2},
	{cpu_sub, "SUB.b D3, D7", 2},
	{cpu_sub, "SUB.b D3, A0", 2},
	{cpu_sub, "SUB.b D3, A1", 2},
	{cpu_sub, "SUB.b D3, A2", 2},
	{cpu_sub, "SUB.b D3, A3", 2},
	{cpu_sub, "SUB.b D3, A4", 2},
	{cpu_sub, "SUB.b D3, A5", 2},
	{cpu_sub, "SUB.b D3, A6", 2},
	{cpu_sub, "SUB.b D3, A7", 2},
	{cpu_sub, "SUB.b D3, (A0)", 2},
	{cpu_sub, "SUB.b D3, (A1)", 2},
	{cpu_sub, "SUB.b D3, (A2)", 2},
	{cpu_sub, "SUB.b D3, (A3)", 2},
	{cpu_sub, "SUB.b D3, (A4)", 2},
	{cpu_sub, "SUB.b D3, (A5)", 2},
	{cpu_sub, "SUB.b D3, (A6)", 2},
	{cpu_sub, "SUB.b D3, (A7)", 2},
	{cpu_sub, "SUB.b D3, (A0)+", 2},
	{cpu_sub, "SUB.b D3, (A1)+", 2},
	{cpu_sub, "SUB.b D3, (A2)+", 2},
	{cpu_sub, "SUB.b D3, (A3)+", 2},
	{cpu_sub, "SUB.b D3, (A4)+", 2},
	{cpu_sub, "SUB.b D3, (A5)+", 2},
	{cpu_sub, "SUB.b D3, (A6)+", 2},
	{cpu_sub, "SUB.b D3, (A7)+", 2},
	{cpu_sub, "SUB.b D3, -(A0)", 2},
	{cpu_sub, "SUB.b D3, -(A1)", 2},
	{cpu_sub, "SUB.b D3, -(A2)", 2},
	{cpu_sub, "SUB.b D3, -(A3)", 2},
	{cpu_sub, "SUB.b D3, -(A4)", 2},
	{cpu_sub, "SUB.b D3, -(A5)", 2},
	{cpu_sub, "SUB.b D3, -(A6)", 2},
	{cpu_sub, "SUB.b D3, -(A7)", 2},
	{cpu_sub, "SUB.b D3, (d16, A0)", 4},
	{cpu_sub, "SUB.b D3, (d16, A1)", 4},
	{cpu_sub, "SUB.b D3, (d16, A2)", 4},
	{cpu_sub, "SUB.b D3, (d16, A3)", 4},
	{cpu_sub, "SUB.b D3, (d16, A4)", 4},
	{cpu_sub, "SUB.b D3, (d16, A5)", 4},
	{cpu_sub, "SUB.b D3, (d16, A6)", 4},
	{cpu_sub, "SUB.b D3, (d16, A7)", 4},
	{cpu_sub, "SUB.b D3, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D3, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D3, (xxx).W", 4},
	{cpu_sub, "SUB.b D3, (xxx).L", 6},
	{cpu_sub, "SUB.b D3, (d16, PC)", 4},
	{cpu_sub, "SUB.b D3, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D3, D0", 2},
	{cpu_sub, "SUB.w D3, D1", 2},
	{cpu_sub, "SUB.w D3, D2", 2},
	{cpu_sub, "SUB.w D3, D3", 2},
	{cpu_sub, "SUB.w D3, D4", 2},
	{cpu_sub, "SUB.w D3, D5", 2},
	{cpu_sub, "SUB.w D3, D6", 2},
	{cpu_sub, "SUB.w D3, D7", 2},
	{cpu_sub, "SUB.w D3, A0", 2},
	{cpu_sub, "SUB.w D3, A1", 2},
	{cpu_sub, "SUB.w D3, A2", 2},
	{cpu_sub, "SUB.w D3, A3", 2},
	{cpu_sub, "SUB.w D3, A4", 2},
	{cpu_sub, "SUB.w D3, A5", 2},
	{cpu_sub, "SUB.w D3, A6", 2},
	{cpu_sub, "SUB.w D3, A7", 2},
	{cpu_sub, "SUB.w D3, (A0)", 2},
	{cpu_sub, "SUB.w D3, (A1)", 2},
	{cpu_sub, "SUB.w D3, (A2)", 2},
	{cpu_sub, "SUB.w D3, (A3)", 2},
	{cpu_sub, "SUB.w D3, (A4)", 2},
	{cpu_sub, "SUB.w D3, (A5)", 2},
	{cpu_sub, "SUB.w D3, (A6)", 2},
	{cpu_sub, "SUB.w D3, (A7)", 2},
	{cpu_sub, "SUB.w D3, (A0)+", 2},
	{cpu_sub, "SUB.w D3, (A1)+", 2},
	{cpu_sub, "SUB.w D3, (A2)+", 2},
	{cpu_sub, "SUB.w D3, (A3)+", 2},
	{cpu_sub, "SUB.w D3, (A4)+", 2},
	{cpu_sub, "SUB.w D3, (A5)+", 2},
	{cpu_sub, "SUB.w D3, (A6)+", 2},
	{cpu_sub, "SUB.w D3, (A7)+", 2},
	{cpu_sub, "SUB.w D3, -(A0)", 2},
	{cpu_sub, "SUB.w D3, -(A1)", 2},
	{cpu_sub, "SUB.w D3, -(A2)", 2},
	{cpu_sub, "SUB.w D3, -(A3)", 2},
	{cpu_sub, "SUB.w D3, -(A4)", 2},
	{cpu_sub, "SUB.w D3, -(A5)", 2},
	{cpu_sub, "SUB.w D3, -(A6)", 2},
	{cpu_sub, "SUB.w D3, -(A7)", 2},
	{cpu_sub, "SUB.w D3, (d16, A0)", 4},
	{cpu_sub, "SUB.w D3, (d16, A1)", 4},
	{cpu_sub, "SUB.w D3, (d16, A2)", 4},
	{cpu_sub, "SUB.w D3, (d16, A3)", 4},
	{cpu_sub, "SUB.w D3, (d16, A4)", 4},
	{cpu_sub, "SUB.w D3, (d16, A5)", 4},
	{cpu_sub, "SUB.w D3, (d16, A6)", 4},
	{cpu_sub, "SUB.w D3, (d16, A7)", 4},
	{cpu_sub, "SUB.w D3, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D3, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D3, (xxx).W", 4},
	{cpu_sub, "SUB.w D3, (xxx).L", 6},
	{cpu_sub, "SUB.w D3, (d16, PC)", 4},
	{cpu_sub, "SUB.w D3, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D3, D0", 2},
	{cpu_sub, "SUB.l D3, D1", 2},
	{cpu_sub, "SUB.l D3, D2", 2},
	{cpu_sub, "SUB.l D3, D3", 2},
	{cpu_sub, "SUB.l D3, D4", 2},
	{cpu_sub, "SUB.l D3, D5", 2},
	{cpu_sub, "SUB.l D3, D6", 2},
	{cpu_sub, "SUB.l D3, D7", 2},
	{cpu_sub, "SUB.l D3, A0", 2},
	{cpu_sub, "SUB.l D3, A1", 2},
	{cpu_sub, "SUB.l D3, A2", 2},
	{cpu_sub, "SUB.l D3, A3", 2},
	{cpu_sub, "SUB.l D3, A4", 2},
	{cpu_sub, "SUB.l D3, A5", 2},
	{cpu_sub, "SUB.l D3, A6", 2},
	{cpu_sub, "SUB.l D3, A7", 2},
	{cpu_sub, "SUB.l D3, (A0)", 2},
	{cpu_sub, "SUB.l D3, (A1)", 2},
	{cpu_sub, "SUB.l D3, (A2)", 2},
	{cpu_sub, "SUB.l D3, (A3)", 2},
	{cpu_sub, "SUB.l D3, (A4)", 2},
	{cpu_sub, "SUB.l D3, (A5)", 2},
	{cpu_sub, "SUB.l D3, (A6)", 2},
	{cpu_sub, "SUB.l D3, (A7)", 2},
	{cpu_sub, "SUB.l D3, (A0)+", 2},
	{cpu_sub, "SUB.l D3, (A1)+", 2},
	{cpu_sub, "SUB.l D3, (A2)+", 2},
	{cpu_sub, "SUB.l D3, (A3)+", 2},
	{cpu_sub, "SUB.l D3, (A4)+", 2},
	{cpu_sub, "SUB.l D3, (A5)+", 2},
	{cpu_sub, "SUB.l D3, (A6)+", 2},
	{cpu_sub, "SUB.l D3, (A7)+", 2},
	{cpu_sub, "SUB.l D3, -(A0)", 2},
	{cpu_sub, "SUB.l D3, -(A1)", 2},
	{cpu_sub, "SUB.l D3, -(A2)", 2},
	{cpu_sub, "SUB.l D3, -(A3)", 2},
	{cpu_sub, "SUB.l D3, -(A4)", 2},
	{cpu_sub, "SUB.l D3, -(A5)", 2},
	{cpu_sub, "SUB.l D3, -(A6)", 2},
	{cpu_sub, "SUB.l D3, -(A7)", 2},
	{cpu_sub, "SUB.l D3, (d16, A0)", 4},
	{cpu_sub, "SUB.l D3, (d16, A1)", 4},
	{cpu_sub, "SUB.l D3, (d16, A2)", 4},
	{cpu_sub, "SUB.l D3, (d16, A3)", 4},
	{cpu_sub, "SUB.l D3, (d16, A4)", 4},
	{cpu_sub, "SUB.l D3, (d16, A5)", 4},
	{cpu_sub, "SUB.l D3, (d16, A6)", 4},
	{cpu_sub, "SUB.l D3, (d16, A7)", 4},
	{cpu_sub, "SUB.l D3, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D3, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D3, (xxx).W", 4},
	{cpu_sub, "SUB.l D3, (xxx).L", 6},
	{cpu_sub, "SUB.l D3, (d16, PC)", 4},
	{cpu_sub, "SUB.l D3, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A3", 2},
	{cpu_suba, "SUBA.w D1, A3", 2},
	{cpu_suba, "SUBA.w D2, A3", 2},
	{cpu_suba, "SUBA.w D3, A3", 2},
	{cpu_suba, "SUBA.w D4, A3", 2},
	{cpu_suba, "SUBA.w D5, A3", 2},
	{cpu_suba, "SUBA.w D6, A3", 2},
	{cpu_suba, "SUBA.w D7, A3", 2},
	{cpu_suba, "SUBA.w A0, A3", 2},
	{cpu_suba, "SUBA.w A1, A3", 2},
	{cpu_suba, "SUBA.w A2, A3", 2},
	{cpu_suba, "SUBA.w A3, A3", 2},
	{cpu_suba, "SUBA.w A4, A3", 2},
	{cpu_suba, "SUBA.w A5, A3", 2},
	{cpu_suba, "SUBA.w A6, A3", 2},
	{cpu_suba, "SUBA.w A7, A3", 2},
	{cpu_suba, "SUBA.w (A0), A3", 2},
	{cpu_suba, "SUBA.w (A1), A3", 2},
	{cpu_suba, "SUBA.w (A2), A3", 2},
	{cpu_suba, "SUBA.w (A3), A3", 2},
	{cpu_suba, "SUBA.w (A4), A3", 2},
	{cpu_suba, "SUBA.w (A5), A3", 2},
	{cpu_suba, "SUBA.w (A6), A3", 2},
	{cpu_suba, "SUBA.w (A7), A3", 2},
	{cpu_suba, "SUBA.w (A0)+, A3", 2},
	{cpu_suba, "SUBA.w (A1)+, A3", 2},
	{cpu_suba, "SUBA.w (A2)+, A3", 2},
	{cpu_suba, "SUBA.w (A3)+, A3", 2},
	{cpu_suba, "SUBA.w (A4)+, A3", 2},
	{cpu_suba, "SUBA.w (A5)+, A3", 2},
	{cpu_suba, "SUBA.w (A6)+, A3", 2},
	{cpu_suba, "SUBA.w (A7)+, A3", 2},
	{cpu_suba, "SUBA.w -(A0), A3", 2},
	{cpu_suba, "SUBA.w -(A1), A3", 2},
	{cpu_suba, "SUBA.w -(A2), A3", 2},
	{cpu_suba, "SUBA.w -(A3), A3", 2},
	{cpu_suba, "SUBA.w -(A4), A3", 2},
	{cpu_suba, "SUBA.w -(A5), A3", 2},
	{cpu_suba, "SUBA.w -(A6), A3", 2},
	{cpu_suba, "SUBA.w -(A7), A3", 2},
	{cpu_suba, "SUBA.w (d16, A0), A3", 4},
	{cpu_suba, "SUBA.w (d16, A1), A3", 4},
	{cpu_suba, "SUBA.w (d16, A2), A3", 4},
	{cpu_suba, "SUBA.w (d16, A3), A3", 4},
	{cpu_suba, "SUBA.w (d16, A4), A3", 4},
	{cpu_suba, "SUBA.w (d16, A5), A3", 4},
	{cpu_suba, "SUBA.w (d16, A6), A3", 4},
	{cpu_suba, "SUBA.w (d16, A7), A3", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A3", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A3", 4},
	{cpu_suba, "SUBA.w (xxx).W, A3", 4},
	{cpu_suba, "SUBA.w (xxx).L, A3", 6},
	{cpu_suba, "SUBA.w (d16, PC), A3", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A3", 4},
	{cpu_suba, "SUBA.w #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.b D0, D3", 1},
	{cpu_subx, "SUBX.b D1, D3", 1},
	{cpu_subx, "SUBX.b D2, D3", 1},
	{cpu_subx, "SUBX.b D3, D3", 1},
	{cpu_subx, "SUBX.b D0, D3", 1},
	{cpu_subx, "SUBX.b D1, D3", 1},
	{cpu_subx, "SUBX.b D2, D3", 1},
	{cpu_subx, "SUBX.b D3, D3", 1},
	{cpu_sub, "SUB.b (A0), D3", 2},
	{cpu_sub, "SUB.b (A1), D3", 2},
	{cpu_sub, "SUB.b (A2), D3", 2},
	{cpu_sub, "SUB.b (A3), D3", 2},
	{cpu_sub, "SUB.b (A4), D3", 2},
	{cpu_sub, "SUB.b (A5), D3", 2},
	{cpu_sub, "SUB.b (A6), D3", 2},
	{cpu_sub, "SUB.b (A7), D3", 2},
	{cpu_sub, "SUB.b (A0)+, D3", 2},
	{cpu_sub, "SUB.b (A1)+, D3", 2},
	{cpu_sub, "SUB.b (A2)+, D3", 2},
	{cpu_sub, "SUB.b (A3)+, D3", 2},
	{cpu_sub, "SUB.b (A4)+, D3", 2},
	{cpu_sub, "SUB.b (A5)+, D3", 2},
	{cpu_sub, "SUB.b (A6)+, D3", 2},
	{cpu_sub, "SUB.b (A7)+, D3", 2},
	{cpu_sub, "SUB.b -(A0), D3", 2},
	{cpu_sub, "SUB.b -(A1), D3", 2},
	{cpu_sub, "SUB.b -(A2), D3", 2},
	{cpu_sub, "SUB.b -(A3), D3", 2},
	{cpu_sub, "SUB.b -(A4), D3", 2},
	{cpu_sub, "SUB.b -(A5), D3", 2},
	{cpu_sub, "SUB.b -(A6), D3", 2},
	{cpu_sub, "SUB.b -(A7), D3", 2},
	{cpu_sub, "SUB.b (d16, A0), D3", 4},
	{cpu_sub, "SUB.b (d16, A1), D3", 4},
	{cpu_sub, "SUB.b (d16, A2), D3", 4},
	{cpu_sub, "SUB.b (d16, A3), D3", 4},
	{cpu_sub, "SUB.b (d16, A4), D3", 4},
	{cpu_sub, "SUB.b (d16, A5), D3", 4},
	{cpu_sub, "SUB.b (d16, A6), D3", 4},
	{cpu_sub, "SUB.b (d16, A7), D3", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D3", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D3", 4},
	{cpu_sub, "SUB.b (xxx).W, D3", 4},
	{cpu_sub, "SUB.b (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.w D0, D3", 1},
	{cpu_subx, "SUBX.w D1, D3", 1},
	{cpu_subx, "SUBX.w D2, D3", 1},
	{cpu_subx, "SUBX.w D3, D3", 1},
	{cpu_subx, "SUBX.w D0, D3", 1},
	{cpu_subx, "SUBX.w D1, D3", 1},
	{cpu_subx, "SUBX.w D2, D3", 1},
	{cpu_subx, "SUBX.w D3, D3", 1},
	{cpu_sub, "SUB.w (A0), D3", 2},
	{cpu_sub, "SUB.w (A1), D3", 2},
	{cpu_sub, "SUB.w (A2), D3", 2},
	{cpu_sub, "SUB.w (A3), D3", 2},
	{cpu_sub, "SUB.w (A4), D3", 2},
	{cpu_sub, "SUB.w (A5), D3", 2},
	{cpu_sub, "SUB.w (A6), D3", 2},
	{cpu_sub, "SUB.w (A7), D3", 2},
	{cpu_sub, "SUB.w (A0)+, D3", 2},
	{cpu_sub, "SUB.w (A1)+, D3", 2},
	{cpu_sub, "SUB.w (A2)+, D3", 2},
	{cpu_sub, "SUB.w (A3)+, D3", 2},
	{cpu_sub, "SUB.w (A4)+, D3", 2},
	{cpu_sub, "SUB.w (A5)+, D3", 2},
	{cpu_sub, "SUB.w (A6)+, D3", 2},
	{cpu_sub, "SUB.w (A7)+, D3", 2},
	{cpu_sub, "SUB.w -(A0), D3", 2},
	{cpu_sub, "SUB.w -(A1), D3", 2},
	{cpu_sub, "SUB.w -(A2), D3", 2},
	{cpu_sub, "SUB.w -(A3), D3", 2},
	{cpu_sub, "SUB.w -(A4), D3", 2},
	{cpu_sub, "SUB.w -(A5), D3", 2},
	{cpu_sub, "SUB.w -(A6), D3", 2},
	{cpu_sub, "SUB.w -(A7), D3", 2},
	{cpu_sub, "SUB.w (d16, A0), D3", 4},
	{cpu_sub, "SUB.w (d16, A1), D3", 4},
	{cpu_sub, "SUB.w (d16, A2), D3", 4},
	{cpu_sub, "SUB.w (d16, A3), D3", 4},
	{cpu_sub, "SUB.w (d16, A4), D3", 4},
	{cpu_sub, "SUB.w (d16, A5), D3", 4},
	{cpu_sub, "SUB.w (d16, A6), D3", 4},
	{cpu_sub, "SUB.w (d16, A7), D3", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D3", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D3", 4},
	{cpu_sub, "SUB.w (xxx).W, D3", 4},
	{cpu_sub, "SUB.w (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A3)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A3)", 1},
	{cpu_subx, "SUBX.l D0, D3", 1},
	{cpu_subx, "SUBX.l D1, D3", 1},
	{cpu_subx, "SUBX.l D2, D3", 1},
	{cpu_subx, "SUBX.l D3, D3", 1},
	{cpu_subx, "SUBX.l D0, D3", 1},
	{cpu_subx, "SUBX.l D1, D3", 1},
	{cpu_subx, "SUBX.l D2, D3", 1},
	{cpu_subx, "SUBX.l D3, D3", 1},
	{cpu_sub, "SUB.l (A0), D3", 2},
	{cpu_sub, "SUB.l (A1), D3", 2},
	{cpu_sub, "SUB.l (A2), D3", 2},
	{cpu_sub, "SUB.l (A3), D3", 2},
	{cpu_sub, "SUB.l (A4), D3", 2},
	{cpu_sub, "SUB.l (A5), D3", 2},
	{cpu_sub, "SUB.l (A6), D3", 2},
	{cpu_sub, "SUB.l (A7), D3", 2},
	{cpu_sub, "SUB.l (A0)+, D3", 2},
	{cpu_sub, "SUB.l (A1)+, D3", 2},
	{cpu_sub, "SUB.l (A2)+, D3", 2},
	{cpu_sub, "SUB.l (A3)+, D3", 2},
	{cpu_sub, "SUB.l (A4)+, D3", 2},
	{cpu_sub, "SUB.l (A5)+, D3", 2},
	{cpu_sub, "SUB.l (A6)+, D3", 2},
	{cpu_sub, "SUB.l (A7)+, D3", 2},
	{cpu_sub, "SUB.l -(A0), D3", 2},
	{cpu_sub, "SUB.l -(A1), D3", 2},
	{cpu_sub, "SUB.l -(A2), D3", 2},
	{cpu_sub, "SUB.l -(A3), D3", 2},
	{cpu_sub, "SUB.l -(A4), D3", 2},
	{cpu_sub, "SUB.l -(A5), D3", 2},
	{cpu_sub, "SUB.l -(A6), D3", 2},
	{cpu_sub, "SUB.l -(A7), D3", 2},
	{cpu_sub, "SUB.l (d16, A0), D3", 4},
	{cpu_sub, "SUB.l (d16, A1), D3", 4},
	{cpu_sub, "SUB.l (d16, A2), D3", 4},
	{cpu_sub, "SUB.l (d16, A3), D3", 4},
	{cpu_sub, "SUB.l (d16, A4), D3", 4},
	{cpu_sub, "SUB.l (d16, A5), D3", 4},
	{cpu_sub, "SUB.l (d16, A6), D3", 4},
	{cpu_sub, "SUB.l (d16, A7), D3", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D3", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D3", 4},
	{cpu_sub, "SUB.l (xxx).W, D3", 4},
	{cpu_sub, "SUB.l (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A3", 2},
	{cpu_suba, "SUBA.l D1, A3", 2},
	{cpu_suba, "SUBA.l D2, A3", 2},
	{cpu_suba, "SUBA.l D3, A3", 2},
	{cpu_suba, "SUBA.l D4, A3", 2},
	{cpu_suba, "SUBA.l D5, A3", 2},
	{cpu_suba, "SUBA.l D6, A3", 2},
	{cpu_suba, "SUBA.l D7, A3", 2},
	{cpu_suba, "SUBA.l A0, A3", 2},
	{cpu_suba, "SUBA.l A1, A3", 2},
	{cpu_suba, "SUBA.l A2, A3", 2},
	{cpu_suba, "SUBA.l A3, A3", 2},
	{cpu_suba, "SUBA.l A4, A3", 2},
	{cpu_suba, "SUBA.l A5, A3", 2},
	{cpu_suba, "SUBA.l A6, A3", 2},
	{cpu_suba, "SUBA.l A7, A3", 2},
	{cpu_suba, "SUBA.l (A0), A3", 2},
	{cpu_suba, "SUBA.l (A1), A3", 2},
	{cpu_suba, "SUBA.l (A2), A3", 2},
	{cpu_suba, "SUBA.l (A3), A3", 2},
	{cpu_suba, "SUBA.l (A4), A3", 2},
	{cpu_suba, "SUBA.l (A5), A3", 2},
	{cpu_suba, "SUBA.l (A6), A3", 2},
	{cpu_suba, "SUBA.l (A7), A3", 2},
	{cpu_suba, "SUBA.l (A0)+, A3", 2},
	{cpu_suba, "SUBA.l (A1)+, A3", 2},
	{cpu_suba, "SUBA.l (A2)+, A3", 2},
	{cpu_suba, "SUBA.l (A3)+, A3", 2},
	{cpu_suba, "SUBA.l (A4)+, A3", 2},
	{cpu_suba, "SUBA.l (A5)+, A3", 2},
	{cpu_suba, "SUBA.l (A6)+, A3", 2},
	{cpu_suba, "SUBA.l (A7)+, A3", 2},
	{cpu_suba, "SUBA.l -(A0), A3", 2},
	{cpu_suba, "SUBA.l -(A1), A3", 2},
	{cpu_suba, "SUBA.l -(A2), A3", 2},
	{cpu_suba, "SUBA.l -(A3), A3", 2},
	{cpu_suba, "SUBA.l -(A4), A3", 2},
	{cpu_suba, "SUBA.l -(A5), A3", 2},
	{cpu_suba, "SUBA.l -(A6), A3", 2},
	{cpu_suba, "SUBA.l -(A7), A3", 2},
	{cpu_suba, "SUBA.l (d16, A0), A3", 4},
	{cpu_suba, "SUBA.l (d16, A1), A3", 4},
	{cpu_suba, "SUBA.l (d16, A2), A3", 4},
	{cpu_suba, "SUBA.l (d16, A3), A3", 4},
	{cpu_suba, "SUBA.l (d16, A4), A3", 4},
	{cpu_suba, "SUBA.l (d16, A5), A3", 4},
	{cpu_suba, "SUBA.l (d16, A6), A3", 4},
	{cpu_suba, "SUBA.l (d16, A7), A3", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A3", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A3", 4},
	{cpu_suba, "SUBA.l (xxx).W, A3", 4},
	{cpu_suba, "SUBA.l (xxx).L, A3", 6},
	{cpu_suba, "SUBA.l (d16, PC), A3", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A3", 4},
	{cpu_suba, "SUBA.l #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D4, D0", 2},
	{cpu_sub, "SUB.b D4, D1", 2},
	{cpu_sub, "SUB.b D4, D2", 2},
	{cpu_sub, "SUB.b D4, D3", 2},
	{cpu_sub, "SUB.b D4, D4", 2},
	{cpu_sub, "SUB.b D4, D5", 2},
	{cpu_sub, "SUB.b D4, D6", 2},
	{cpu_sub, "SUB.b D4, D7", 2},
	{cpu_sub, "SUB.b D4, A0", 2},
	{cpu_sub, "SUB.b D4, A1", 2},
	{cpu_sub, "SUB.b D4, A2", 2},
	{cpu_sub, "SUB.b D4, A3", 2},
	{cpu_sub, "SUB.b D4, A4", 2},
	{cpu_sub, "SUB.b D4, A5", 2},
	{cpu_sub, "SUB.b D4, A6", 2},
	{cpu_sub, "SUB.b D4, A7", 2},
	{cpu_sub, "SUB.b D4, (A0)", 2},
	{cpu_sub, "SUB.b D4, (A1)", 2},
	{cpu_sub, "SUB.b D4, (A2)", 2},
	{cpu_sub, "SUB.b D4, (A3)", 2},
	{cpu_sub, "SUB.b D4, (A4)", 2},
	{cpu_sub, "SUB.b D4, (A5)", 2},
	{cpu_sub, "SUB.b D4, (A6)", 2},
	{cpu_sub, "SUB.b D4, (A7)", 2},
	{cpu_sub, "SUB.b D4, (A0)+", 2},
	{cpu_sub, "SUB.b D4, (A1)+", 2},
	{cpu_sub, "SUB.b D4, (A2)+", 2},
	{cpu_sub, "SUB.b D4, (A3)+", 2},
	{cpu_sub, "SUB.b D4, (A4)+", 2},
	{cpu_sub, "SUB.b D4, (A5)+", 2},
	{cpu_sub, "SUB.b D4, (A6)+", 2},
	{cpu_sub, "SUB.b D4, (A7)+", 2},
	{cpu_sub, "SUB.b D4, -(A0)", 2},
	{cpu_sub, "SUB.b D4, -(A1)", 2},
	{cpu_sub, "SUB.b D4, -(A2)", 2},
	{cpu_sub, "SUB.b D4, -(A3)", 2},
	{cpu_sub, "SUB.b D4, -(A4)", 2},
	{cpu_sub, "SUB.b D4, -(A5)", 2},
	{cpu_sub, "SUB.b D4, -(A6)", 2},
	{cpu_sub, "SUB.b D4, -(A7)", 2},
	{cpu_sub, "SUB.b D4, (d16, A0)", 4},
	{cpu_sub, "SUB.b D4, (d16, A1)", 4},
	{cpu_sub, "SUB.b D4, (d16, A2)", 4},
	{cpu_sub, "SUB.b D4, (d16, A3)", 4},
	{cpu_sub, "SUB.b D4, (d16, A4)", 4},
	{cpu_sub, "SUB.b D4, (d16, A5)", 4},
	{cpu_sub, "SUB.b D4, (d16, A6)", 4},
	{cpu_sub, "SUB.b D4, (d16, A7)", 4},
	{cpu_sub, "SUB.b D4, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D4, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D4, (xxx).W", 4},
	{cpu_sub, "SUB.b D4, (xxx).L", 6},
	{cpu_sub, "SUB.b D4, (d16, PC)", 4},
	{cpu_sub, "SUB.b D4, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D4, D0", 2},
	{cpu_sub, "SUB.w D4, D1", 2},
	{cpu_sub, "SUB.w D4, D2", 2},
	{cpu_sub, "SUB.w D4, D3", 2},
	{cpu_sub, "SUB.w D4, D4", 2},
	{cpu_sub, "SUB.w D4, D5", 2},
	{cpu_sub, "SUB.w D4, D6", 2},
	{cpu_sub, "SUB.w D4, D7", 2},
	{cpu_sub, "SUB.w D4, A0", 2},
	{cpu_sub, "SUB.w D4, A1", 2},
	{cpu_sub, "SUB.w D4, A2", 2},
	{cpu_sub, "SUB.w D4, A3", 2},
	{cpu_sub, "SUB.w D4, A4", 2},
	{cpu_sub, "SUB.w D4, A5", 2},
	{cpu_sub, "SUB.w D4, A6", 2},
	{cpu_sub, "SUB.w D4, A7", 2},
	{cpu_sub, "SUB.w D4, (A0)", 2},
	{cpu_sub, "SUB.w D4, (A1)", 2},
	{cpu_sub, "SUB.w D4, (A2)", 2},
	{cpu_sub, "SUB.w D4, (A3)", 2},
	{cpu_sub, "SUB.w D4, (A4)", 2},
	{cpu_sub, "SUB.w D4, (A5)", 2},
	{cpu_sub, "SUB.w D4, (A6)", 2},
	{cpu_sub, "SUB.w D4, (A7)", 2},
	{cpu_sub, "SUB.w D4, (A0)+", 2},
	{cpu_sub, "SUB.w D4, (A1)+", 2},
	{cpu_sub, "SUB.w D4, (A2)+", 2},
	{cpu_sub, "SUB.w D4, (A3)+", 2},
	{cpu_sub, "SUB.w D4, (A4)+", 2},
	{cpu_sub, "SUB.w D4, (A5)+", 2},
	{cpu_sub, "SUB.w D4, (A6)+", 2},
	{cpu_sub, "SUB.w D4, (A7)+", 2},
	{cpu_sub, "SUB.w D4, -(A0)", 2},
	{cpu_sub, "SUB.w D4, -(A1)", 2},
	{cpu_sub, "SUB.w D4, -(A2)", 2},
	{cpu_sub, "SUB.w D4, -(A3)", 2},
	{cpu_sub, "SUB.w D4, -(A4)", 2},
	{cpu_sub, "SUB.w D4, -(A5)", 2},
	{cpu_sub, "SUB.w D4, -(A6)", 2},
	{cpu_sub, "SUB.w D4, -(A7)", 2},
	{cpu_sub, "SUB.w D4, (d16, A0)", 4},
	{cpu_sub, "SUB.w D4, (d16, A1)", 4},
	{cpu_sub, "SUB.w D4, (d16, A2)", 4},
	{cpu_sub, "SUB.w D4, (d16, A3)", 4},
	{cpu_sub, "SUB.w D4, (d16, A4)", 4},
	{cpu_sub, "SUB.w D4, (d16, A5)", 4},
	{cpu_sub, "SUB.w D4, (d16, A6)", 4},
	{cpu_sub, "SUB.w D4, (d16, A7)", 4},
	{cpu_sub, "SUB.w D4, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D4, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D4, (xxx).W", 4},
	{cpu_sub, "SUB.w D4, (xxx).L", 6},
	{cpu_sub, "SUB.w D4, (d16, PC)", 4},
	{cpu_sub, "SUB.w D4, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D4, D0", 2},
	{cpu_sub, "SUB.l D4, D1", 2},
	{cpu_sub, "SUB.l D4, D2", 2},
	{cpu_sub, "SUB.l D4, D3", 2},
	{cpu_sub, "SUB.l D4, D4", 2},
	{cpu_sub, "SUB.l D4, D5", 2},
	{cpu_sub, "SUB.l D4, D6", 2},
	{cpu_sub, "SUB.l D4, D7", 2},
	{cpu_sub, "SUB.l D4, A0", 2},
	{cpu_sub, "SUB.l D4, A1", 2},
	{cpu_sub, "SUB.l D4, A2", 2},
	{cpu_sub, "SUB.l D4, A3", 2},
	{cpu_sub, "SUB.l D4, A4", 2},
	{cpu_sub, "SUB.l D4, A5", 2},
	{cpu_sub, "SUB.l D4, A6", 2},
	{cpu_sub, "SUB.l D4, A7", 2},
	{cpu_sub, "SUB.l D4, (A0)", 2},
	{cpu_sub, "SUB.l D4, (A1)", 2},
	{cpu_sub, "SUB.l D4, (A2)", 2},
	{cpu_sub, "SUB.l D4, (A3)", 2},
	{cpu_sub, "SUB.l D4, (A4)", 2},
	{cpu_sub, "SUB.l D4, (A5)", 2},
	{cpu_sub, "SUB.l D4, (A6)", 2},
	{cpu_sub, "SUB.l D4, (A7)", 2},
	{cpu_sub, "SUB.l D4, (A0)+", 2},
	{cpu_sub, "SUB.l D4, (A1)+", 2},
	{cpu_sub, "SUB.l D4, (A2)+", 2},
	{cpu_sub, "SUB.l D4, (A3)+", 2},
	{cpu_sub, "SUB.l D4, (A4)+", 2},
	{cpu_sub, "SUB.l D4, (A5)+", 2},
	{cpu_sub, "SUB.l D4, (A6)+", 2},
	{cpu_sub, "SUB.l D4, (A7)+", 2},
	{cpu_sub, "SUB.l D4, -(A0)", 2},
	{cpu_sub, "SUB.l D4, -(A1)", 2},
	{cpu_sub, "SUB.l D4, -(A2)", 2},
	{cpu_sub, "SUB.l D4, -(A3)", 2},
	{cpu_sub, "SUB.l D4, -(A4)", 2},
	{cpu_sub, "SUB.l D4, -(A5)", 2},
	{cpu_sub, "SUB.l D4, -(A6)", 2},
	{cpu_sub, "SUB.l D4, -(A7)", 2},
	{cpu_sub, "SUB.l D4, (d16, A0)", 4},
	{cpu_sub, "SUB.l D4, (d16, A1)", 4},
	{cpu_sub, "SUB.l D4, (d16, A2)", 4},
	{cpu_sub, "SUB.l D4, (d16, A3)", 4},
	{cpu_sub, "SUB.l D4, (d16, A4)", 4},
	{cpu_sub, "SUB.l D4, (d16, A5)", 4},
	{cpu_sub, "SUB.l D4, (d16, A6)", 4},
	{cpu_sub, "SUB.l D4, (d16, A7)", 4},
	{cpu_sub, "SUB.l D4, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D4, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D4, (xxx).W", 4},
	{cpu_sub, "SUB.l D4, (xxx).L", 6},
	{cpu_sub, "SUB.l D4, (d16, PC)", 4},
	{cpu_sub, "SUB.l D4, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A4", 2},
	{cpu_suba, "SUBA.w D1, A4", 2},
	{cpu_suba, "SUBA.w D2, A4", 2},
	{cpu_suba, "SUBA.w D3, A4", 2},
	{cpu_suba, "SUBA.w D4, A4", 2},
	{cpu_suba, "SUBA.w D5, A4", 2},
	{cpu_suba, "SUBA.w D6, A4", 2},
	{cpu_suba, "SUBA.w D7, A4", 2},
	{cpu_suba, "SUBA.w A0, A4", 2},
	{cpu_suba, "SUBA.w A1, A4", 2},
	{cpu_suba, "SUBA.w A2, A4", 2},
	{cpu_suba, "SUBA.w A3, A4", 2},
	{cpu_suba, "SUBA.w A4, A4", 2},
	{cpu_suba, "SUBA.w A5, A4", 2},
	{cpu_suba, "SUBA.w A6, A4", 2},
	{cpu_suba, "SUBA.w A7, A4", 2},
	{cpu_suba, "SUBA.w (A0), A4", 2},
	{cpu_suba, "SUBA.w (A1), A4", 2},
	{cpu_suba, "SUBA.w (A2), A4", 2},
	{cpu_suba, "SUBA.w (A3), A4", 2},
	{cpu_suba, "SUBA.w (A4), A4", 2},
	{cpu_suba, "SUBA.w (A5), A4", 2},
	{cpu_suba, "SUBA.w (A6), A4", 2},
	{cpu_suba, "SUBA.w (A7), A4", 2},
	{cpu_suba, "SUBA.w (A0)+, A4", 2},
	{cpu_suba, "SUBA.w (A1)+, A4", 2},
	{cpu_suba, "SUBA.w (A2)+, A4", 2},
	{cpu_suba, "SUBA.w (A3)+, A4", 2},
	{cpu_suba, "SUBA.w (A4)+, A4", 2},
	{cpu_suba, "SUBA.w (A5)+, A4", 2},
	{cpu_suba, "SUBA.w (A6)+, A4", 2},
	{cpu_suba, "SUBA.w (A7)+, A4", 2},
	{cpu_suba, "SUBA.w -(A0), A4", 2},
	{cpu_suba, "SUBA.w -(A1), A4", 2},
	{cpu_suba, "SUBA.w -(A2), A4", 2},
	{cpu_suba, "SUBA.w -(A3), A4", 2},
	{cpu_suba, "SUBA.w -(A4), A4", 2},
	{cpu_suba, "SUBA.w -(A5), A4", 2},
	{cpu_suba, "SUBA.w -(A6), A4", 2},
	{cpu_suba, "SUBA.w -(A7), A4", 2},
	{cpu_suba, "SUBA.w (d16, A0), A4", 4},
	{cpu_suba, "SUBA.w (d16, A1), A4", 4},
	{cpu_suba, "SUBA.w (d16, A2), A4", 4},
	{cpu_suba, "SUBA.w (d16, A3), A4", 4},
	{cpu_suba, "SUBA.w (d16, A4), A4", 4},
	{cpu_suba, "SUBA.w (d16, A5), A4", 4},
	{cpu_suba, "SUBA.w (d16, A6), A4", 4},
	{cpu_suba, "SUBA.w (d16, A7), A4", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A4", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A4", 4},
	{cpu_suba, "SUBA.w (xxx).W, A4", 4},
	{cpu_suba, "SUBA.w (xxx).L, A4", 6},
	{cpu_suba, "SUBA.w (d16, PC), A4", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A4", 4},
	{cpu_suba, "SUBA.w #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.b D0, D4", 1},
	{cpu_subx, "SUBX.b D1, D4", 1},
	{cpu_subx, "SUBX.b D2, D4", 1},
	{cpu_subx, "SUBX.b D3, D4", 1},
	{cpu_subx, "SUBX.b D0, D4", 1},
	{cpu_subx, "SUBX.b D1, D4", 1},
	{cpu_subx, "SUBX.b D2, D4", 1},
	{cpu_subx, "SUBX.b D3, D4", 1},
	{cpu_sub, "SUB.b (A0), D4", 2},
	{cpu_sub, "SUB.b (A1), D4", 2},
	{cpu_sub, "SUB.b (A2), D4", 2},
	{cpu_sub, "SUB.b (A3), D4", 2},
	{cpu_sub, "SUB.b (A4), D4", 2},
	{cpu_sub, "SUB.b (A5), D4", 2},
	{cpu_sub, "SUB.b (A6), D4", 2},
	{cpu_sub, "SUB.b (A7), D4", 2},
	{cpu_sub, "SUB.b (A0)+, D4", 2},
	{cpu_sub, "SUB.b (A1)+, D4", 2},
	{cpu_sub, "SUB.b (A2)+, D4", 2},
	{cpu_sub, "SUB.b (A3)+, D4", 2},
	{cpu_sub, "SUB.b (A4)+, D4", 2},
	{cpu_sub, "SUB.b (A5)+, D4", 2},
	{cpu_sub, "SUB.b (A6)+, D4", 2},
	{cpu_sub, "SUB.b (A7)+, D4", 2},
	{cpu_sub, "SUB.b -(A0), D4", 2},
	{cpu_sub, "SUB.b -(A1), D4", 2},
	{cpu_sub, "SUB.b -(A2), D4", 2},
	{cpu_sub, "SUB.b -(A3), D4", 2},
	{cpu_sub, "SUB.b -(A4), D4", 2},
	{cpu_sub, "SUB.b -(A5), D4", 2},
	{cpu_sub, "SUB.b -(A6), D4", 2},
	{cpu_sub, "SUB.b -(A7), D4", 2},
	{cpu_sub, "SUB.b (d16, A0), D4", 4},
	{cpu_sub, "SUB.b (d16, A1), D4", 4},
	{cpu_sub, "SUB.b (d16, A2), D4", 4},
	{cpu_sub, "SUB.b (d16, A3), D4", 4},
	{cpu_sub, "SUB.b (d16, A4), D4", 4},
	{cpu_sub, "SUB.b (d16, A5), D4", 4},
	{cpu_sub, "SUB.b (d16, A6), D4", 4},
	{cpu_sub, "SUB.b (d16, A7), D4", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D4", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D4", 4},
	{cpu_sub, "SUB.b (xxx).W, D4", 4},
	{cpu_sub, "SUB.b (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.w D0, D4", 1},
	{cpu_subx, "SUBX.w D1, D4", 1},
	{cpu_subx, "SUBX.w D2, D4", 1},
	{cpu_subx, "SUBX.w D3, D4", 1},
	{cpu_subx, "SUBX.w D0, D4", 1},
	{cpu_subx, "SUBX.w D1, D4", 1},
	{cpu_subx, "SUBX.w D2, D4", 1},
	{cpu_subx, "SUBX.w D3, D4", 1},
	{cpu_sub, "SUB.w (A0), D4", 2},
	{cpu_sub, "SUB.w (A1), D4", 2},
	{cpu_sub, "SUB.w (A2), D4", 2},
	{cpu_sub, "SUB.w (A3), D4", 2},
	{cpu_sub, "SUB.w (A4), D4", 2},
	{cpu_sub, "SUB.w (A5), D4", 2},
	{cpu_sub, "SUB.w (A6), D4", 2},
	{cpu_sub, "SUB.w (A7), D4", 2},
	{cpu_sub, "SUB.w (A0)+, D4", 2},
	{cpu_sub, "SUB.w (A1)+, D4", 2},
	{cpu_sub, "SUB.w (A2)+, D4", 2},
	{cpu_sub, "SUB.w (A3)+, D4", 2},
	{cpu_sub, "SUB.w (A4)+, D4", 2},
	{cpu_sub, "SUB.w (A5)+, D4", 2},
	{cpu_sub, "SUB.w (A6)+, D4", 2},
	{cpu_sub, "SUB.w (A7)+, D4", 2},
	{cpu_sub, "SUB.w -(A0), D4", 2},
	{cpu_sub, "SUB.w -(A1), D4", 2},
	{cpu_sub, "SUB.w -(A2), D4", 2},
	{cpu_sub, "SUB.w -(A3), D4", 2},
	{cpu_sub, "SUB.w -(A4), D4", 2},
	{cpu_sub, "SUB.w -(A5), D4", 2},
	{cpu_sub, "SUB.w -(A6), D4", 2},
	{cpu_sub, "SUB.w -(A7), D4", 2},
	{cpu_sub, "SUB.w (d16, A0), D4", 4},
	{cpu_sub, "SUB.w (d16, A1), D4", 4},
	{cpu_sub, "SUB.w (d16, A2), D4", 4},
	{cpu_sub, "SUB.w (d16, A3), D4", 4},
	{cpu_sub, "SUB.w (d16, A4), D4", 4},
	{cpu_sub, "SUB.w (d16, A5), D4", 4},
	{cpu_sub, "SUB.w (d16, A6), D4", 4},
	{cpu_sub, "SUB.w (d16, A7), D4", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D4", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D4", 4},
	{cpu_sub, "SUB.w (xxx).W, D4", 4},
	{cpu_sub, "SUB.w (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A4)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A4)", 1},
	{cpu_subx, "SUBX.l D0, D4", 1},
	{cpu_subx, "SUBX.l D1, D4", 1},
	{cpu_subx, "SUBX.l D2, D4", 1},
	{cpu_subx, "SUBX.l D3, D4", 1},
	{cpu_subx, "SUBX.l D0, D4", 1},
	{cpu_subx, "SUBX.l D1, D4", 1},
	{cpu_subx, "SUBX.l D2, D4", 1},
	{cpu_subx, "SUBX.l D3, D4", 1},
	{cpu_sub, "SUB.l (A0), D4", 2},
	{cpu_sub, "SUB.l (A1), D4", 2},
	{cpu_sub, "SUB.l (A2), D4", 2},
	{cpu_sub, "SUB.l (A3), D4", 2},
	{cpu_sub, "SUB.l (A4), D4", 2},
	{cpu_sub, "SUB.l (A5), D4", 2},
	{cpu_sub, "SUB.l (A6), D4", 2},
	{cpu_sub, "SUB.l (A7), D4", 2},
	{cpu_sub, "SUB.l (A0)+, D4", 2},
	{cpu_sub, "SUB.l (A1)+, D4", 2},
	{cpu_sub, "SUB.l (A2)+, D4", 2},
	{cpu_sub, "SUB.l (A3)+, D4", 2},
	{cpu_sub, "SUB.l (A4)+, D4", 2},
	{cpu_sub, "SUB.l (A5)+, D4", 2},
	{cpu_sub, "SUB.l (A6)+, D4", 2},
	{cpu_sub, "SUB.l (A7)+, D4", 2},
	{cpu_sub, "SUB.l -(A0), D4", 2},
	{cpu_sub, "SUB.l -(A1), D4", 2},
	{cpu_sub, "SUB.l -(A2), D4", 2},
	{cpu_sub, "SUB.l -(A3), D4", 2},
	{cpu_sub, "SUB.l -(A4), D4", 2},
	{cpu_sub, "SUB.l -(A5), D4", 2},
	{cpu_sub, "SUB.l -(A6), D4", 2},
	{cpu_sub, "SUB.l -(A7), D4", 2},
	{cpu_sub, "SUB.l (d16, A0), D4", 4},
	{cpu_sub, "SUB.l (d16, A1), D4", 4},
	{cpu_sub, "SUB.l (d16, A2), D4", 4},
	{cpu_sub, "SUB.l (d16, A3), D4", 4},
	{cpu_sub, "SUB.l (d16, A4), D4", 4},
	{cpu_sub, "SUB.l (d16, A5), D4", 4},
	{cpu_sub, "SUB.l (d16, A6), D4", 4},
	{cpu_sub, "SUB.l (d16, A7), D4", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D4", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D4", 4},
	{cpu_sub, "SUB.l (xxx).W, D4", 4},
	{cpu_sub, "SUB.l (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A4", 2},
	{cpu_suba, "SUBA.l D1, A4", 2},
	{cpu_suba, "SUBA.l D2, A4", 2},
	{cpu_suba, "SUBA.l D3, A4", 2},
	{cpu_suba, "SUBA.l D4, A4", 2},
	{cpu_suba, "SUBA.l D5, A4", 2},
	{cpu_suba, "SUBA.l D6, A4", 2},
	{cpu_suba, "SUBA.l D7, A4", 2},
	{cpu_suba, "SUBA.l A0, A4", 2},
	{cpu_suba, "SUBA.l A1, A4", 2},
	{cpu_suba, "SUBA.l A2, A4", 2},
	{cpu_suba, "SUBA.l A3, A4", 2},
	{cpu_suba, "SUBA.l A4, A4", 2},
	{cpu_suba, "SUBA.l A5, A4", 2},
	{cpu_suba, "SUBA.l A6, A4", 2},
	{cpu_suba, "SUBA.l A7, A4", 2},
	{cpu_suba, "SUBA.l (A0), A4", 2},
	{cpu_suba, "SUBA.l (A1), A4", 2},
	{cpu_suba, "SUBA.l (A2), A4", 2},
	{cpu_suba, "SUBA.l (A3), A4", 2},
	{cpu_suba, "SUBA.l (A4), A4", 2},
	{cpu_suba, "SUBA.l (A5), A4", 2},
	{cpu_suba, "SUBA.l (A6), A4", 2},
	{cpu_suba, "SUBA.l (A7), A4", 2},
	{cpu_suba, "SUBA.l (A0)+, A4", 2},
	{cpu_suba, "SUBA.l (A1)+, A4", 2},
	{cpu_suba, "SUBA.l (A2)+, A4", 2},
	{cpu_suba, "SUBA.l (A3)+, A4", 2},
	{cpu_suba, "SUBA.l (A4)+, A4", 2},
	{cpu_suba, "SUBA.l (A5)+, A4", 2},
	{cpu_suba, "SUBA.l (A6)+, A4", 2},
	{cpu_suba, "SUBA.l (A7)+, A4", 2},
	{cpu_suba, "SUBA.l -(A0), A4", 2},
	{cpu_suba, "SUBA.l -(A1), A4", 2},
	{cpu_suba, "SUBA.l -(A2), A4", 2},
	{cpu_suba, "SUBA.l -(A3), A4", 2},
	{cpu_suba, "SUBA.l -(A4), A4", 2},
	{cpu_suba, "SUBA.l -(A5), A4", 2},
	{cpu_suba, "SUBA.l -(A6), A4", 2},
	{cpu_suba, "SUBA.l -(A7), A4", 2},
	{cpu_suba, "SUBA.l (d16, A0), A4", 4},
	{cpu_suba, "SUBA.l (d16, A1), A4", 4},
	{cpu_suba, "SUBA.l (d16, A2), A4", 4},
	{cpu_suba, "SUBA.l (d16, A3), A4", 4},
	{cpu_suba, "SUBA.l (d16, A4), A4", 4},
	{cpu_suba, "SUBA.l (d16, A5), A4", 4},
	{cpu_suba, "SUBA.l (d16, A6), A4", 4},
	{cpu_suba, "SUBA.l (d16, A7), A4", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A4", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A4", 4},
	{cpu_suba, "SUBA.l (xxx).W, A4", 4},
	{cpu_suba, "SUBA.l (xxx).L, A4", 6},
	{cpu_suba, "SUBA.l (d16, PC), A4", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A4", 4},
	{cpu_suba, "SUBA.l #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D5, D0", 2},
	{cpu_sub, "SUB.b D5, D1", 2},
	{cpu_sub, "SUB.b D5, D2", 2},
	{cpu_sub, "SUB.b D5, D3", 2},
	{cpu_sub, "SUB.b D5, D4", 2},
	{cpu_sub, "SUB.b D5, D5", 2},
	{cpu_sub, "SUB.b D5, D6", 2},
	{cpu_sub, "SUB.b D5, D7", 2},
	{cpu_sub, "SUB.b D5, A0", 2},
	{cpu_sub, "SUB.b D5, A1", 2},
	{cpu_sub, "SUB.b D5, A2", 2},
	{cpu_sub, "SUB.b D5, A3", 2},
	{cpu_sub, "SUB.b D5, A4", 2},
	{cpu_sub, "SUB.b D5, A5", 2},
	{cpu_sub, "SUB.b D5, A6", 2},
	{cpu_sub, "SUB.b D5, A7", 2},
	{cpu_sub, "SUB.b D5, (A0)", 2},
	{cpu_sub, "SUB.b D5, (A1)", 2},
	{cpu_sub, "SUB.b D5, (A2)", 2},
	{cpu_sub, "SUB.b D5, (A3)", 2},
	{cpu_sub, "SUB.b D5, (A4)", 2},
	{cpu_sub, "SUB.b D5, (A5)", 2},
	{cpu_sub, "SUB.b D5, (A6)", 2},
	{cpu_sub, "SUB.b D5, (A7)", 2},
	{cpu_sub, "SUB.b D5, (A0)+", 2},
	{cpu_sub, "SUB.b D5, (A1)+", 2},
	{cpu_sub, "SUB.b D5, (A2)+", 2},
	{cpu_sub, "SUB.b D5, (A3)+", 2},
	{cpu_sub, "SUB.b D5, (A4)+", 2},
	{cpu_sub, "SUB.b D5, (A5)+", 2},
	{cpu_sub, "SUB.b D5, (A6)+", 2},
	{cpu_sub, "SUB.b D5, (A7)+", 2},
	{cpu_sub, "SUB.b D5, -(A0)", 2},
	{cpu_sub, "SUB.b D5, -(A1)", 2},
	{cpu_sub, "SUB.b D5, -(A2)", 2},
	{cpu_sub, "SUB.b D5, -(A3)", 2},
	{cpu_sub, "SUB.b D5, -(A4)", 2},
	{cpu_sub, "SUB.b D5, -(A5)", 2},
	{cpu_sub, "SUB.b D5, -(A6)", 2},
	{cpu_sub, "SUB.b D5, -(A7)", 2},
	{cpu_sub, "SUB.b D5, (d16, A0)", 4},
	{cpu_sub, "SUB.b D5, (d16, A1)", 4},
	{cpu_sub, "SUB.b D5, (d16, A2)", 4},
	{cpu_sub, "SUB.b D5, (d16, A3)", 4},
	{cpu_sub, "SUB.b D5, (d16, A4)", 4},
	{cpu_sub, "SUB.b D5, (d16, A5)", 4},
	{cpu_sub, "SUB.b D5, (d16, A6)", 4},
	{cpu_sub, "SUB.b D5, (d16, A7)", 4},
	{cpu_sub, "SUB.b D5, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D5, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D5, (xxx).W", 4},
	{cpu_sub, "SUB.b D5, (xxx).L", 6},
	{cpu_sub, "SUB.b D5, (d16, PC)", 4},
	{cpu_sub, "SUB.b D5, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D5, D0", 2},
	{cpu_sub, "SUB.w D5, D1", 2},
	{cpu_sub, "SUB.w D5, D2", 2},
	{cpu_sub, "SUB.w D5, D3", 2},
	{cpu_sub, "SUB.w D5, D4", 2},
	{cpu_sub, "SUB.w D5, D5", 2},
	{cpu_sub, "SUB.w D5, D6", 2},
	{cpu_sub, "SUB.w D5, D7", 2},
	{cpu_sub, "SUB.w D5, A0", 2},
	{cpu_sub, "SUB.w D5, A1", 2},
	{cpu_sub, "SUB.w D5, A2", 2},
	{cpu_sub, "SUB.w D5, A3", 2},
	{cpu_sub, "SUB.w D5, A4", 2},
	{cpu_sub, "SUB.w D5, A5", 2},
	{cpu_sub, "SUB.w D5, A6", 2},
	{cpu_sub, "SUB.w D5, A7", 2},
	{cpu_sub, "SUB.w D5, (A0)", 2},
	{cpu_sub, "SUB.w D5, (A1)", 2},
	{cpu_sub, "SUB.w D5, (A2)", 2},
	{cpu_sub, "SUB.w D5, (A3)", 2},
	{cpu_sub, "SUB.w D5, (A4)", 2},
	{cpu_sub, "SUB.w D5, (A5)", 2},
	{cpu_sub, "SUB.w D5, (A6)", 2},
	{cpu_sub, "SUB.w D5, (A7)", 2},
	{cpu_sub, "SUB.w D5, (A0)+", 2},
	{cpu_sub, "SUB.w D5, (A1)+", 2},
	{cpu_sub, "SUB.w D5, (A2)+", 2},
	{cpu_sub, "SUB.w D5, (A3)+", 2},
	{cpu_sub, "SUB.w D5, (A4)+", 2},
	{cpu_sub, "SUB.w D5, (A5)+", 2},
	{cpu_sub, "SUB.w D5, (A6)+", 2},
	{cpu_sub, "SUB.w D5, (A7)+", 2},
	{cpu_sub, "SUB.w D5, -(A0)", 2},
	{cpu_sub, "SUB.w D5, -(A1)", 2},
	{cpu_sub, "SUB.w D5, -(A2)", 2},
	{cpu_sub, "SUB.w D5, -(A3)", 2},
	{cpu_sub, "SUB.w D5, -(A4)", 2},
	{cpu_sub, "SUB.w D5, -(A5)", 2},
	{cpu_sub, "SUB.w D5, -(A6)", 2},
	{cpu_sub, "SUB.w D5, -(A7)", 2},
	{cpu_sub, "SUB.w D5, (d16, A0)", 4},
	{cpu_sub, "SUB.w D5, (d16, A1)", 4},
	{cpu_sub, "SUB.w D5, (d16, A2)", 4},
	{cpu_sub, "SUB.w D5, (d16, A3)", 4},
	{cpu_sub, "SUB.w D5, (d16, A4)", 4},
	{cpu_sub, "SUB.w D5, (d16, A5)", 4},
	{cpu_sub, "SUB.w D5, (d16, A6)", 4},
	{cpu_sub, "SUB.w D5, (d16, A7)", 4},
	{cpu_sub, "SUB.w D5, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D5, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D5, (xxx).W", 4},
	{cpu_sub, "SUB.w D5, (xxx).L", 6},
	{cpu_sub, "SUB.w D5, (d16, PC)", 4},
	{cpu_sub, "SUB.w D5, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D5, D0", 2},
	{cpu_sub, "SUB.l D5, D1", 2},
	{cpu_sub, "SUB.l D5, D2", 2},
	{cpu_sub, "SUB.l D5, D3", 2},
	{cpu_sub, "SUB.l D5, D4", 2},
	{cpu_sub, "SUB.l D5, D5", 2},
	{cpu_sub, "SUB.l D5, D6", 2},
	{cpu_sub, "SUB.l D5, D7", 2},
	{cpu_sub, "SUB.l D5, A0", 2},
	{cpu_sub, "SUB.l D5, A1", 2},
	{cpu_sub, "SUB.l D5, A2", 2},
	{cpu_sub, "SUB.l D5, A3", 2},
	{cpu_sub, "SUB.l D5, A4", 2},
	{cpu_sub, "SUB.l D5, A5", 2},
	{cpu_sub, "SUB.l D5, A6", 2},
	{cpu_sub, "SUB.l D5, A7", 2},
	{cpu_sub, "SUB.l D5, (A0)", 2},
	{cpu_sub, "SUB.l D5, (A1)", 2},
	{cpu_sub, "SUB.l D5, (A2)", 2},
	{cpu_sub, "SUB.l D5, (A3)", 2},
	{cpu_sub, "SUB.l D5, (A4)", 2},
	{cpu_sub, "SUB.l D5, (A5)", 2},
	{cpu_sub, "SUB.l D5, (A6)", 2},
	{cpu_sub, "SUB.l D5, (A7)", 2},
	{cpu_sub, "SUB.l D5, (A0)+", 2},
	{cpu_sub, "SUB.l D5, (A1)+", 2},
	{cpu_sub, "SUB.l D5, (A2)+", 2},
	{cpu_sub, "SUB.l D5, (A3)+", 2},
	{cpu_sub, "SUB.l D5, (A4)+", 2},
	{cpu_sub, "SUB.l D5, (A5)+", 2},
	{cpu_sub, "SUB.l D5, (A6)+", 2},
	{cpu_sub, "SUB.l D5, (A7)+", 2},
	{cpu_sub, "SUB.l D5, -(A0)", 2},
	{cpu_sub, "SUB.l D5, -(A1)", 2},
	{cpu_sub, "SUB.l D5, -(A2)", 2},
	{cpu_sub, "SUB.l D5, -(A3)", 2},
	{cpu_sub, "SUB.l D5, -(A4)", 2},
	{cpu_sub, "SUB.l D5, -(A5)", 2},
	{cpu_sub, "SUB.l D5, -(A6)", 2},
	{cpu_sub, "SUB.l D5, -(A7)", 2},
	{cpu_sub, "SUB.l D5, (d16, A0)", 4},
	{cpu_sub, "SUB.l D5, (d16, A1)", 4},
	{cpu_sub, "SUB.l D5, (d16, A2)", 4},
	{cpu_sub, "SUB.l D5, (d16, A3)", 4},
	{cpu_sub, "SUB.l D5, (d16, A4)", 4},
	{cpu_sub, "SUB.l D5, (d16, A5)", 4},
	{cpu_sub, "SUB.l D5, (d16, A6)", 4},
	{cpu_sub, "SUB.l D5, (d16, A7)", 4},
	{cpu_sub, "SUB.l D5, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D5, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D5, (xxx).W", 4},
	{cpu_sub, "SUB.l D5, (xxx).L", 6},
	{cpu_sub, "SUB.l D5, (d16, PC)", 4},
	{cpu_sub, "SUB.l D5, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A5", 2},
	{cpu_suba, "SUBA.w D1, A5", 2},
	{cpu_suba, "SUBA.w D2, A5", 2},
	{cpu_suba, "SUBA.w D3, A5", 2},
	{cpu_suba, "SUBA.w D4, A5", 2},
	{cpu_suba, "SUBA.w D5, A5", 2},
	{cpu_suba, "SUBA.w D6, A5", 2},
	{cpu_suba, "SUBA.w D7, A5", 2},
	{cpu_suba, "SUBA.w A0, A5", 2},
	{cpu_suba, "SUBA.w A1, A5", 2},
	{cpu_suba, "SUBA.w A2, A5", 2},
	{cpu_suba, "SUBA.w A3, A5", 2},
	{cpu_suba, "SUBA.w A4, A5", 2},
	{cpu_suba, "SUBA.w A5, A5", 2},
	{cpu_suba, "SUBA.w A6, A5", 2},
	{cpu_suba, "SUBA.w A7, A5", 2},
	{cpu_suba, "SUBA.w (A0), A5", 2},
	{cpu_suba, "SUBA.w (A1), A5", 2},
	{cpu_suba, "SUBA.w (A2), A5", 2},
	{cpu_suba, "SUBA.w (A3), A5", 2},
	{cpu_suba, "SUBA.w (A4), A5", 2},
	{cpu_suba, "SUBA.w (A5), A5", 2},
	{cpu_suba, "SUBA.w (A6), A5", 2},
	{cpu_suba, "SUBA.w (A7), A5", 2},
	{cpu_suba, "SUBA.w (A0)+, A5", 2},
	{cpu_suba, "SUBA.w (A1)+, A5", 2},
	{cpu_suba, "SUBA.w (A2)+, A5", 2},
	{cpu_suba, "SUBA.w (A3)+, A5", 2},
	{cpu_suba, "SUBA.w (A4)+, A5", 2},
	{cpu_suba, "SUBA.w (A5)+, A5", 2},
	{cpu_suba, "SUBA.w (A6)+, A5", 2},
	{cpu_suba, "SUBA.w (A7)+, A5", 2},
	{cpu_suba, "SUBA.w -(A0), A5", 2},
	{cpu_suba, "SUBA.w -(A1), A5", 2},
	{cpu_suba, "SUBA.w -(A2), A5", 2},
	{cpu_suba, "SUBA.w -(A3), A5", 2},
	{cpu_suba, "SUBA.w -(A4), A5", 2},
	{cpu_suba, "SUBA.w -(A5), A5", 2},
	{cpu_suba, "SUBA.w -(A6), A5", 2},
	{cpu_suba, "SUBA.w -(A7), A5", 2},
	{cpu_suba, "SUBA.w (d16, A0), A5", 4},
	{cpu_suba, "SUBA.w (d16, A1), A5", 4},
	{cpu_suba, "SUBA.w (d16, A2), A5", 4},
	{cpu_suba, "SUBA.w (d16, A3), A5", 4},
	{cpu_suba, "SUBA.w (d16, A4), A5", 4},
	{cpu_suba, "SUBA.w (d16, A5), A5", 4},
	{cpu_suba, "SUBA.w (d16, A6), A5", 4},
	{cpu_suba, "SUBA.w (d16, A7), A5", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A5", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A5", 4},
	{cpu_suba, "SUBA.w (xxx).W, A5", 4},
	{cpu_suba, "SUBA.w (xxx).L, A5", 6},
	{cpu_suba, "SUBA.w (d16, PC), A5", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A5", 4},
	{cpu_suba, "SUBA.w #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.b D0, D5", 1},
	{cpu_subx, "SUBX.b D1, D5", 1},
	{cpu_subx, "SUBX.b D2, D5", 1},
	{cpu_subx, "SUBX.b D3, D5", 1},
	{cpu_subx, "SUBX.b D0, D5", 1},
	{cpu_subx, "SUBX.b D1, D5", 1},
	{cpu_subx, "SUBX.b D2, D5", 1},
	{cpu_subx, "SUBX.b D3, D5", 1},
	{cpu_sub, "SUB.b (A0), D5", 2},
	{cpu_sub, "SUB.b (A1), D5", 2},
	{cpu_sub, "SUB.b (A2), D5", 2},
	{cpu_sub, "SUB.b (A3), D5", 2},
	{cpu_sub, "SUB.b (A4), D5", 2},
	{cpu_sub, "SUB.b (A5), D5", 2},
	{cpu_sub, "SUB.b (A6), D5", 2},
	{cpu_sub, "SUB.b (A7), D5", 2},
	{cpu_sub, "SUB.b (A0)+, D5", 2},
	{cpu_sub, "SUB.b (A1)+, D5", 2},
	{cpu_sub, "SUB.b (A2)+, D5", 2},
	{cpu_sub, "SUB.b (A3)+, D5", 2},
	{cpu_sub, "SUB.b (A4)+, D5", 2},
	{cpu_sub, "SUB.b (A5)+, D5", 2},
	{cpu_sub, "SUB.b (A6)+, D5", 2},
	{cpu_sub, "SUB.b (A7)+, D5", 2},
	{cpu_sub, "SUB.b -(A0), D5", 2},
	{cpu_sub, "SUB.b -(A1), D5", 2},
	{cpu_sub, "SUB.b -(A2), D5", 2},
	{cpu_sub, "SUB.b -(A3), D5", 2},
	{cpu_sub, "SUB.b -(A4), D5", 2},
	{cpu_sub, "SUB.b -(A5), D5", 2},
	{cpu_sub, "SUB.b -(A6), D5", 2},
	{cpu_sub, "SUB.b -(A7), D5", 2},
	{cpu_sub, "SUB.b (d16, A0), D5", 4},
	{cpu_sub, "SUB.b (d16, A1), D5", 4},
	{cpu_sub, "SUB.b (d16, A2), D5", 4},
	{cpu_sub, "SUB.b (d16, A3), D5", 4},
	{cpu_sub, "SUB.b (d16, A4), D5", 4},
	{cpu_sub, "SUB.b (d16, A5), D5", 4},
	{cpu_sub, "SUB.b (d16, A6), D5", 4},
	{cpu_sub, "SUB.b (d16, A7), D5", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D5", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D5", 4},
	{cpu_sub, "SUB.b (xxx).W, D5", 4},
	{cpu_sub, "SUB.b (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.w D0, D5", 1},
	{cpu_subx, "SUBX.w D1, D5", 1},
	{cpu_subx, "SUBX.w D2, D5", 1},
	{cpu_subx, "SUBX.w D3, D5", 1},
	{cpu_subx, "SUBX.w D0, D5", 1},
	{cpu_subx, "SUBX.w D1, D5", 1},
	{cpu_subx, "SUBX.w D2, D5", 1},
	{cpu_subx, "SUBX.w D3, D5", 1},
	{cpu_sub, "SUB.w (A0), D5", 2},
	{cpu_sub, "SUB.w (A1), D5", 2},
	{cpu_sub, "SUB.w (A2), D5", 2},
	{cpu_sub, "SUB.w (A3), D5", 2},
	{cpu_sub, "SUB.w (A4), D5", 2},
	{cpu_sub, "SUB.w (A5), D5", 2},
	{cpu_sub, "SUB.w (A6), D5", 2},
	{cpu_sub, "SUB.w (A7), D5", 2},
	{cpu_sub, "SUB.w (A0)+, D5", 2},
	{cpu_sub, "SUB.w (A1)+, D5", 2},
	{cpu_sub, "SUB.w (A2)+, D5", 2},
	{cpu_sub, "SUB.w (A3)+, D5", 2},
	{cpu_sub, "SUB.w (A4)+, D5", 2},
	{cpu_sub, "SUB.w (A5)+, D5", 2},
	{cpu_sub, "SUB.w (A6)+, D5", 2},
	{cpu_sub, "SUB.w (A7)+, D5", 2},
	{cpu_sub, "SUB.w -(A0), D5", 2},
	{cpu_sub, "SUB.w -(A1), D5", 2},
	{cpu_sub, "SUB.w -(A2), D5", 2},
	{cpu_sub, "SUB.w -(A3), D5", 2},
	{cpu_sub, "SUB.w -(A4), D5", 2},
	{cpu_sub, "SUB.w -(A5), D5", 2},
	{cpu_sub, "SUB.w -(A6), D5", 2},
	{cpu_sub, "SUB.w -(A7), D5", 2},
	{cpu_sub, "SUB.w (d16, A0), D5", 4},
	{cpu_sub, "SUB.w (d16, A1), D5", 4},
	{cpu_sub, "SUB.w (d16, A2), D5", 4},
	{cpu_sub, "SUB.w (d16, A3), D5", 4},
	{cpu_sub, "SUB.w (d16, A4), D5", 4},
	{cpu_sub, "SUB.w (d16, A5), D5", 4},
	{cpu_sub, "SUB.w (d16, A6), D5", 4},
	{cpu_sub, "SUB.w (d16, A7), D5", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D5", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D5", 4},
	{cpu_sub, "SUB.w (xxx).W, D5", 4},
	{cpu_sub, "SUB.w (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A5)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A5)", 1},
	{cpu_subx, "SUBX.l D0, D5", 1},
	{cpu_subx, "SUBX.l D1, D5", 1},
	{cpu_subx, "SUBX.l D2, D5", 1},
	{cpu_subx, "SUBX.l D3, D5", 1},
	{cpu_subx, "SUBX.l D0, D5", 1},
	{cpu_subx, "SUBX.l D1, D5", 1},
	{cpu_subx, "SUBX.l D2, D5", 1},
	{cpu_subx, "SUBX.l D3, D5", 1},
	{cpu_sub, "SUB.l (A0), D5", 2},
	{cpu_sub, "SUB.l (A1), D5", 2},
	{cpu_sub, "SUB.l (A2), D5", 2},
	{cpu_sub, "SUB.l (A3), D5", 2},
	{cpu_sub, "SUB.l (A4), D5", 2},
	{cpu_sub, "SUB.l (A5), D5", 2},
	{cpu_sub, "SUB.l (A6), D5", 2},
	{cpu_sub, "SUB.l (A7), D5", 2},
	{cpu_sub, "SUB.l (A0)+, D5", 2},
	{cpu_sub, "SUB.l (A1)+, D5", 2},
	{cpu_sub, "SUB.l (A2)+, D5", 2},
	{cpu_sub, "SUB.l (A3)+, D5", 2},
	{cpu_sub, "SUB.l (A4)+, D5", 2},
	{cpu_sub, "SUB.l (A5)+, D5", 2},
	{cpu_sub, "SUB.l (A6)+, D5", 2},
	{cpu_sub, "SUB.l (A7)+, D5", 2},
	{cpu_sub, "SUB.l -(A0), D5", 2},
	{cpu_sub, "SUB.l -(A1), D5", 2},
	{cpu_sub, "SUB.l -(A2), D5", 2},
	{cpu_sub, "SUB.l -(A3), D5", 2},
	{cpu_sub, "SUB.l -(A4), D5", 2},
	{cpu_sub, "SUB.l -(A5), D5", 2},
	{cpu_sub, "SUB.l -(A6), D5", 2},
	{cpu_sub, "SUB.l -(A7), D5", 2},
	{cpu_sub, "SUB.l (d16, A0), D5", 4},
	{cpu_sub, "SUB.l (d16, A1), D5", 4},
	{cpu_sub, "SUB.l (d16, A2), D5", 4},
	{cpu_sub, "SUB.l (d16, A3), D5", 4},
	{cpu_sub, "SUB.l (d16, A4), D5", 4},
	{cpu_sub, "SUB.l (d16, A5), D5", 4},
	{cpu_sub, "SUB.l (d16, A6), D5", 4},
	{cpu_sub, "SUB.l (d16, A7), D5", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D5", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D5", 4},
	{cpu_sub, "SUB.l (xxx).W, D5", 4},
	{cpu_sub, "SUB.l (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A5", 2},
	{cpu_suba, "SUBA.l D1, A5", 2},
	{cpu_suba, "SUBA.l D2, A5", 2},
	{cpu_suba, "SUBA.l D3, A5", 2},
	{cpu_suba, "SUBA.l D4, A5", 2},
	{cpu_suba, "SUBA.l D5, A5", 2},
	{cpu_suba, "SUBA.l D6, A5", 2},
	{cpu_suba, "SUBA.l D7, A5", 2},
	{cpu_suba, "SUBA.l A0, A5", 2},
	{cpu_suba, "SUBA.l A1, A5", 2},
	{cpu_suba, "SUBA.l A2, A5", 2},
	{cpu_suba, "SUBA.l A3, A5", 2},
	{cpu_suba, "SUBA.l A4, A5", 2},
	{cpu_suba, "SUBA.l A5, A5", 2},
	{cpu_suba, "SUBA.l A6, A5", 2},
	{cpu_suba, "SUBA.l A7, A5", 2},
	{cpu_suba, "SUBA.l (A0), A5", 2},
	{cpu_suba, "SUBA.l (A1), A5", 2},
	{cpu_suba, "SUBA.l (A2), A5", 2},
	{cpu_suba, "SUBA.l (A3), A5", 2},
	{cpu_suba, "SUBA.l (A4), A5", 2},
	{cpu_suba, "SUBA.l (A5), A5", 2},
	{cpu_suba, "SUBA.l (A6), A5", 2},
	{cpu_suba, "SUBA.l (A7), A5", 2},
	{cpu_suba, "SUBA.l (A0)+, A5", 2},
	{cpu_suba, "SUBA.l (A1)+, A5", 2},
	{cpu_suba, "SUBA.l (A2)+, A5", 2},
	{cpu_suba, "SUBA.l (A3)+, A5", 2},
	{cpu_suba, "SUBA.l (A4)+, A5", 2},
	{cpu_suba, "SUBA.l (A5)+, A5", 2},
	{cpu_suba, "SUBA.l (A6)+, A5", 2},
	{cpu_suba, "SUBA.l (A7)+, A5", 2},
	{cpu_suba, "SUBA.l -(A0), A5", 2},
	{cpu_suba, "SUBA.l -(A1), A5", 2},
	{cpu_suba, "SUBA.l -(A2), A5", 2},
	{cpu_suba, "SUBA.l -(A3), A5", 2},
	{cpu_suba, "SUBA.l -(A4), A5", 2},
	{cpu_suba, "SUBA.l -(A5), A5", 2},
	{cpu_suba, "SUBA.l -(A6), A5", 2},
	{cpu_suba, "SUBA.l -(A7), A5", 2},
	{cpu_suba, "SUBA.l (d16, A0), A5", 4},
	{cpu_suba, "SUBA.l (d16, A1), A5", 4},
	{cpu_suba, "SUBA.l (d16, A2), A5", 4},
	{cpu_suba, "SUBA.l (d16, A3), A5", 4},
	{cpu_suba, "SUBA.l (d16, A4), A5", 4},
	{cpu_suba, "SUBA.l (d16, A5), A5", 4},
	{cpu_suba, "SUBA.l (d16, A6), A5", 4},
	{cpu_suba, "SUBA.l (d16, A7), A5", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A5", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A5", 4},
	{cpu_suba, "SUBA.l (xxx).W, A5", 4},
	{cpu_suba, "SUBA.l (xxx).L, A5", 6},
	{cpu_suba, "SUBA.l (d16, PC), A5", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A5", 4},
	{cpu_suba, "SUBA.l #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D6, D0", 2},
	{cpu_sub, "SUB.b D6, D1", 2},
	{cpu_sub, "SUB.b D6, D2", 2},
	{cpu_sub, "SUB.b D6, D3", 2},
	{cpu_sub, "SUB.b D6, D4", 2},
	{cpu_sub, "SUB.b D6, D5", 2},
	{cpu_sub, "SUB.b D6, D6", 2},
	{cpu_sub, "SUB.b D6, D7", 2},
	{cpu_sub, "SUB.b D6, A0", 2},
	{cpu_sub, "SUB.b D6, A1", 2},
	{cpu_sub, "SUB.b D6, A2", 2},
	{cpu_sub, "SUB.b D6, A3", 2},
	{cpu_sub, "SUB.b D6, A4", 2},
	{cpu_sub, "SUB.b D6, A5", 2},
	{cpu_sub, "SUB.b D6, A6", 2},
	{cpu_sub, "SUB.b D6, A7", 2},
	{cpu_sub, "SUB.b D6, (A0)", 2},
	{cpu_sub, "SUB.b D6, (A1)", 2},
	{cpu_sub, "SUB.b D6, (A2)", 2},
	{cpu_sub, "SUB.b D6, (A3)", 2},
	{cpu_sub, "SUB.b D6, (A4)", 2},
	{cpu_sub, "SUB.b D6, (A5)", 2},
	{cpu_sub, "SUB.b D6, (A6)", 2},
	{cpu_sub, "SUB.b D6, (A7)", 2},
	{cpu_sub, "SUB.b D6, (A0)+", 2},
	{cpu_sub, "SUB.b D6, (A1)+", 2},
	{cpu_sub, "SUB.b D6, (A2)+", 2},
	{cpu_sub, "SUB.b D6, (A3)+", 2},
	{cpu_sub, "SUB.b D6, (A4)+", 2},
	{cpu_sub, "SUB.b D6, (A5)+", 2},
	{cpu_sub, "SUB.b D6, (A6)+", 2},
	{cpu_sub, "SUB.b D6, (A7)+", 2},
	{cpu_sub, "SUB.b D6, -(A0)", 2},
	{cpu_sub, "SUB.b D6, -(A1)", 2},
	{cpu_sub, "SUB.b D6, -(A2)", 2},
	{cpu_sub, "SUB.b D6, -(A3)", 2},
	{cpu_sub, "SUB.b D6, -(A4)", 2},
	{cpu_sub, "SUB.b D6, -(A5)", 2},
	{cpu_sub, "SUB.b D6, -(A6)", 2},
	{cpu_sub, "SUB.b D6, -(A7)", 2},
	{cpu_sub, "SUB.b D6, (d16, A0)", 4},
	{cpu_sub, "SUB.b D6, (d16, A1)", 4},
	{cpu_sub, "SUB.b D6, (d16, A2)", 4},
	{cpu_sub, "SUB.b D6, (d16, A3)", 4},
	{cpu_sub, "SUB.b D6, (d16, A4)", 4},
	{cpu_sub, "SUB.b D6, (d16, A5)", 4},
	{cpu_sub, "SUB.b D6, (d16, A6)", 4},
	{cpu_sub, "SUB.b D6, (d16, A7)", 4},
	{cpu_sub, "SUB.b D6, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D6, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D6, (xxx).W", 4},
	{cpu_sub, "SUB.b D6, (xxx).L", 6},
	{cpu_sub, "SUB.b D6, (d16, PC)", 4},
	{cpu_sub, "SUB.b D6, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D6, D0", 2},
	{cpu_sub, "SUB.w D6, D1", 2},
	{cpu_sub, "SUB.w D6, D2", 2},
	{cpu_sub, "SUB.w D6, D3", 2},
	{cpu_sub, "SUB.w D6, D4", 2},
	{cpu_sub, "SUB.w D6, D5", 2},
	{cpu_sub, "SUB.w D6, D6", 2},
	{cpu_sub, "SUB.w D6, D7", 2},
	{cpu_sub, "SUB.w D6, A0", 2},
	{cpu_sub, "SUB.w D6, A1", 2},
	{cpu_sub, "SUB.w D6, A2", 2},
	{cpu_sub, "SUB.w D6, A3", 2},
	{cpu_sub, "SUB.w D6, A4", 2},
	{cpu_sub, "SUB.w D6, A5", 2},
	{cpu_sub, "SUB.w D6, A6", 2},
	{cpu_sub, "SUB.w D6, A7", 2},
	{cpu_sub, "SUB.w D6, (A0)", 2},
	{cpu_sub, "SUB.w D6, (A1)", 2},
	{cpu_sub, "SUB.w D6, (A2)", 2},
	{cpu_sub, "SUB.w D6, (A3)", 2},
	{cpu_sub, "SUB.w D6, (A4)", 2},
	{cpu_sub, "SUB.w D6, (A5)", 2},
	{cpu_sub, "SUB.w D6, (A6)", 2},
	{cpu_sub, "SUB.w D6, (A7)", 2},
	{cpu_sub, "SUB.w D6, (A0)+", 2},
	{cpu_sub, "SUB.w D6, (A1)+", 2},
	{cpu_sub, "SUB.w D6, (A2)+", 2},
	{cpu_sub, "SUB.w D6, (A3)+", 2},
	{cpu_sub, "SUB.w D6, (A4)+", 2},
	{cpu_sub, "SUB.w D6, (A5)+", 2},
	{cpu_sub, "SUB.w D6, (A6)+", 2},
	{cpu_sub, "SUB.w D6, (A7)+", 2},
	{cpu_sub, "SUB.w D6, -(A0)", 2},
	{cpu_sub, "SUB.w D6, -(A1)", 2},
	{cpu_sub, "SUB.w D6, -(A2)", 2},
	{cpu_sub, "SUB.w D6, -(A3)", 2},
	{cpu_sub, "SUB.w D6, -(A4)", 2},
	{cpu_sub, "SUB.w D6, -(A5)", 2},
	{cpu_sub, "SUB.w D6, -(A6)", 2},
	{cpu_sub, "SUB.w D6, -(A7)", 2},
	{cpu_sub, "SUB.w D6, (d16, A0)", 4},
	{cpu_sub, "SUB.w D6, (d16, A1)", 4},
	{cpu_sub, "SUB.w D6, (d16, A2)", 4},
	{cpu_sub, "SUB.w D6, (d16, A3)", 4},
	{cpu_sub, "SUB.w D6, (d16, A4)", 4},
	{cpu_sub, "SUB.w D6, (d16, A5)", 4},
	{cpu_sub, "SUB.w D6, (d16, A6)", 4},
	{cpu_sub, "SUB.w D6, (d16, A7)", 4},
	{cpu_sub, "SUB.w D6, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D6, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D6, (xxx).W", 4},
	{cpu_sub, "SUB.w D6, (xxx).L", 6},
	{cpu_sub, "SUB.w D6, (d16, PC)", 4},
	{cpu_sub, "SUB.w D6, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D6, D0", 2},
	{cpu_sub, "SUB.l D6, D1", 2},
	{cpu_sub, "SUB.l D6, D2", 2},
	{cpu_sub, "SUB.l D6, D3", 2},
	{cpu_sub, "SUB.l D6, D4", 2},
	{cpu_sub, "SUB.l D6, D5", 2},
	{cpu_sub, "SUB.l D6, D6", 2},
	{cpu_sub, "SUB.l D6, D7", 2},
	{cpu_sub, "SUB.l D6, A0", 2},
	{cpu_sub, "SUB.l D6, A1", 2},
	{cpu_sub, "SUB.l D6, A2", 2},
	{cpu_sub, "SUB.l D6, A3", 2},
	{cpu_sub, "SUB.l D6, A4", 2},
	{cpu_sub, "SUB.l D6, A5", 2},
	{cpu_sub, "SUB.l D6, A6", 2},
	{cpu_sub, "SUB.l D6, A7", 2},
	{cpu_sub, "SUB.l D6, (A0)", 2},
	{cpu_sub, "SUB.l D6, (A1)", 2},
	{cpu_sub, "SUB.l D6, (A2)", 2},
	{cpu_sub, "SUB.l D6, (A3)", 2},
	{cpu_sub, "SUB.l D6, (A4)", 2},
	{cpu_sub, "SUB.l D6, (A5)", 2},
	{cpu_sub, "SUB.l D6, (A6)", 2},
	{cpu_sub, "SUB.l D6, (A7)", 2},
	{cpu_sub, "SUB.l D6, (A0)+", 2},
	{cpu_sub, "SUB.l D6, (A1)+", 2},
	{cpu_sub, "SUB.l D6, (A2)+", 2},
	{cpu_sub, "SUB.l D6, (A3)+", 2},
	{cpu_sub, "SUB.l D6, (A4)+", 2},
	{cpu_sub, "SUB.l D6, (A5)+", 2},
	{cpu_sub, "SUB.l D6, (A6)+", 2},
	{cpu_sub, "SUB.l D6, (A7)+", 2},
	{cpu_sub, "SUB.l D6, -(A0)", 2},
	{cpu_sub, "SUB.l D6, -(A1)", 2},
	{cpu_sub, "SUB.l D6, -(A2)", 2},
	{cpu_sub, "SUB.l D6, -(A3)", 2},
	{cpu_sub, "SUB.l D6, -(A4)", 2},
	{cpu_sub, "SUB.l D6, -(A5)", 2},
	{cpu_sub, "SUB.l D6, -(A6)", 2},
	{cpu_sub, "SUB.l D6, -(A7)", 2},
	{cpu_sub, "SUB.l D6, (d16, A0)", 4},
	{cpu_sub, "SUB.l D6, (d16, A1)", 4},
	{cpu_sub, "SUB.l D6, (d16, A2)", 4},
	{cpu_sub, "SUB.l D6, (d16, A3)", 4},
	{cpu_sub, "SUB.l D6, (d16, A4)", 4},
	{cpu_sub, "SUB.l D6, (d16, A5)", 4},
	{cpu_sub, "SUB.l D6, (d16, A6)", 4},
	{cpu_sub, "SUB.l D6, (d16, A7)", 4},
	{cpu_sub, "SUB.l D6, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D6, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D6, (xxx).W", 4},
	{cpu_sub, "SUB.l D6, (xxx).L", 6},
	{cpu_sub, "SUB.l D6, (d16, PC)", 4},
	{cpu_sub, "SUB.l D6, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A6", 2},
	{cpu_suba, "SUBA.w D1, A6", 2},
	{cpu_suba, "SUBA.w D2, A6", 2},
	{cpu_suba, "SUBA.w D3, A6", 2},
	{cpu_suba, "SUBA.w D4, A6", 2},
	{cpu_suba, "SUBA.w D5, A6", 2},
	{cpu_suba, "SUBA.w D6, A6", 2},
	{cpu_suba, "SUBA.w D7, A6", 2},
	{cpu_suba, "SUBA.w A0, A6", 2},
	{cpu_suba, "SUBA.w A1, A6", 2},
	{cpu_suba, "SUBA.w A2, A6", 2},
	{cpu_suba, "SUBA.w A3, A6", 2},
	{cpu_suba, "SUBA.w A4, A6", 2},
	{cpu_suba, "SUBA.w A5, A6", 2},
	{cpu_suba, "SUBA.w A6, A6", 2},
	{cpu_suba, "SUBA.w A7, A6", 2},
	{cpu_suba, "SUBA.w (A0), A6", 2},
	{cpu_suba, "SUBA.w (A1), A6", 2},
	{cpu_suba, "SUBA.w (A2), A6", 2},
	{cpu_suba, "SUBA.w (A3), A6", 2},
	{cpu_suba, "SUBA.w (A4), A6", 2},
	{cpu_suba, "SUBA.w (A5), A6", 2},
	{cpu_suba, "SUBA.w (A6), A6", 2},
	{cpu_suba, "SUBA.w (A7), A6", 2},
	{cpu_suba, "SUBA.w (A0)+, A6", 2},
	{cpu_suba, "SUBA.w (A1)+, A6", 2},
	{cpu_suba, "SUBA.w (A2)+, A6", 2},
	{cpu_suba, "SUBA.w (A3)+, A6", 2},
	{cpu_suba, "SUBA.w (A4)+, A6", 2},
	{cpu_suba, "SUBA.w (A5)+, A6", 2},
	{cpu_suba, "SUBA.w (A6)+, A6", 2},
	{cpu_suba, "SUBA.w (A7)+, A6", 2},
	{cpu_suba, "SUBA.w -(A0), A6", 2},
	{cpu_suba, "SUBA.w -(A1), A6", 2},
	{cpu_suba, "SUBA.w -(A2), A6", 2},
	{cpu_suba, "SUBA.w -(A3), A6", 2},
	{cpu_suba, "SUBA.w -(A4), A6", 2},
	{cpu_suba, "SUBA.w -(A5), A6", 2},
	{cpu_suba, "SUBA.w -(A6), A6", 2},
	{cpu_suba, "SUBA.w -(A7), A6", 2},
	{cpu_suba, "SUBA.w (d16, A0), A6", 4},
	{cpu_suba, "SUBA.w (d16, A1), A6", 4},
	{cpu_suba, "SUBA.w (d16, A2), A6", 4},
	{cpu_suba, "SUBA.w (d16, A3), A6", 4},
	{cpu_suba, "SUBA.w (d16, A4), A6", 4},
	{cpu_suba, "SUBA.w (d16, A5), A6", 4},
	{cpu_suba, "SUBA.w (d16, A6), A6", 4},
	{cpu_suba, "SUBA.w (d16, A7), A6", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A6", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A6", 4},
	{cpu_suba, "SUBA.w (xxx).W, A6", 4},
	{cpu_suba, "SUBA.w (xxx).L, A6", 6},
	{cpu_suba, "SUBA.w (d16, PC), A6", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A6", 4},
	{cpu_suba, "SUBA.w #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.b D0, D6", 1},
	{cpu_subx, "SUBX.b D1, D6", 1},
	{cpu_subx, "SUBX.b D2, D6", 1},
	{cpu_subx, "SUBX.b D3, D6", 1},
	{cpu_subx, "SUBX.b D0, D6", 1},
	{cpu_subx, "SUBX.b D1, D6", 1},
	{cpu_subx, "SUBX.b D2, D6", 1},
	{cpu_subx, "SUBX.b D3, D6", 1},
	{cpu_sub, "SUB.b (A0), D6", 2},
	{cpu_sub, "SUB.b (A1), D6", 2},
	{cpu_sub, "SUB.b (A2), D6", 2},
	{cpu_sub, "SUB.b (A3), D6", 2},
	{cpu_sub, "SUB.b (A4), D6", 2},
	{cpu_sub, "SUB.b (A5), D6", 2},
	{cpu_sub, "SUB.b (A6), D6", 2},
	{cpu_sub, "SUB.b (A7), D6", 2},
	{cpu_sub, "SUB.b (A0)+, D6", 2},
	{cpu_sub, "SUB.b (A1)+, D6", 2},
	{cpu_sub, "SUB.b (A2)+, D6", 2},
	{cpu_sub, "SUB.b (A3)+, D6", 2},
	{cpu_sub, "SUB.b (A4)+, D6", 2},
	{cpu_sub, "SUB.b (A5)+, D6", 2},
	{cpu_sub, "SUB.b (A6)+, D6", 2},
	{cpu_sub, "SUB.b (A7)+, D6", 2},
	{cpu_sub, "SUB.b -(A0), D6", 2},
	{cpu_sub, "SUB.b -(A1), D6", 2},
	{cpu_sub, "SUB.b -(A2), D6", 2},
	{cpu_sub, "SUB.b -(A3), D6", 2},
	{cpu_sub, "SUB.b -(A4), D6", 2},
	{cpu_sub, "SUB.b -(A5), D6", 2},
	{cpu_sub, "SUB.b -(A6), D6", 2},
	{cpu_sub, "SUB.b -(A7), D6", 2},
	{cpu_sub, "SUB.b (d16, A0), D6", 4},
	{cpu_sub, "SUB.b (d16, A1), D6", 4},
	{cpu_sub, "SUB.b (d16, A2), D6", 4},
	{cpu_sub, "SUB.b (d16, A3), D6", 4},
	{cpu_sub, "SUB.b (d16, A4), D6", 4},
	{cpu_sub, "SUB.b (d16, A5), D6", 4},
	{cpu_sub, "SUB.b (d16, A6), D6", 4},
	{cpu_sub, "SUB.b (d16, A7), D6", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D6", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D6", 4},
	{cpu_sub, "SUB.b (xxx).W, D6", 4},
	{cpu_sub, "SUB.b (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.w D0, D6", 1},
	{cpu_subx, "SUBX.w D1, D6", 1},
	{cpu_subx, "SUBX.w D2, D6", 1},
	{cpu_subx, "SUBX.w D3, D6", 1},
	{cpu_subx, "SUBX.w D0, D6", 1},
	{cpu_subx, "SUBX.w D1, D6", 1},
	{cpu_subx, "SUBX.w D2, D6", 1},
	{cpu_subx, "SUBX.w D3, D6", 1},
	{cpu_sub, "SUB.w (A0), D6", 2},
	{cpu_sub, "SUB.w (A1), D6", 2},
	{cpu_sub, "SUB.w (A2), D6", 2},
	{cpu_sub, "SUB.w (A3), D6", 2},
	{cpu_sub, "SUB.w (A4), D6", 2},
	{cpu_sub, "SUB.w (A5), D6", 2},
	{cpu_sub, "SUB.w (A6), D6", 2},
	{cpu_sub, "SUB.w (A7), D6", 2},
	{cpu_sub, "SUB.w (A0)+, D6", 2},
	{cpu_sub, "SUB.w (A1)+, D6", 2},
	{cpu_sub, "SUB.w (A2)+, D6", 2},
	{cpu_sub, "SUB.w (A3)+, D6", 2},
	{cpu_sub, "SUB.w (A4)+, D6", 2},
	{cpu_sub, "SUB.w (A5)+, D6", 2},
	{cpu_sub, "SUB.w (A6)+, D6", 2},
	{cpu_sub, "SUB.w (A7)+, D6", 2},
	{cpu_sub, "SUB.w -(A0), D6", 2},
	{cpu_sub, "SUB.w -(A1), D6", 2},
	{cpu_sub, "SUB.w -(A2), D6", 2},
	{cpu_sub, "SUB.w -(A3), D6", 2},
	{cpu_sub, "SUB.w -(A4), D6", 2},
	{cpu_sub, "SUB.w -(A5), D6", 2},
	{cpu_sub, "SUB.w -(A6), D6", 2},
	{cpu_sub, "SUB.w -(A7), D6", 2},
	{cpu_sub, "SUB.w (d16, A0), D6", 4},
	{cpu_sub, "SUB.w (d16, A1), D6", 4},
	{cpu_sub, "SUB.w (d16, A2), D6", 4},
	{cpu_sub, "SUB.w (d16, A3), D6", 4},
	{cpu_sub, "SUB.w (d16, A4), D6", 4},
	{cpu_sub, "SUB.w (d16, A5), D6", 4},
	{cpu_sub, "SUB.w (d16, A6), D6", 4},
	{cpu_sub, "SUB.w (d16, A7), D6", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D6", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D6", 4},
	{cpu_sub, "SUB.w (xxx).W, D6", 4},
	{cpu_sub, "SUB.w (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A6)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A6)", 1},
	{cpu_subx, "SUBX.l D0, D6", 1},
	{cpu_subx, "SUBX.l D1, D6", 1},
	{cpu_subx, "SUBX.l D2, D6", 1},
	{cpu_subx, "SUBX.l D3, D6", 1},
	{cpu_subx, "SUBX.l D0, D6", 1},
	{cpu_subx, "SUBX.l D1, D6", 1},
	{cpu_subx, "SUBX.l D2, D6", 1},
	{cpu_subx, "SUBX.l D3, D6", 1},
	{cpu_sub, "SUB.l (A0), D6", 2},
	{cpu_sub, "SUB.l (A1), D6", 2},
	{cpu_sub, "SUB.l (A2), D6", 2},
	{cpu_sub, "SUB.l (A3), D6", 2},
	{cpu_sub, "SUB.l (A4), D6", 2},
	{cpu_sub, "SUB.l (A5), D6", 2},
	{cpu_sub, "SUB.l (A6), D6", 2},
	{cpu_sub, "SUB.l (A7), D6", 2},
	{cpu_sub, "SUB.l (A0)+, D6", 2},
	{cpu_sub, "SUB.l (A1)+, D6", 2},
	{cpu_sub, "SUB.l (A2)+, D6", 2},
	{cpu_sub, "SUB.l (A3)+, D6", 2},
	{cpu_sub, "SUB.l (A4)+, D6", 2},
	{cpu_sub, "SUB.l (A5)+, D6", 2},
	{cpu_sub, "SUB.l (A6)+, D6", 2},
	{cpu_sub, "SUB.l (A7)+, D6", 2},
	{cpu_sub, "SUB.l -(A0), D6", 2},
	{cpu_sub, "SUB.l -(A1), D6", 2},
	{cpu_sub, "SUB.l -(A2), D6", 2},
	{cpu_sub, "SUB.l -(A3), D6", 2},
	{cpu_sub, "SUB.l -(A4), D6", 2},
	{cpu_sub, "SUB.l -(A5), D6", 2},
	{cpu_sub, "SUB.l -(A6), D6", 2},
	{cpu_sub, "SUB.l -(A7), D6", 2},
	{cpu_sub, "SUB.l (d16, A0), D6", 4},
	{cpu_sub, "SUB.l (d16, A1), D6", 4},
	{cpu_sub, "SUB.l (d16, A2), D6", 4},
	{cpu_sub, "SUB.l (d16, A3), D6", 4},
	{cpu_sub, "SUB.l (d16, A4), D6", 4},
	{cpu_sub, "SUB.l (d16, A5), D6", 4},
	{cpu_sub, "SUB.l (d16, A6), D6", 4},
	{cpu_sub, "SUB.l (d16, A7), D6", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D6", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D6", 4},
	{cpu_sub, "SUB.l (xxx).W, D6", 4},
	{cpu_sub, "SUB.l (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A6", 2},
	{cpu_suba, "SUBA.l D1, A6", 2},
	{cpu_suba, "SUBA.l D2, A6", 2},
	{cpu_suba, "SUBA.l D3, A6", 2},
	{cpu_suba, "SUBA.l D4, A6", 2},
	{cpu_suba, "SUBA.l D5, A6", 2},
	{cpu_suba, "SUBA.l D6, A6", 2},
	{cpu_suba, "SUBA.l D7, A6", 2},
	{cpu_suba, "SUBA.l A0, A6", 2},
	{cpu_suba, "SUBA.l A1, A6", 2},
	{cpu_suba, "SUBA.l A2, A6", 2},
	{cpu_suba, "SUBA.l A3, A6", 2},
	{cpu_suba, "SUBA.l A4, A6", 2},
	{cpu_suba, "SUBA.l A5, A6", 2},
	{cpu_suba, "SUBA.l A6, A6", 2},
	{cpu_suba, "SUBA.l A7, A6", 2},
	{cpu_suba, "SUBA.l (A0), A6", 2},
	{cpu_suba, "SUBA.l (A1), A6", 2},
	{cpu_suba, "SUBA.l (A2), A6", 2},
	{cpu_suba, "SUBA.l (A3), A6", 2},
	{cpu_suba, "SUBA.l (A4), A6", 2},
	{cpu_suba, "SUBA.l (A5), A6", 2},
	{cpu_suba, "SUBA.l (A6), A6", 2},
	{cpu_suba, "SUBA.l (A7), A6", 2},
	{cpu_suba, "SUBA.l (A0)+, A6", 2},
	{cpu_suba, "SUBA.l (A1)+, A6", 2},
	{cpu_suba, "SUBA.l (A2)+, A6", 2},
	{cpu_suba, "SUBA.l (A3)+, A6", 2},
	{cpu_suba, "SUBA.l (A4)+, A6", 2},
	{cpu_suba, "SUBA.l (A5)+, A6", 2},
	{cpu_suba, "SUBA.l (A6)+, A6", 2},
	{cpu_suba, "SUBA.l (A7)+, A6", 2},
	{cpu_suba, "SUBA.l -(A0), A6", 2},
	{cpu_suba, "SUBA.l -(A1), A6", 2},
	{cpu_suba, "SUBA.l -(A2), A6", 2},
	{cpu_suba, "SUBA.l -(A3), A6", 2},
	{cpu_suba, "SUBA.l -(A4), A6", 2},
	{cpu_suba, "SUBA.l -(A5), A6", 2},
	{cpu_suba, "SUBA.l -(A6), A6", 2},
	{cpu_suba, "SUBA.l -(A7), A6", 2},
	{cpu_suba, "SUBA.l (d16, A0), A6", 4},
	{cpu_suba, "SUBA.l (d16, A1), A6", 4},
	{cpu_suba, "SUBA.l (d16, A2), A6", 4},
	{cpu_suba, "SUBA.l (d16, A3), A6", 4},
	{cpu_suba, "SUBA.l (d16, A4), A6", 4},
	{cpu_suba, "SUBA.l (d16, A5), A6", 4},
	{cpu_suba, "SUBA.l (d16, A6), A6", 4},
	{cpu_suba, "SUBA.l (d16, A7), A6", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A6", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A6", 4},
	{cpu_suba, "SUBA.l (xxx).W, A6", 4},
	{cpu_suba, "SUBA.l (xxx).L, A6", 6},
	{cpu_suba, "SUBA.l (d16, PC), A6", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A6", 4},
	{cpu_suba, "SUBA.l #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.b D7, D0", 2},
	{cpu_sub, "SUB.b D7, D1", 2},
	{cpu_sub, "SUB.b D7, D2", 2},
	{cpu_sub, "SUB.b D7, D3", 2},
	{cpu_sub, "SUB.b D7, D4", 2},
	{cpu_sub, "SUB.b D7, D5", 2},
	{cpu_sub, "SUB.b D7, D6", 2},
	{cpu_sub, "SUB.b D7, D7", 2},
	{cpu_sub, "SUB.b D7, A0", 2},
	{cpu_sub, "SUB.b D7, A1", 2},
	{cpu_sub, "SUB.b D7, A2", 2},
	{cpu_sub, "SUB.b D7, A3", 2},
	{cpu_sub, "SUB.b D7, A4", 2},
	{cpu_sub, "SUB.b D7, A5", 2},
	{cpu_sub, "SUB.b D7, A6", 2},
	{cpu_sub, "SUB.b D7, A7", 2},
	{cpu_sub, "SUB.b D7, (A0)", 2},
	{cpu_sub, "SUB.b D7, (A1)", 2},
	{cpu_sub, "SUB.b D7, (A2)", 2},
	{cpu_sub, "SUB.b D7, (A3)", 2},
	{cpu_sub, "SUB.b D7, (A4)", 2},
	{cpu_sub, "SUB.b D7, (A5)", 2},
	{cpu_sub, "SUB.b D7, (A6)", 2},
	{cpu_sub, "SUB.b D7, (A7)", 2},
	{cpu_sub, "SUB.b D7, (A0)+", 2},
	{cpu_sub, "SUB.b D7, (A1)+", 2},
	{cpu_sub, "SUB.b D7, (A2)+", 2},
	{cpu_sub, "SUB.b D7, (A3)+", 2},
	{cpu_sub, "SUB.b D7, (A4)+", 2},
	{cpu_sub, "SUB.b D7, (A5)+", 2},
	{cpu_sub, "SUB.b D7, (A6)+", 2},
	{cpu_sub, "SUB.b D7, (A7)+", 2},
	{cpu_sub, "SUB.b D7, -(A0)", 2},
	{cpu_sub, "SUB.b D7, -(A1)", 2},
	{cpu_sub, "SUB.b D7, -(A2)", 2},
	{cpu_sub, "SUB.b D7, -(A3)", 2},
	{cpu_sub, "SUB.b D7, -(A4)", 2},
	{cpu_sub, "SUB.b D7, -(A5)", 2},
	{cpu_sub, "SUB.b D7, -(A6)", 2},
	{cpu_sub, "SUB.b D7, -(A7)", 2},
	{cpu_sub, "SUB.b D7, (d16, A0)", 4},
	{cpu_sub, "SUB.b D7, (d16, A1)", 4},
	{cpu_sub, "SUB.b D7, (d16, A2)", 4},
	{cpu_sub, "SUB.b D7, (d16, A3)", 4},
	{cpu_sub, "SUB.b D7, (d16, A4)", 4},
	{cpu_sub, "SUB.b D7, (d16, A5)", 4},
	{cpu_sub, "SUB.b D7, (d16, A6)", 4},
	{cpu_sub, "SUB.b D7, (d16, A7)", 4},
	{cpu_sub, "SUB.b D7, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.b D7, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.b D7, (xxx).W", 4},
	{cpu_sub, "SUB.b D7, (xxx).L", 6},
	{cpu_sub, "SUB.b D7, (d16, PC)", 4},
	{cpu_sub, "SUB.b D7, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.b D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.w D7, D0", 2},
	{cpu_sub, "SUB.w D7, D1", 2},
	{cpu_sub, "SUB.w D7, D2", 2},
	{cpu_sub, "SUB.w D7, D3", 2},
	{cpu_sub, "SUB.w D7, D4", 2},
	{cpu_sub, "SUB.w D7, D5", 2},
	{cpu_sub, "SUB.w D7, D6", 2},
	{cpu_sub, "SUB.w D7, D7", 2},
	{cpu_sub, "SUB.w D7, A0", 2},
	{cpu_sub, "SUB.w D7, A1", 2},
	{cpu_sub, "SUB.w D7, A2", 2},
	{cpu_sub, "SUB.w D7, A3", 2},
	{cpu_sub, "SUB.w D7, A4", 2},
	{cpu_sub, "SUB.w D7, A5", 2},
	{cpu_sub, "SUB.w D7, A6", 2},
	{cpu_sub, "SUB.w D7, A7", 2},
	{cpu_sub, "SUB.w D7, (A0)", 2},
	{cpu_sub, "SUB.w D7, (A1)", 2},
	{cpu_sub, "SUB.w D7, (A2)", 2},
	{cpu_sub, "SUB.w D7, (A3)", 2},
	{cpu_sub, "SUB.w D7, (A4)", 2},
	{cpu_sub, "SUB.w D7, (A5)", 2},
	{cpu_sub, "SUB.w D7, (A6)", 2},
	{cpu_sub, "SUB.w D7, (A7)", 2},
	{cpu_sub, "SUB.w D7, (A0)+", 2},
	{cpu_sub, "SUB.w D7, (A1)+", 2},
	{cpu_sub, "SUB.w D7, (A2)+", 2},
	{cpu_sub, "SUB.w D7, (A3)+", 2},
	{cpu_sub, "SUB.w D7, (A4)+", 2},
	{cpu_sub, "SUB.w D7, (A5)+", 2},
	{cpu_sub, "SUB.w D7, (A6)+", 2},
	{cpu_sub, "SUB.w D7, (A7)+", 2},
	{cpu_sub, "SUB.w D7, -(A0)", 2},
	{cpu_sub, "SUB.w D7, -(A1)", 2},
	{cpu_sub, "SUB.w D7, -(A2)", 2},
	{cpu_sub, "SUB.w D7, -(A3)", 2},
	{cpu_sub, "SUB.w D7, -(A4)", 2},
	{cpu_sub, "SUB.w D7, -(A5)", 2},
	{cpu_sub, "SUB.w D7, -(A6)", 2},
	{cpu_sub, "SUB.w D7, -(A7)", 2},
	{cpu_sub, "SUB.w D7, (d16, A0)", 4},
	{cpu_sub, "SUB.w D7, (d16, A1)", 4},
	{cpu_sub, "SUB.w D7, (d16, A2)", 4},
	{cpu_sub, "SUB.w D7, (d16, A3)", 4},
	{cpu_sub, "SUB.w D7, (d16, A4)", 4},
	{cpu_sub, "SUB.w D7, (d16, A5)", 4},
	{cpu_sub, "SUB.w D7, (d16, A6)", 4},
	{cpu_sub, "SUB.w D7, (d16, A7)", 4},
	{cpu_sub, "SUB.w D7, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.w D7, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.w D7, (xxx).W", 4},
	{cpu_sub, "SUB.w D7, (xxx).L", 6},
	{cpu_sub, "SUB.w D7, (d16, PC)", 4},
	{cpu_sub, "SUB.w D7, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.w D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_sub, "SUB.l D7, D0", 2},
	{cpu_sub, "SUB.l D7, D1", 2},
	{cpu_sub, "SUB.l D7, D2", 2},
	{cpu_sub, "SUB.l D7, D3", 2},
	{cpu_sub, "SUB.l D7, D4", 2},
	{cpu_sub, "SUB.l D7, D5", 2},
	{cpu_sub, "SUB.l D7, D6", 2},
	{cpu_sub, "SUB.l D7, D7", 2},
	{cpu_sub, "SUB.l D7, A0", 2},
	{cpu_sub, "SUB.l D7, A1", 2},
	{cpu_sub, "SUB.l D7, A2", 2},
	{cpu_sub, "SUB.l D7, A3", 2},
	{cpu_sub, "SUB.l D7, A4", 2},
	{cpu_sub, "SUB.l D7, A5", 2},
	{cpu_sub, "SUB.l D7, A6", 2},
	{cpu_sub, "SUB.l D7, A7", 2},
	{cpu_sub, "SUB.l D7, (A0)", 2},
	{cpu_sub, "SUB.l D7, (A1)", 2},
	{cpu_sub, "SUB.l D7, (A2)", 2},
	{cpu_sub, "SUB.l D7, (A3)", 2},
	{cpu_sub, "SUB.l D7, (A4)", 2},
	{cpu_sub, "SUB.l D7, (A5)", 2},
	{cpu_sub, "SUB.l D7, (A6)", 2},
	{cpu_sub, "SUB.l D7, (A7)", 2},
	{cpu_sub, "SUB.l D7, (A0)+", 2},
	{cpu_sub, "SUB.l D7, (A1)+", 2},
	{cpu_sub, "SUB.l D7, (A2)+", 2},
	{cpu_sub, "SUB.l D7, (A3)+", 2},
	{cpu_sub, "SUB.l D7, (A4)+", 2},
	{cpu_sub, "SUB.l D7, (A5)+", 2},
	{cpu_sub, "SUB.l D7, (A6)+", 2},
	{cpu_sub, "SUB.l D7, (A7)+", 2},
	{cpu_sub, "SUB.l D7, -(A0)", 2},
	{cpu_sub, "SUB.l D7, -(A1)", 2},
	{cpu_sub, "SUB.l D7, -(A2)", 2},
	{cpu_sub, "SUB.l D7, -(A3)", 2},
	{cpu_sub, "SUB.l D7, -(A4)", 2},
	{cpu_sub, "SUB.l D7, -(A5)", 2},
	{cpu_sub, "SUB.l D7, -(A6)", 2},
	{cpu_sub, "SUB.l D7, -(A7)", 2},
	{cpu_sub, "SUB.l D7, (d16, A0)", 4},
	{cpu_sub, "SUB.l D7, (d16, A1)", 4},
	{cpu_sub, "SUB.l D7, (d16, A2)", 4},
	{cpu_sub, "SUB.l D7, (d16, A3)", 4},
	{cpu_sub, "SUB.l D7, (d16, A4)", 4},
	{cpu_sub, "SUB.l D7, (d16, A5)", 4},
	{cpu_sub, "SUB.l D7, (d16, A6)", 4},
	{cpu_sub, "SUB.l D7, (d16, A7)", 4},
	{cpu_sub, "SUB.l D7, (d8, A0, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A1, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A2, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A3, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A4, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A5, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A6, Xn)", 4},
	{cpu_sub, "SUB.l D7, (d8, A7, Xn)", 4},
	{cpu_sub, "SUB.l D7, (xxx).W", 4},
	{cpu_sub, "SUB.l D7, (xxx).L", 6},
	{cpu_sub, "SUB.l D7, (d16, PC)", 4},
	{cpu_sub, "SUB.l D7, (d16, PC, Xn)", 4},
	{cpu_sub, "SUB.l D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.w D0, A7", 2},
	{cpu_suba, "SUBA.w D1, A7", 2},
	{cpu_suba, "SUBA.w D2, A7", 2},
	{cpu_suba, "SUBA.w D3, A7", 2},
	{cpu_suba, "SUBA.w D4, A7", 2},
	{cpu_suba, "SUBA.w D5, A7", 2},
	{cpu_suba, "SUBA.w D6, A7", 2},
	{cpu_suba, "SUBA.w D7, A7", 2},
	{cpu_suba, "SUBA.w A0, A7", 2},
	{cpu_suba, "SUBA.w A1, A7", 2},
	{cpu_suba, "SUBA.w A2, A7", 2},
	{cpu_suba, "SUBA.w A3, A7", 2},
	{cpu_suba, "SUBA.w A4, A7", 2},
	{cpu_suba, "SUBA.w A5, A7", 2},
	{cpu_suba, "SUBA.w A6, A7", 2},
	{cpu_suba, "SUBA.w A7, A7", 2},
	{cpu_suba, "SUBA.w (A0), A7", 2},
	{cpu_suba, "SUBA.w (A1), A7", 2},
	{cpu_suba, "SUBA.w (A2), A7", 2},
	{cpu_suba, "SUBA.w (A3), A7", 2},
	{cpu_suba, "SUBA.w (A4), A7", 2},
	{cpu_suba, "SUBA.w (A5), A7", 2},
	{cpu_suba, "SUBA.w (A6), A7", 2},
	{cpu_suba, "SUBA.w (A7), A7", 2},
	{cpu_suba, "SUBA.w (A0)+, A7", 2},
	{cpu_suba, "SUBA.w (A1)+, A7", 2},
	{cpu_suba, "SUBA.w (A2)+, A7", 2},
	{cpu_suba, "SUBA.w (A3)+, A7", 2},
	{cpu_suba, "SUBA.w (A4)+, A7", 2},
	{cpu_suba, "SUBA.w (A5)+, A7", 2},
	{cpu_suba, "SUBA.w (A6)+, A7", 2},
	{cpu_suba, "SUBA.w (A7)+, A7", 2},
	{cpu_suba, "SUBA.w -(A0), A7", 2},
	{cpu_suba, "SUBA.w -(A1), A7", 2},
	{cpu_suba, "SUBA.w -(A2), A7", 2},
	{cpu_suba, "SUBA.w -(A3), A7", 2},
	{cpu_suba, "SUBA.w -(A4), A7", 2},
	{cpu_suba, "SUBA.w -(A5), A7", 2},
	{cpu_suba, "SUBA.w -(A6), A7", 2},
	{cpu_suba, "SUBA.w -(A7), A7", 2},
	{cpu_suba, "SUBA.w (d16, A0), A7", 4},
	{cpu_suba, "SUBA.w (d16, A1), A7", 4},
	{cpu_suba, "SUBA.w (d16, A2), A7", 4},
	{cpu_suba, "SUBA.w (d16, A3), A7", 4},
	{cpu_suba, "SUBA.w (d16, A4), A7", 4},
	{cpu_suba, "SUBA.w (d16, A5), A7", 4},
	{cpu_suba, "SUBA.w (d16, A6), A7", 4},
	{cpu_suba, "SUBA.w (d16, A7), A7", 4},
	{cpu_suba, "SUBA.w (d8, A0, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A1, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A2, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A3, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A4, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A5, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A6, Xn), A7", 4},
	{cpu_suba, "SUBA.w (d8, A7, Xn), A7", 4},
	{cpu_suba, "SUBA.w (xxx).W, A7", 4},
	{cpu_suba, "SUBA.w (xxx).L, A7", 6},
	{cpu_suba, "SUBA.w (d16, PC), A7", 4},
	{cpu_suba, "SUBA.w (d16, PC, Xn), A7", 4},
	{cpu_suba, "SUBA.w #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.b -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.b -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.b D0, D7", 1},
	{cpu_subx, "SUBX.b D1, D7", 1},
	{cpu_subx, "SUBX.b D2, D7", 1},
	{cpu_subx, "SUBX.b D3, D7", 1},
	{cpu_subx, "SUBX.b D0, D7", 1},
	{cpu_subx, "SUBX.b D1, D7", 1},
	{cpu_subx, "SUBX.b D2, D7", 1},
	{cpu_subx, "SUBX.b D3, D7", 1},
	{cpu_sub, "SUB.b (A0), D7", 2},
	{cpu_sub, "SUB.b (A1), D7", 2},
	{cpu_sub, "SUB.b (A2), D7", 2},
	{cpu_sub, "SUB.b (A3), D7", 2},
	{cpu_sub, "SUB.b (A4), D7", 2},
	{cpu_sub, "SUB.b (A5), D7", 2},
	{cpu_sub, "SUB.b (A6), D7", 2},
	{cpu_sub, "SUB.b (A7), D7", 2},
	{cpu_sub, "SUB.b (A0)+, D7", 2},
	{cpu_sub, "SUB.b (A1)+, D7", 2},
	{cpu_sub, "SUB.b (A2)+, D7", 2},
	{cpu_sub, "SUB.b (A3)+, D7", 2},
	{cpu_sub, "SUB.b (A4)+, D7", 2},
	{cpu_sub, "SUB.b (A5)+, D7", 2},
	{cpu_sub, "SUB.b (A6)+, D7", 2},
	{cpu_sub, "SUB.b (A7)+, D7", 2},
	{cpu_sub, "SUB.b -(A0), D7", 2},
	{cpu_sub, "SUB.b -(A1), D7", 2},
	{cpu_sub, "SUB.b -(A2), D7", 2},
	{cpu_sub, "SUB.b -(A3), D7", 2},
	{cpu_sub, "SUB.b -(A4), D7", 2},
	{cpu_sub, "SUB.b -(A5), D7", 2},
	{cpu_sub, "SUB.b -(A6), D7", 2},
	{cpu_sub, "SUB.b -(A7), D7", 2},
	{cpu_sub, "SUB.b (d16, A0), D7", 4},
	{cpu_sub, "SUB.b (d16, A1), D7", 4},
	{cpu_sub, "SUB.b (d16, A2), D7", 4},
	{cpu_sub, "SUB.b (d16, A3), D7", 4},
	{cpu_sub, "SUB.b (d16, A4), D7", 4},
	{cpu_sub, "SUB.b (d16, A5), D7", 4},
	{cpu_sub, "SUB.b (d16, A6), D7", 4},
	{cpu_sub, "SUB.b (d16, A7), D7", 4},
	{cpu_sub, "SUB.b (d8, A0, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A1, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A2, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A3, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A4, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A5, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A6, Xn), D7", 4},
	{cpu_sub, "SUB.b (d8, A7, Xn), D7", 4},
	{cpu_sub, "SUB.b (xxx).W, D7", 4},
	{cpu_sub, "SUB.b (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.w -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.w -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.w D0, D7", 1},
	{cpu_subx, "SUBX.w D1, D7", 1},
	{cpu_subx, "SUBX.w D2, D7", 1},
	{cpu_subx, "SUBX.w D3, D7", 1},
	{cpu_subx, "SUBX.w D0, D7", 1},
	{cpu_subx, "SUBX.w D1, D7", 1},
	{cpu_subx, "SUBX.w D2, D7", 1},
	{cpu_subx, "SUBX.w D3, D7", 1},
	{cpu_sub, "SUB.w (A0), D7", 2},
	{cpu_sub, "SUB.w (A1), D7", 2},
	{cpu_sub, "SUB.w (A2), D7", 2},
	{cpu_sub, "SUB.w (A3), D7", 2},
	{cpu_sub, "SUB.w (A4), D7", 2},
	{cpu_sub, "SUB.w (A5), D7", 2},
	{cpu_sub, "SUB.w (A6), D7", 2},
	{cpu_sub, "SUB.w (A7), D7", 2},
	{cpu_sub, "SUB.w (A0)+, D7", 2},
	{cpu_sub, "SUB.w (A1)+, D7", 2},
	{cpu_sub, "SUB.w (A2)+, D7", 2},
	{cpu_sub, "SUB.w (A3)+, D7", 2},
	{cpu_sub, "SUB.w (A4)+, D7", 2},
	{cpu_sub, "SUB.w (A5)+, D7", 2},
	{cpu_sub, "SUB.w (A6)+, D7", 2},
	{cpu_sub, "SUB.w (A7)+, D7", 2},
	{cpu_sub, "SUB.w -(A0), D7", 2},
	{cpu_sub, "SUB.w -(A1), D7", 2},
	{cpu_sub, "SUB.w -(A2), D7", 2},
	{cpu_sub, "SUB.w -(A3), D7", 2},
	{cpu_sub, "SUB.w -(A4), D7", 2},
	{cpu_sub, "SUB.w -(A5), D7", 2},
	{cpu_sub, "SUB.w -(A6), D7", 2},
	{cpu_sub, "SUB.w -(A7), D7", 2},
	{cpu_sub, "SUB.w (d16, A0), D7", 4},
	{cpu_sub, "SUB.w (d16, A1), D7", 4},
	{cpu_sub, "SUB.w (d16, A2), D7", 4},
	{cpu_sub, "SUB.w (d16, A3), D7", 4},
	{cpu_sub, "SUB.w (d16, A4), D7", 4},
	{cpu_sub, "SUB.w (d16, A5), D7", 4},
	{cpu_sub, "SUB.w (d16, A6), D7", 4},
	{cpu_sub, "SUB.w (d16, A7), D7", 4},
	{cpu_sub, "SUB.w (d8, A0, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A1, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A2, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A3, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A4, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A5, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A6, Xn), D7", 4},
	{cpu_sub, "SUB.w (d8, A7, Xn), D7", 4},
	{cpu_sub, "SUB.w (xxx).W, D7", 4},
	{cpu_sub, "SUB.w (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_subx, "SUBX.l -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A0), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A1), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A2), -(A7)", 1},
	{cpu_subx, "SUBX.l -(A3), -(A7)", 1},
	{cpu_subx, "SUBX.l D0, D7", 1},
	{cpu_subx, "SUBX.l D1, D7", 1},
	{cpu_subx, "SUBX.l D2, D7", 1},
	{cpu_subx, "SUBX.l D3, D7", 1},
	{cpu_subx, "SUBX.l D0, D7", 1},
	{cpu_subx, "SUBX.l D1, D7", 1},
	{cpu_subx, "SUBX.l D2, D7", 1},
	{cpu_subx, "SUBX.l D3, D7", 1},
	{cpu_sub, "SUB.l (A0), D7", 2},
	{cpu_sub, "SUB.l (A1), D7", 2},
	{cpu_sub, "SUB.l (A2), D7", 2},
	{cpu_sub, "SUB.l (A3), D7", 2},
	{cpu_sub, "SUB.l (A4), D7", 2},
	{cpu_sub, "SUB.l (A5), D7", 2},
	{cpu_sub, "SUB.l (A6), D7", 2},
	{cpu_sub, "SUB.l (A7), D7", 2},
	{cpu_sub, "SUB.l (A0)+, D7", 2},
	{cpu_sub, "SUB.l (A1)+, D7", 2},
	{cpu_sub, "SUB.l (A2)+, D7", 2},
	{cpu_sub, "SUB.l (A3)+, D7", 2},
	{cpu_sub, "SUB.l (A4)+, D7", 2},
	{cpu_sub, "SUB.l (A5)+, D7", 2},
	{cpu_sub, "SUB.l (A6)+, D7", 2},
	{cpu_sub, "SUB.l (A7)+, D7", 2},
	{cpu_sub, "SUB.l -(A0), D7", 2},
	{cpu_sub, "SUB.l -(A1), D7", 2},
	{cpu_sub, "SUB.l -(A2), D7", 2},
	{cpu_sub, "SUB.l -(A3), D7", 2},
	{cpu_sub, "SUB.l -(A4), D7", 2},
	{cpu_sub, "SUB.l -(A5), D7", 2},
	{cpu_sub, "SUB.l -(A6), D7", 2},
	{cpu_sub, "SUB.l -(A7), D7", 2},
	{cpu_sub, "SUB.l (d16, A0), D7", 4},
	{cpu_sub, "SUB.l (d16, A1), D7", 4},
	{cpu_sub, "SUB.l (d16, A2), D7", 4},
	{cpu_sub, "SUB.l (d16, A3), D7", 4},
	{cpu_sub, "SUB.l (d16, A4), D7", 4},
	{cpu_sub, "SUB.l (d16, A5), D7", 4},
	{cpu_sub, "SUB.l (d16, A6), D7", 4},
	{cpu_sub, "SUB.l (d16, A7), D7", 4},
	{cpu_sub, "SUB.l (d8, A0, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A1, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A2, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A3, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A4, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A5, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A6, Xn), D7", 4},
	{cpu_sub, "SUB.l (d8, A7, Xn), D7", 4},
	{cpu_sub, "SUB.l (xxx).W, D7", 4},
	{cpu_sub, "SUB.l (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_suba, "SUBA.l D0, A7", 2},
	{cpu_suba, "SUBA.l D1, A7", 2},
	{cpu_suba, "SUBA.l D2, A7", 2},
	{cpu_suba, "SUBA.l D3, A7", 2},
	{cpu_suba, "SUBA.l D4, A7", 2},
	{cpu_suba, "SUBA.l D5, A7", 2},
	{cpu_suba, "SUBA.l D6, A7", 2},
	{cpu_suba, "SUBA.l D7, A7", 2},
	{cpu_suba, "SUBA.l A0, A7", 2},
	{cpu_suba, "SUBA.l A1, A7", 2},
	{cpu_suba, "SUBA.l A2, A7", 2},
	{cpu_suba, "SUBA.l A3, A7", 2},
	{cpu_suba, "SUBA.l A4, A7", 2},
	{cpu_suba, "SUBA.l A5, A7", 2},
	{cpu_suba, "SUBA.l A6, A7", 2},
	{cpu_suba, "SUBA.l A7, A7", 2},
	{cpu_suba, "SUBA.l (A0), A7", 2},
	{cpu_suba, "SUBA.l (A1), A7", 2},
	{cpu_suba, "SUBA.l (A2), A7", 2},
	{cpu_suba, "SUBA.l (A3), A7", 2},
	{cpu_suba, "SUBA.l (A4), A7", 2},
	{cpu_suba, "SUBA.l (A5), A7", 2},
	{cpu_suba, "SUBA.l (A6), A7", 2},
	{cpu_suba, "SUBA.l (A7), A7", 2},
	{cpu_suba, "SUBA.l (A0)+, A7", 2},
	{cpu_suba, "SUBA.l (A1)+, A7", 2},
	{cpu_suba, "SUBA.l (A2)+, A7", 2},
	{cpu_suba, "SUBA.l (A3)+, A7", 2},
	{cpu_suba, "SUBA.l (A4)+, A7", 2},
	{cpu_suba, "SUBA.l (A5)+, A7", 2},
	{cpu_suba, "SUBA.l (A6)+, A7", 2},
	{cpu_suba, "SUBA.l (A7)+, A7", 2},
	{cpu_suba, "SUBA.l -(A0), A7", 2},
	{cpu_suba, "SUBA.l -(A1), A7", 2},
	{cpu_suba, "SUBA.l -(A2), A7", 2},
	{cpu_suba, "SUBA.l -(A3), A7", 2},
	{cpu_suba, "SUBA.l -(A4), A7", 2},
	{cpu_suba, "SUBA.l -(A5), A7", 2},
	{cpu_suba, "SUBA.l -(A6), A7", 2},
	{cpu_suba, "SUBA.l -(A7), A7", 2},
	{cpu_suba, "SUBA.l (d16, A0), A7", 4},
	{cpu_suba, "SUBA.l (d16, A1), A7", 4},
	{cpu_suba, "SUBA.l (d16, A2), A7", 4},
	{cpu_suba, "SUBA.l (d16, A3), A7", 4},
	{cpu_suba, "SUBA.l (d16, A4), A7", 4},
	{cpu_suba, "SUBA.l (d16, A5), A7", 4},
	{cpu_suba, "SUBA.l (d16, A6), A7", 4},
	{cpu_suba, "SUBA.l (d16, A7), A7", 4},
	{cpu_suba, "SUBA.l (d8, A0, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A1, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A2, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A3, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A4, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A5, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A6, Xn), A7", 4},
	{cpu_suba, "SUBA.l (d8, A7, Xn), A7", 4},
	{cpu_suba, "SUBA.l (xxx).W, A7", 4},
	{cpu_suba, "SUBA.l (xxx).L, A7", 6},
	{cpu_suba, "SUBA.l (d16, PC), A7", 4},
	{cpu_suba, "SUBA.l (d16, PC, Xn), A7", 4},
	{cpu_suba, "SUBA.l #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_line1010, "Line1010", 0},
	{cpu_cmp, "CMP D0, D0", 2},
	{cpu_cmp, "CMP D1, D0", 2},
	{cpu_cmp, "CMP D2, D0", 2},
	{cpu_cmp, "CMP D3, D0", 2},
	{cpu_cmp, "CMP D4, D0", 2},
	{cpu_cmp, "CMP D5, D0", 2},
	{cpu_cmp, "CMP D6, D0", 2},
	{cpu_cmp, "CMP D7, D0", 2},
	{cpu_cmp, "CMP A0, D0", 2},
	{cpu_cmp, "CMP A1, D0", 2},
	{cpu_cmp, "CMP A2, D0", 2},
	{cpu_cmp, "CMP A3, D0", 2},
	{cpu_cmp, "CMP A4, D0", 2},
	{cpu_cmp, "CMP A5, D0", 2},
	{cpu_cmp, "CMP A6, D0", 2},
	{cpu_cmp, "CMP A7, D0", 2},
	{cpu_cmp, "CMP (A0), D0", 2},
	{cpu_cmp, "CMP (A1), D0", 2},
	{cpu_cmp, "CMP (A2), D0", 2},
	{cpu_cmp, "CMP (A3), D0", 2},
	{cpu_cmp, "CMP (A4), D0", 2},
	{cpu_cmp, "CMP (A5), D0", 2},
	{cpu_cmp, "CMP (A6), D0", 2},
	{cpu_cmp, "CMP (A7), D0", 2},
	{cpu_cmp, "CMP (A0)+, D0", 2},
	{cpu_cmp, "CMP (A1)+, D0", 2},
	{cpu_cmp, "CMP (A2)+, D0", 2},
	{cpu_cmp, "CMP (A3)+, D0", 2},
	{cpu_cmp, "CMP (A4)+, D0", 2},
	{cpu_cmp, "CMP (A5)+, D0", 2},
	{cpu_cmp, "CMP (A6)+, D0", 2},
	{cpu_cmp, "CMP (A7)+, D0", 2},
	{cpu_cmp, "CMP -(A0), D0", 2},
	{cpu_cmp, "CMP -(A1), D0", 2},
	{cpu_cmp, "CMP -(A2), D0", 2},
	{cpu_cmp, "CMP -(A3), D0", 2},
	{cpu_cmp, "CMP -(A4), D0", 2},
	{cpu_cmp, "CMP -(A5), D0", 2},
	{cpu_cmp, "CMP -(A6), D0", 2},
	{cpu_cmp, "CMP -(A7), D0", 2},
	{cpu_cmp, "CMP (d16, A0), D0", 4},
	{cpu_cmp, "CMP (d16, A1), D0", 4},
	{cpu_cmp, "CMP (d16, A2), D0", 4},
	{cpu_cmp, "CMP (d16, A3), D0", 4},
	{cpu_cmp, "CMP (d16, A4), D0", 4},
	{cpu_cmp, "CMP (d16, A5), D0", 4},
	{cpu_cmp, "CMP (d16, A6), D0", 4},
	{cpu_cmp, "CMP (d16, A7), D0", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D0", 4},
	{cpu_cmp, "CMP (xxx).W, D0", 4},
	{cpu_cmp, "CMP (xxx).L, D0", 6},
	{cpu_cmp, "CMP (d16, PC), D0", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D0", 4},
	{cpu_cmp, "CMP #, D0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D0", 2},
	{cpu_cmp, "CMP D1, D0", 2},
	{cpu_cmp, "CMP D2, D0", 2},
	{cpu_cmp, "CMP D3, D0", 2},
	{cpu_cmp, "CMP D4, D0", 2},
	{cpu_cmp, "CMP D5, D0", 2},
	{cpu_cmp, "CMP D6, D0", 2},
	{cpu_cmp, "CMP D7, D0", 2},
	{cpu_cmp, "CMP A0, D0", 2},
	{cpu_cmp, "CMP A1, D0", 2},
	{cpu_cmp, "CMP A2, D0", 2},
	{cpu_cmp, "CMP A3, D0", 2},
	{cpu_cmp, "CMP A4, D0", 2},
	{cpu_cmp, "CMP A5, D0", 2},
	{cpu_cmp, "CMP A6, D0", 2},
	{cpu_cmp, "CMP A7, D0", 2},
	{cpu_cmp, "CMP (A0), D0", 2},
	{cpu_cmp, "CMP (A1), D0", 2},
	{cpu_cmp, "CMP (A2), D0", 2},
	{cpu_cmp, "CMP (A3), D0", 2},
	{cpu_cmp, "CMP (A4), D0", 2},
	{cpu_cmp, "CMP (A5), D0", 2},
	{cpu_cmp, "CMP (A6), D0", 2},
	{cpu_cmp, "CMP (A7), D0", 2},
	{cpu_cmp, "CMP (A0)+, D0", 2},
	{cpu_cmp, "CMP (A1)+, D0", 2},
	{cpu_cmp, "CMP (A2)+, D0", 2},
	{cpu_cmp, "CMP (A3)+, D0", 2},
	{cpu_cmp, "CMP (A4)+, D0", 2},
	{cpu_cmp, "CMP (A5)+, D0", 2},
	{cpu_cmp, "CMP (A6)+, D0", 2},
	{cpu_cmp, "CMP (A7)+, D0", 2},
	{cpu_cmp, "CMP -(A0), D0", 2},
	{cpu_cmp, "CMP -(A1), D0", 2},
	{cpu_cmp, "CMP -(A2), D0", 2},
	{cpu_cmp, "CMP -(A3), D0", 2},
	{cpu_cmp, "CMP -(A4), D0", 2},
	{cpu_cmp, "CMP -(A5), D0", 2},
	{cpu_cmp, "CMP -(A6), D0", 2},
	{cpu_cmp, "CMP -(A7), D0", 2},
	{cpu_cmp, "CMP (d16, A0), D0", 4},
	{cpu_cmp, "CMP (d16, A1), D0", 4},
	{cpu_cmp, "CMP (d16, A2), D0", 4},
	{cpu_cmp, "CMP (d16, A3), D0", 4},
	{cpu_cmp, "CMP (d16, A4), D0", 4},
	{cpu_cmp, "CMP (d16, A5), D0", 4},
	{cpu_cmp, "CMP (d16, A6), D0", 4},
	{cpu_cmp, "CMP (d16, A7), D0", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D0", 4},
	{cpu_cmp, "CMP (xxx).W, D0", 4},
	{cpu_cmp, "CMP (xxx).L, D0", 6},
	{cpu_cmp, "CMP (d16, PC), D0", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D0", 4},
	{cpu_cmp, "CMP #, D0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D0", 2},
	{cpu_cmp, "CMP D1, D0", 2},
	{cpu_cmp, "CMP D2, D0", 2},
	{cpu_cmp, "CMP D3, D0", 2},
	{cpu_cmp, "CMP D4, D0", 2},
	{cpu_cmp, "CMP D5, D0", 2},
	{cpu_cmp, "CMP D6, D0", 2},
	{cpu_cmp, "CMP D7, D0", 2},
	{cpu_cmp, "CMP A0, D0", 2},
	{cpu_cmp, "CMP A1, D0", 2},
	{cpu_cmp, "CMP A2, D0", 2},
	{cpu_cmp, "CMP A3, D0", 2},
	{cpu_cmp, "CMP A4, D0", 2},
	{cpu_cmp, "CMP A5, D0", 2},
	{cpu_cmp, "CMP A6, D0", 2},
	{cpu_cmp, "CMP A7, D0", 2},
	{cpu_cmp, "CMP (A0), D0", 2},
	{cpu_cmp, "CMP (A1), D0", 2},
	{cpu_cmp, "CMP (A2), D0", 2},
	{cpu_cmp, "CMP (A3), D0", 2},
	{cpu_cmp, "CMP (A4), D0", 2},
	{cpu_cmp, "CMP (A5), D0", 2},
	{cpu_cmp, "CMP (A6), D0", 2},
	{cpu_cmp, "CMP (A7), D0", 2},
	{cpu_cmp, "CMP (A0)+, D0", 2},
	{cpu_cmp, "CMP (A1)+, D0", 2},
	{cpu_cmp, "CMP (A2)+, D0", 2},
	{cpu_cmp, "CMP (A3)+, D0", 2},
	{cpu_cmp, "CMP (A4)+, D0", 2},
	{cpu_cmp, "CMP (A5)+, D0", 2},
	{cpu_cmp, "CMP (A6)+, D0", 2},
	{cpu_cmp, "CMP (A7)+, D0", 2},
	{cpu_cmp, "CMP -(A0), D0", 2},
	{cpu_cmp, "CMP -(A1), D0", 2},
	{cpu_cmp, "CMP -(A2), D0", 2},
	{cpu_cmp, "CMP -(A3), D0", 2},
	{cpu_cmp, "CMP -(A4), D0", 2},
	{cpu_cmp, "CMP -(A5), D0", 2},
	{cpu_cmp, "CMP -(A6), D0", 2},
	{cpu_cmp, "CMP -(A7), D0", 2},
	{cpu_cmp, "CMP (d16, A0), D0", 4},
	{cpu_cmp, "CMP (d16, A1), D0", 4},
	{cpu_cmp, "CMP (d16, A2), D0", 4},
	{cpu_cmp, "CMP (d16, A3), D0", 4},
	{cpu_cmp, "CMP (d16, A4), D0", 4},
	{cpu_cmp, "CMP (d16, A5), D0", 4},
	{cpu_cmp, "CMP (d16, A6), D0", 4},
	{cpu_cmp, "CMP (d16, A7), D0", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D0", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D0", 4},
	{cpu_cmp, "CMP (xxx).W, D0", 4},
	{cpu_cmp, "CMP (xxx).L, D0", 6},
	{cpu_cmp, "CMP (d16, PC), D0", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D0", 4},
	{cpu_cmp, "CMP #, D0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A0", 2},
	{cpu_cmpa, "CMPA.w D1, A0", 2},
	{cpu_cmpa, "CMPA.w D2, A0", 2},
	{cpu_cmpa, "CMPA.w D3, A0", 2},
	{cpu_cmpa, "CMPA.w D4, A0", 2},
	{cpu_cmpa, "CMPA.w D5, A0", 2},
	{cpu_cmpa, "CMPA.w D6, A0", 2},
	{cpu_cmpa, "CMPA.w D7, A0", 2},
	{cpu_cmpa, "CMPA.w A0, A0", 2},
	{cpu_cmpa, "CMPA.w A1, A0", 2},
	{cpu_cmpa, "CMPA.w A2, A0", 2},
	{cpu_cmpa, "CMPA.w A3, A0", 2},
	{cpu_cmpa, "CMPA.w A4, A0", 2},
	{cpu_cmpa, "CMPA.w A5, A0", 2},
	{cpu_cmpa, "CMPA.w A6, A0", 2},
	{cpu_cmpa, "CMPA.w A7, A0", 2},
	{cpu_cmpa, "CMPA.w (A0), A0", 2},
	{cpu_cmpa, "CMPA.w (A1), A0", 2},
	{cpu_cmpa, "CMPA.w (A2), A0", 2},
	{cpu_cmpa, "CMPA.w (A3), A0", 2},
	{cpu_cmpa, "CMPA.w (A4), A0", 2},
	{cpu_cmpa, "CMPA.w (A5), A0", 2},
	{cpu_cmpa, "CMPA.w (A6), A0", 2},
	{cpu_cmpa, "CMPA.w (A7), A0", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A0", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A0", 2},
	{cpu_cmpa, "CMPA.w -(A0), A0", 2},
	{cpu_cmpa, "CMPA.w -(A1), A0", 2},
	{cpu_cmpa, "CMPA.w -(A2), A0", 2},
	{cpu_cmpa, "CMPA.w -(A3), A0", 2},
	{cpu_cmpa, "CMPA.w -(A4), A0", 2},
	{cpu_cmpa, "CMPA.w -(A5), A0", 2},
	{cpu_cmpa, "CMPA.w -(A6), A0", 2},
	{cpu_cmpa, "CMPA.w -(A7), A0", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A0", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A0", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A0", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A0", 4},
	{cpu_cmpa, "CMPA.w #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D0", 2},
	{cpu_eor, "EOR D1, D0", 2},
	{cpu_eor, "EOR D2, D0", 2},
	{cpu_eor, "EOR D3, D0", 2},
	{cpu_eor, "EOR D4, D0", 2},
	{cpu_eor, "EOR D5, D0", 2},
	{cpu_eor, "EOR D6, D0", 2},
	{cpu_eor, "EOR D7, D0", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A0)+", 1},
	{cpu_eor, "EOR (A0), D0", 2},
	{cpu_eor, "EOR (A1), D0", 2},
	{cpu_eor, "EOR (A2), D0", 2},
	{cpu_eor, "EOR (A3), D0", 2},
	{cpu_eor, "EOR (A4), D0", 2},
	{cpu_eor, "EOR (A5), D0", 2},
	{cpu_eor, "EOR (A6), D0", 2},
	{cpu_eor, "EOR (A7), D0", 2},
	{cpu_eor, "EOR (A0)+, D0", 2},
	{cpu_eor, "EOR (A1)+, D0", 2},
	{cpu_eor, "EOR (A2)+, D0", 2},
	{cpu_eor, "EOR (A3)+, D0", 2},
	{cpu_eor, "EOR (A4)+, D0", 2},
	{cpu_eor, "EOR (A5)+, D0", 2},
	{cpu_eor, "EOR (A6)+, D0", 2},
	{cpu_eor, "EOR (A7)+, D0", 2},
	{cpu_eor, "EOR -(A0), D0", 2},
	{cpu_eor, "EOR -(A1), D0", 2},
	{cpu_eor, "EOR -(A2), D0", 2},
	{cpu_eor, "EOR -(A3), D0", 2},
	{cpu_eor, "EOR -(A4), D0", 2},
	{cpu_eor, "EOR -(A5), D0", 2},
	{cpu_eor, "EOR -(A6), D0", 2},
	{cpu_eor, "EOR -(A7), D0", 2},
	{cpu_eor, "EOR (d16, A0), D0", 4},
	{cpu_eor, "EOR (d16, A1), D0", 4},
	{cpu_eor, "EOR (d16, A2), D0", 4},
	{cpu_eor, "EOR (d16, A3), D0", 4},
	{cpu_eor, "EOR (d16, A4), D0", 4},
	{cpu_eor, "EOR (d16, A5), D0", 4},
	{cpu_eor, "EOR (d16, A6), D0", 4},
	{cpu_eor, "EOR (d16, A7), D0", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D0", 4},
	{cpu_eor, "EOR (xxx).W, D0", 4},
	{cpu_eor, "EOR (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D0", 2},
	{cpu_eor, "EOR D1, D0", 2},
	{cpu_eor, "EOR D2, D0", 2},
	{cpu_eor, "EOR D3, D0", 2},
	{cpu_eor, "EOR D4, D0", 2},
	{cpu_eor, "EOR D5, D0", 2},
	{cpu_eor, "EOR D6, D0", 2},
	{cpu_eor, "EOR D7, D0", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A0)+", 1},
	{cpu_eor, "EOR (A0), D0", 2},
	{cpu_eor, "EOR (A1), D0", 2},
	{cpu_eor, "EOR (A2), D0", 2},
	{cpu_eor, "EOR (A3), D0", 2},
	{cpu_eor, "EOR (A4), D0", 2},
	{cpu_eor, "EOR (A5), D0", 2},
	{cpu_eor, "EOR (A6), D0", 2},
	{cpu_eor, "EOR (A7), D0", 2},
	{cpu_eor, "EOR (A0)+, D0", 2},
	{cpu_eor, "EOR (A1)+, D0", 2},
	{cpu_eor, "EOR (A2)+, D0", 2},
	{cpu_eor, "EOR (A3)+, D0", 2},
	{cpu_eor, "EOR (A4)+, D0", 2},
	{cpu_eor, "EOR (A5)+, D0", 2},
	{cpu_eor, "EOR (A6)+, D0", 2},
	{cpu_eor, "EOR (A7)+, D0", 2},
	{cpu_eor, "EOR -(A0), D0", 2},
	{cpu_eor, "EOR -(A1), D0", 2},
	{cpu_eor, "EOR -(A2), D0", 2},
	{cpu_eor, "EOR -(A3), D0", 2},
	{cpu_eor, "EOR -(A4), D0", 2},
	{cpu_eor, "EOR -(A5), D0", 2},
	{cpu_eor, "EOR -(A6), D0", 2},
	{cpu_eor, "EOR -(A7), D0", 2},
	{cpu_eor, "EOR (d16, A0), D0", 4},
	{cpu_eor, "EOR (d16, A1), D0", 4},
	{cpu_eor, "EOR (d16, A2), D0", 4},
	{cpu_eor, "EOR (d16, A3), D0", 4},
	{cpu_eor, "EOR (d16, A4), D0", 4},
	{cpu_eor, "EOR (d16, A5), D0", 4},
	{cpu_eor, "EOR (d16, A6), D0", 4},
	{cpu_eor, "EOR (d16, A7), D0", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D0", 4},
	{cpu_eor, "EOR (xxx).W, D0", 4},
	{cpu_eor, "EOR (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D0", 2},
	{cpu_eor, "EOR D1, D0", 2},
	{cpu_eor, "EOR D2, D0", 2},
	{cpu_eor, "EOR D3, D0", 2},
	{cpu_eor, "EOR D4, D0", 2},
	{cpu_eor, "EOR D5, D0", 2},
	{cpu_eor, "EOR D6, D0", 2},
	{cpu_eor, "EOR D7, D0", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A0)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A0)+", 1},
	{cpu_eor, "EOR (A0), D0", 2},
	{cpu_eor, "EOR (A1), D0", 2},
	{cpu_eor, "EOR (A2), D0", 2},
	{cpu_eor, "EOR (A3), D0", 2},
	{cpu_eor, "EOR (A4), D0", 2},
	{cpu_eor, "EOR (A5), D0", 2},
	{cpu_eor, "EOR (A6), D0", 2},
	{cpu_eor, "EOR (A7), D0", 2},
	{cpu_eor, "EOR (A0)+, D0", 2},
	{cpu_eor, "EOR (A1)+, D0", 2},
	{cpu_eor, "EOR (A2)+, D0", 2},
	{cpu_eor, "EOR (A3)+, D0", 2},
	{cpu_eor, "EOR (A4)+, D0", 2},
	{cpu_eor, "EOR (A5)+, D0", 2},
	{cpu_eor, "EOR (A6)+, D0", 2},
	{cpu_eor, "EOR (A7)+, D0", 2},
	{cpu_eor, "EOR -(A0), D0", 2},
	{cpu_eor, "EOR -(A1), D0", 2},
	{cpu_eor, "EOR -(A2), D0", 2},
	{cpu_eor, "EOR -(A3), D0", 2},
	{cpu_eor, "EOR -(A4), D0", 2},
	{cpu_eor, "EOR -(A5), D0", 2},
	{cpu_eor, "EOR -(A6), D0", 2},
	{cpu_eor, "EOR -(A7), D0", 2},
	{cpu_eor, "EOR (d16, A0), D0", 4},
	{cpu_eor, "EOR (d16, A1), D0", 4},
	{cpu_eor, "EOR (d16, A2), D0", 4},
	{cpu_eor, "EOR (d16, A3), D0", 4},
	{cpu_eor, "EOR (d16, A4), D0", 4},
	{cpu_eor, "EOR (d16, A5), D0", 4},
	{cpu_eor, "EOR (d16, A6), D0", 4},
	{cpu_eor, "EOR (d16, A7), D0", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D0", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D0", 4},
	{cpu_eor, "EOR (xxx).W, D0", 4},
	{cpu_eor, "EOR (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A0", 2},
	{cpu_cmpa, "CMPA.l D1, A0", 2},
	{cpu_cmpa, "CMPA.l D2, A0", 2},
	{cpu_cmpa, "CMPA.l D3, A0", 2},
	{cpu_cmpa, "CMPA.l D4, A0", 2},
	{cpu_cmpa, "CMPA.l D5, A0", 2},
	{cpu_cmpa, "CMPA.l D6, A0", 2},
	{cpu_cmpa, "CMPA.l D7, A0", 2},
	{cpu_cmpa, "CMPA.l A0, A0", 2},
	{cpu_cmpa, "CMPA.l A1, A0", 2},
	{cpu_cmpa, "CMPA.l A2, A0", 2},
	{cpu_cmpa, "CMPA.l A3, A0", 2},
	{cpu_cmpa, "CMPA.l A4, A0", 2},
	{cpu_cmpa, "CMPA.l A5, A0", 2},
	{cpu_cmpa, "CMPA.l A6, A0", 2},
	{cpu_cmpa, "CMPA.l A7, A0", 2},
	{cpu_cmpa, "CMPA.l (A0), A0", 2},
	{cpu_cmpa, "CMPA.l (A1), A0", 2},
	{cpu_cmpa, "CMPA.l (A2), A0", 2},
	{cpu_cmpa, "CMPA.l (A3), A0", 2},
	{cpu_cmpa, "CMPA.l (A4), A0", 2},
	{cpu_cmpa, "CMPA.l (A5), A0", 2},
	{cpu_cmpa, "CMPA.l (A6), A0", 2},
	{cpu_cmpa, "CMPA.l (A7), A0", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A0", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A0", 2},
	{cpu_cmpa, "CMPA.l -(A0), A0", 2},
	{cpu_cmpa, "CMPA.l -(A1), A0", 2},
	{cpu_cmpa, "CMPA.l -(A2), A0", 2},
	{cpu_cmpa, "CMPA.l -(A3), A0", 2},
	{cpu_cmpa, "CMPA.l -(A4), A0", 2},
	{cpu_cmpa, "CMPA.l -(A5), A0", 2},
	{cpu_cmpa, "CMPA.l -(A6), A0", 2},
	{cpu_cmpa, "CMPA.l -(A7), A0", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A0", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A0", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A0", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A0", 4},
	{cpu_cmpa, "CMPA.l #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D1", 2},
	{cpu_cmp, "CMP D1, D1", 2},
	{cpu_cmp, "CMP D2, D1", 2},
	{cpu_cmp, "CMP D3, D1", 2},
	{cpu_cmp, "CMP D4, D1", 2},
	{cpu_cmp, "CMP D5, D1", 2},
	{cpu_cmp, "CMP D6, D1", 2},
	{cpu_cmp, "CMP D7, D1", 2},
	{cpu_cmp, "CMP A0, D1", 2},
	{cpu_cmp, "CMP A1, D1", 2},
	{cpu_cmp, "CMP A2, D1", 2},
	{cpu_cmp, "CMP A3, D1", 2},
	{cpu_cmp, "CMP A4, D1", 2},
	{cpu_cmp, "CMP A5, D1", 2},
	{cpu_cmp, "CMP A6, D1", 2},
	{cpu_cmp, "CMP A7, D1", 2},
	{cpu_cmp, "CMP (A0), D1", 2},
	{cpu_cmp, "CMP (A1), D1", 2},
	{cpu_cmp, "CMP (A2), D1", 2},
	{cpu_cmp, "CMP (A3), D1", 2},
	{cpu_cmp, "CMP (A4), D1", 2},
	{cpu_cmp, "CMP (A5), D1", 2},
	{cpu_cmp, "CMP (A6), D1", 2},
	{cpu_cmp, "CMP (A7), D1", 2},
	{cpu_cmp, "CMP (A0)+, D1", 2},
	{cpu_cmp, "CMP (A1)+, D1", 2},
	{cpu_cmp, "CMP (A2)+, D1", 2},
	{cpu_cmp, "CMP (A3)+, D1", 2},
	{cpu_cmp, "CMP (A4)+, D1", 2},
	{cpu_cmp, "CMP (A5)+, D1", 2},
	{cpu_cmp, "CMP (A6)+, D1", 2},
	{cpu_cmp, "CMP (A7)+, D1", 2},
	{cpu_cmp, "CMP -(A0), D1", 2},
	{cpu_cmp, "CMP -(A1), D1", 2},
	{cpu_cmp, "CMP -(A2), D1", 2},
	{cpu_cmp, "CMP -(A3), D1", 2},
	{cpu_cmp, "CMP -(A4), D1", 2},
	{cpu_cmp, "CMP -(A5), D1", 2},
	{cpu_cmp, "CMP -(A6), D1", 2},
	{cpu_cmp, "CMP -(A7), D1", 2},
	{cpu_cmp, "CMP (d16, A0), D1", 4},
	{cpu_cmp, "CMP (d16, A1), D1", 4},
	{cpu_cmp, "CMP (d16, A2), D1", 4},
	{cpu_cmp, "CMP (d16, A3), D1", 4},
	{cpu_cmp, "CMP (d16, A4), D1", 4},
	{cpu_cmp, "CMP (d16, A5), D1", 4},
	{cpu_cmp, "CMP (d16, A6), D1", 4},
	{cpu_cmp, "CMP (d16, A7), D1", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D1", 4},
	{cpu_cmp, "CMP (xxx).W, D1", 4},
	{cpu_cmp, "CMP (xxx).L, D1", 6},
	{cpu_cmp, "CMP (d16, PC), D1", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D1", 4},
	{cpu_cmp, "CMP #, D1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D1", 2},
	{cpu_cmp, "CMP D1, D1", 2},
	{cpu_cmp, "CMP D2, D1", 2},
	{cpu_cmp, "CMP D3, D1", 2},
	{cpu_cmp, "CMP D4, D1", 2},
	{cpu_cmp, "CMP D5, D1", 2},
	{cpu_cmp, "CMP D6, D1", 2},
	{cpu_cmp, "CMP D7, D1", 2},
	{cpu_cmp, "CMP A0, D1", 2},
	{cpu_cmp, "CMP A1, D1", 2},
	{cpu_cmp, "CMP A2, D1", 2},
	{cpu_cmp, "CMP A3, D1", 2},
	{cpu_cmp, "CMP A4, D1", 2},
	{cpu_cmp, "CMP A5, D1", 2},
	{cpu_cmp, "CMP A6, D1", 2},
	{cpu_cmp, "CMP A7, D1", 2},
	{cpu_cmp, "CMP (A0), D1", 2},
	{cpu_cmp, "CMP (A1), D1", 2},
	{cpu_cmp, "CMP (A2), D1", 2},
	{cpu_cmp, "CMP (A3), D1", 2},
	{cpu_cmp, "CMP (A4), D1", 2},
	{cpu_cmp, "CMP (A5), D1", 2},
	{cpu_cmp, "CMP (A6), D1", 2},
	{cpu_cmp, "CMP (A7), D1", 2},
	{cpu_cmp, "CMP (A0)+, D1", 2},
	{cpu_cmp, "CMP (A1)+, D1", 2},
	{cpu_cmp, "CMP (A2)+, D1", 2},
	{cpu_cmp, "CMP (A3)+, D1", 2},
	{cpu_cmp, "CMP (A4)+, D1", 2},
	{cpu_cmp, "CMP (A5)+, D1", 2},
	{cpu_cmp, "CMP (A6)+, D1", 2},
	{cpu_cmp, "CMP (A7)+, D1", 2},
	{cpu_cmp, "CMP -(A0), D1", 2},
	{cpu_cmp, "CMP -(A1), D1", 2},
	{cpu_cmp, "CMP -(A2), D1", 2},
	{cpu_cmp, "CMP -(A3), D1", 2},
	{cpu_cmp, "CMP -(A4), D1", 2},
	{cpu_cmp, "CMP -(A5), D1", 2},
	{cpu_cmp, "CMP -(A6), D1", 2},
	{cpu_cmp, "CMP -(A7), D1", 2},
	{cpu_cmp, "CMP (d16, A0), D1", 4},
	{cpu_cmp, "CMP (d16, A1), D1", 4},
	{cpu_cmp, "CMP (d16, A2), D1", 4},
	{cpu_cmp, "CMP (d16, A3), D1", 4},
	{cpu_cmp, "CMP (d16, A4), D1", 4},
	{cpu_cmp, "CMP (d16, A5), D1", 4},
	{cpu_cmp, "CMP (d16, A6), D1", 4},
	{cpu_cmp, "CMP (d16, A7), D1", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D1", 4},
	{cpu_cmp, "CMP (xxx).W, D1", 4},
	{cpu_cmp, "CMP (xxx).L, D1", 6},
	{cpu_cmp, "CMP (d16, PC), D1", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D1", 4},
	{cpu_cmp, "CMP #, D1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D1", 2},
	{cpu_cmp, "CMP D1, D1", 2},
	{cpu_cmp, "CMP D2, D1", 2},
	{cpu_cmp, "CMP D3, D1", 2},
	{cpu_cmp, "CMP D4, D1", 2},
	{cpu_cmp, "CMP D5, D1", 2},
	{cpu_cmp, "CMP D6, D1", 2},
	{cpu_cmp, "CMP D7, D1", 2},
	{cpu_cmp, "CMP A0, D1", 2},
	{cpu_cmp, "CMP A1, D1", 2},
	{cpu_cmp, "CMP A2, D1", 2},
	{cpu_cmp, "CMP A3, D1", 2},
	{cpu_cmp, "CMP A4, D1", 2},
	{cpu_cmp, "CMP A5, D1", 2},
	{cpu_cmp, "CMP A6, D1", 2},
	{cpu_cmp, "CMP A7, D1", 2},
	{cpu_cmp, "CMP (A0), D1", 2},
	{cpu_cmp, "CMP (A1), D1", 2},
	{cpu_cmp, "CMP (A2), D1", 2},
	{cpu_cmp, "CMP (A3), D1", 2},
	{cpu_cmp, "CMP (A4), D1", 2},
	{cpu_cmp, "CMP (A5), D1", 2},
	{cpu_cmp, "CMP (A6), D1", 2},
	{cpu_cmp, "CMP (A7), D1", 2},
	{cpu_cmp, "CMP (A0)+, D1", 2},
	{cpu_cmp, "CMP (A1)+, D1", 2},
	{cpu_cmp, "CMP (A2)+, D1", 2},
	{cpu_cmp, "CMP (A3)+, D1", 2},
	{cpu_cmp, "CMP (A4)+, D1", 2},
	{cpu_cmp, "CMP (A5)+, D1", 2},
	{cpu_cmp, "CMP (A6)+, D1", 2},
	{cpu_cmp, "CMP (A7)+, D1", 2},
	{cpu_cmp, "CMP -(A0), D1", 2},
	{cpu_cmp, "CMP -(A1), D1", 2},
	{cpu_cmp, "CMP -(A2), D1", 2},
	{cpu_cmp, "CMP -(A3), D1", 2},
	{cpu_cmp, "CMP -(A4), D1", 2},
	{cpu_cmp, "CMP -(A5), D1", 2},
	{cpu_cmp, "CMP -(A6), D1", 2},
	{cpu_cmp, "CMP -(A7), D1", 2},
	{cpu_cmp, "CMP (d16, A0), D1", 4},
	{cpu_cmp, "CMP (d16, A1), D1", 4},
	{cpu_cmp, "CMP (d16, A2), D1", 4},
	{cpu_cmp, "CMP (d16, A3), D1", 4},
	{cpu_cmp, "CMP (d16, A4), D1", 4},
	{cpu_cmp, "CMP (d16, A5), D1", 4},
	{cpu_cmp, "CMP (d16, A6), D1", 4},
	{cpu_cmp, "CMP (d16, A7), D1", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D1", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D1", 4},
	{cpu_cmp, "CMP (xxx).W, D1", 4},
	{cpu_cmp, "CMP (xxx).L, D1", 6},
	{cpu_cmp, "CMP (d16, PC), D1", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D1", 4},
	{cpu_cmp, "CMP #, D1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A1", 2},
	{cpu_cmpa, "CMPA.w D1, A1", 2},
	{cpu_cmpa, "CMPA.w D2, A1", 2},
	{cpu_cmpa, "CMPA.w D3, A1", 2},
	{cpu_cmpa, "CMPA.w D4, A1", 2},
	{cpu_cmpa, "CMPA.w D5, A1", 2},
	{cpu_cmpa, "CMPA.w D6, A1", 2},
	{cpu_cmpa, "CMPA.w D7, A1", 2},
	{cpu_cmpa, "CMPA.w A0, A1", 2},
	{cpu_cmpa, "CMPA.w A1, A1", 2},
	{cpu_cmpa, "CMPA.w A2, A1", 2},
	{cpu_cmpa, "CMPA.w A3, A1", 2},
	{cpu_cmpa, "CMPA.w A4, A1", 2},
	{cpu_cmpa, "CMPA.w A5, A1", 2},
	{cpu_cmpa, "CMPA.w A6, A1", 2},
	{cpu_cmpa, "CMPA.w A7, A1", 2},
	{cpu_cmpa, "CMPA.w (A0), A1", 2},
	{cpu_cmpa, "CMPA.w (A1), A1", 2},
	{cpu_cmpa, "CMPA.w (A2), A1", 2},
	{cpu_cmpa, "CMPA.w (A3), A1", 2},
	{cpu_cmpa, "CMPA.w (A4), A1", 2},
	{cpu_cmpa, "CMPA.w (A5), A1", 2},
	{cpu_cmpa, "CMPA.w (A6), A1", 2},
	{cpu_cmpa, "CMPA.w (A7), A1", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A1", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A1", 2},
	{cpu_cmpa, "CMPA.w -(A0), A1", 2},
	{cpu_cmpa, "CMPA.w -(A1), A1", 2},
	{cpu_cmpa, "CMPA.w -(A2), A1", 2},
	{cpu_cmpa, "CMPA.w -(A3), A1", 2},
	{cpu_cmpa, "CMPA.w -(A4), A1", 2},
	{cpu_cmpa, "CMPA.w -(A5), A1", 2},
	{cpu_cmpa, "CMPA.w -(A6), A1", 2},
	{cpu_cmpa, "CMPA.w -(A7), A1", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A1", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A1", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A1", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A1", 4},
	{cpu_cmpa, "CMPA.w #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D1", 2},
	{cpu_eor, "EOR D1, D1", 2},
	{cpu_eor, "EOR D2, D1", 2},
	{cpu_eor, "EOR D3, D1", 2},
	{cpu_eor, "EOR D4, D1", 2},
	{cpu_eor, "EOR D5, D1", 2},
	{cpu_eor, "EOR D6, D1", 2},
	{cpu_eor, "EOR D7, D1", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A1)+", 1},
	{cpu_eor, "EOR (A0), D1", 2},
	{cpu_eor, "EOR (A1), D1", 2},
	{cpu_eor, "EOR (A2), D1", 2},
	{cpu_eor, "EOR (A3), D1", 2},
	{cpu_eor, "EOR (A4), D1", 2},
	{cpu_eor, "EOR (A5), D1", 2},
	{cpu_eor, "EOR (A6), D1", 2},
	{cpu_eor, "EOR (A7), D1", 2},
	{cpu_eor, "EOR (A0)+, D1", 2},
	{cpu_eor, "EOR (A1)+, D1", 2},
	{cpu_eor, "EOR (A2)+, D1", 2},
	{cpu_eor, "EOR (A3)+, D1", 2},
	{cpu_eor, "EOR (A4)+, D1", 2},
	{cpu_eor, "EOR (A5)+, D1", 2},
	{cpu_eor, "EOR (A6)+, D1", 2},
	{cpu_eor, "EOR (A7)+, D1", 2},
	{cpu_eor, "EOR -(A0), D1", 2},
	{cpu_eor, "EOR -(A1), D1", 2},
	{cpu_eor, "EOR -(A2), D1", 2},
	{cpu_eor, "EOR -(A3), D1", 2},
	{cpu_eor, "EOR -(A4), D1", 2},
	{cpu_eor, "EOR -(A5), D1", 2},
	{cpu_eor, "EOR -(A6), D1", 2},
	{cpu_eor, "EOR -(A7), D1", 2},
	{cpu_eor, "EOR (d16, A0), D1", 4},
	{cpu_eor, "EOR (d16, A1), D1", 4},
	{cpu_eor, "EOR (d16, A2), D1", 4},
	{cpu_eor, "EOR (d16, A3), D1", 4},
	{cpu_eor, "EOR (d16, A4), D1", 4},
	{cpu_eor, "EOR (d16, A5), D1", 4},
	{cpu_eor, "EOR (d16, A6), D1", 4},
	{cpu_eor, "EOR (d16, A7), D1", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D1", 4},
	{cpu_eor, "EOR (xxx).W, D1", 4},
	{cpu_eor, "EOR (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D1", 2},
	{cpu_eor, "EOR D1, D1", 2},
	{cpu_eor, "EOR D2, D1", 2},
	{cpu_eor, "EOR D3, D1", 2},
	{cpu_eor, "EOR D4, D1", 2},
	{cpu_eor, "EOR D5, D1", 2},
	{cpu_eor, "EOR D6, D1", 2},
	{cpu_eor, "EOR D7, D1", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A1)+", 1},
	{cpu_eor, "EOR (A0), D1", 2},
	{cpu_eor, "EOR (A1), D1", 2},
	{cpu_eor, "EOR (A2), D1", 2},
	{cpu_eor, "EOR (A3), D1", 2},
	{cpu_eor, "EOR (A4), D1", 2},
	{cpu_eor, "EOR (A5), D1", 2},
	{cpu_eor, "EOR (A6), D1", 2},
	{cpu_eor, "EOR (A7), D1", 2},
	{cpu_eor, "EOR (A0)+, D1", 2},
	{cpu_eor, "EOR (A1)+, D1", 2},
	{cpu_eor, "EOR (A2)+, D1", 2},
	{cpu_eor, "EOR (A3)+, D1", 2},
	{cpu_eor, "EOR (A4)+, D1", 2},
	{cpu_eor, "EOR (A5)+, D1", 2},
	{cpu_eor, "EOR (A6)+, D1", 2},
	{cpu_eor, "EOR (A7)+, D1", 2},
	{cpu_eor, "EOR -(A0), D1", 2},
	{cpu_eor, "EOR -(A1), D1", 2},
	{cpu_eor, "EOR -(A2), D1", 2},
	{cpu_eor, "EOR -(A3), D1", 2},
	{cpu_eor, "EOR -(A4), D1", 2},
	{cpu_eor, "EOR -(A5), D1", 2},
	{cpu_eor, "EOR -(A6), D1", 2},
	{cpu_eor, "EOR -(A7), D1", 2},
	{cpu_eor, "EOR (d16, A0), D1", 4},
	{cpu_eor, "EOR (d16, A1), D1", 4},
	{cpu_eor, "EOR (d16, A2), D1", 4},
	{cpu_eor, "EOR (d16, A3), D1", 4},
	{cpu_eor, "EOR (d16, A4), D1", 4},
	{cpu_eor, "EOR (d16, A5), D1", 4},
	{cpu_eor, "EOR (d16, A6), D1", 4},
	{cpu_eor, "EOR (d16, A7), D1", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D1", 4},
	{cpu_eor, "EOR (xxx).W, D1", 4},
	{cpu_eor, "EOR (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D1", 2},
	{cpu_eor, "EOR D1, D1", 2},
	{cpu_eor, "EOR D2, D1", 2},
	{cpu_eor, "EOR D3, D1", 2},
	{cpu_eor, "EOR D4, D1", 2},
	{cpu_eor, "EOR D5, D1", 2},
	{cpu_eor, "EOR D6, D1", 2},
	{cpu_eor, "EOR D7, D1", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A1)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A1)+", 1},
	{cpu_eor, "EOR (A0), D1", 2},
	{cpu_eor, "EOR (A1), D1", 2},
	{cpu_eor, "EOR (A2), D1", 2},
	{cpu_eor, "EOR (A3), D1", 2},
	{cpu_eor, "EOR (A4), D1", 2},
	{cpu_eor, "EOR (A5), D1", 2},
	{cpu_eor, "EOR (A6), D1", 2},
	{cpu_eor, "EOR (A7), D1", 2},
	{cpu_eor, "EOR (A0)+, D1", 2},
	{cpu_eor, "EOR (A1)+, D1", 2},
	{cpu_eor, "EOR (A2)+, D1", 2},
	{cpu_eor, "EOR (A3)+, D1", 2},
	{cpu_eor, "EOR (A4)+, D1", 2},
	{cpu_eor, "EOR (A5)+, D1", 2},
	{cpu_eor, "EOR (A6)+, D1", 2},
	{cpu_eor, "EOR (A7)+, D1", 2},
	{cpu_eor, "EOR -(A0), D1", 2},
	{cpu_eor, "EOR -(A1), D1", 2},
	{cpu_eor, "EOR -(A2), D1", 2},
	{cpu_eor, "EOR -(A3), D1", 2},
	{cpu_eor, "EOR -(A4), D1", 2},
	{cpu_eor, "EOR -(A5), D1", 2},
	{cpu_eor, "EOR -(A6), D1", 2},
	{cpu_eor, "EOR -(A7), D1", 2},
	{cpu_eor, "EOR (d16, A0), D1", 4},
	{cpu_eor, "EOR (d16, A1), D1", 4},
	{cpu_eor, "EOR (d16, A2), D1", 4},
	{cpu_eor, "EOR (d16, A3), D1", 4},
	{cpu_eor, "EOR (d16, A4), D1", 4},
	{cpu_eor, "EOR (d16, A5), D1", 4},
	{cpu_eor, "EOR (d16, A6), D1", 4},
	{cpu_eor, "EOR (d16, A7), D1", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D1", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D1", 4},
	{cpu_eor, "EOR (xxx).W, D1", 4},
	{cpu_eor, "EOR (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A1", 2},
	{cpu_cmpa, "CMPA.l D1, A1", 2},
	{cpu_cmpa, "CMPA.l D2, A1", 2},
	{cpu_cmpa, "CMPA.l D3, A1", 2},
	{cpu_cmpa, "CMPA.l D4, A1", 2},
	{cpu_cmpa, "CMPA.l D5, A1", 2},
	{cpu_cmpa, "CMPA.l D6, A1", 2},
	{cpu_cmpa, "CMPA.l D7, A1", 2},
	{cpu_cmpa, "CMPA.l A0, A1", 2},
	{cpu_cmpa, "CMPA.l A1, A1", 2},
	{cpu_cmpa, "CMPA.l A2, A1", 2},
	{cpu_cmpa, "CMPA.l A3, A1", 2},
	{cpu_cmpa, "CMPA.l A4, A1", 2},
	{cpu_cmpa, "CMPA.l A5, A1", 2},
	{cpu_cmpa, "CMPA.l A6, A1", 2},
	{cpu_cmpa, "CMPA.l A7, A1", 2},
	{cpu_cmpa, "CMPA.l (A0), A1", 2},
	{cpu_cmpa, "CMPA.l (A1), A1", 2},
	{cpu_cmpa, "CMPA.l (A2), A1", 2},
	{cpu_cmpa, "CMPA.l (A3), A1", 2},
	{cpu_cmpa, "CMPA.l (A4), A1", 2},
	{cpu_cmpa, "CMPA.l (A5), A1", 2},
	{cpu_cmpa, "CMPA.l (A6), A1", 2},
	{cpu_cmpa, "CMPA.l (A7), A1", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A1", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A1", 2},
	{cpu_cmpa, "CMPA.l -(A0), A1", 2},
	{cpu_cmpa, "CMPA.l -(A1), A1", 2},
	{cpu_cmpa, "CMPA.l -(A2), A1", 2},
	{cpu_cmpa, "CMPA.l -(A3), A1", 2},
	{cpu_cmpa, "CMPA.l -(A4), A1", 2},
	{cpu_cmpa, "CMPA.l -(A5), A1", 2},
	{cpu_cmpa, "CMPA.l -(A6), A1", 2},
	{cpu_cmpa, "CMPA.l -(A7), A1", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A1", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A1", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A1", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A1", 4},
	{cpu_cmpa, "CMPA.l #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D2", 2},
	{cpu_cmp, "CMP D1, D2", 2},
	{cpu_cmp, "CMP D2, D2", 2},
	{cpu_cmp, "CMP D3, D2", 2},
	{cpu_cmp, "CMP D4, D2", 2},
	{cpu_cmp, "CMP D5, D2", 2},
	{cpu_cmp, "CMP D6, D2", 2},
	{cpu_cmp, "CMP D7, D2", 2},
	{cpu_cmp, "CMP A0, D2", 2},
	{cpu_cmp, "CMP A1, D2", 2},
	{cpu_cmp, "CMP A2, D2", 2},
	{cpu_cmp, "CMP A3, D2", 2},
	{cpu_cmp, "CMP A4, D2", 2},
	{cpu_cmp, "CMP A5, D2", 2},
	{cpu_cmp, "CMP A6, D2", 2},
	{cpu_cmp, "CMP A7, D2", 2},
	{cpu_cmp, "CMP (A0), D2", 2},
	{cpu_cmp, "CMP (A1), D2", 2},
	{cpu_cmp, "CMP (A2), D2", 2},
	{cpu_cmp, "CMP (A3), D2", 2},
	{cpu_cmp, "CMP (A4), D2", 2},
	{cpu_cmp, "CMP (A5), D2", 2},
	{cpu_cmp, "CMP (A6), D2", 2},
	{cpu_cmp, "CMP (A7), D2", 2},
	{cpu_cmp, "CMP (A0)+, D2", 2},
	{cpu_cmp, "CMP (A1)+, D2", 2},
	{cpu_cmp, "CMP (A2)+, D2", 2},
	{cpu_cmp, "CMP (A3)+, D2", 2},
	{cpu_cmp, "CMP (A4)+, D2", 2},
	{cpu_cmp, "CMP (A5)+, D2", 2},
	{cpu_cmp, "CMP (A6)+, D2", 2},
	{cpu_cmp, "CMP (A7)+, D2", 2},
	{cpu_cmp, "CMP -(A0), D2", 2},
	{cpu_cmp, "CMP -(A1), D2", 2},
	{cpu_cmp, "CMP -(A2), D2", 2},
	{cpu_cmp, "CMP -(A3), D2", 2},
	{cpu_cmp, "CMP -(A4), D2", 2},
	{cpu_cmp, "CMP -(A5), D2", 2},
	{cpu_cmp, "CMP -(A6), D2", 2},
	{cpu_cmp, "CMP -(A7), D2", 2},
	{cpu_cmp, "CMP (d16, A0), D2", 4},
	{cpu_cmp, "CMP (d16, A1), D2", 4},
	{cpu_cmp, "CMP (d16, A2), D2", 4},
	{cpu_cmp, "CMP (d16, A3), D2", 4},
	{cpu_cmp, "CMP (d16, A4), D2", 4},
	{cpu_cmp, "CMP (d16, A5), D2", 4},
	{cpu_cmp, "CMP (d16, A6), D2", 4},
	{cpu_cmp, "CMP (d16, A7), D2", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D2", 4},
	{cpu_cmp, "CMP (xxx).W, D2", 4},
	{cpu_cmp, "CMP (xxx).L, D2", 6},
	{cpu_cmp, "CMP (d16, PC), D2", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D2", 4},
	{cpu_cmp, "CMP #, D2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D2", 2},
	{cpu_cmp, "CMP D1, D2", 2},
	{cpu_cmp, "CMP D2, D2", 2},
	{cpu_cmp, "CMP D3, D2", 2},
	{cpu_cmp, "CMP D4, D2", 2},
	{cpu_cmp, "CMP D5, D2", 2},
	{cpu_cmp, "CMP D6, D2", 2},
	{cpu_cmp, "CMP D7, D2", 2},
	{cpu_cmp, "CMP A0, D2", 2},
	{cpu_cmp, "CMP A1, D2", 2},
	{cpu_cmp, "CMP A2, D2", 2},
	{cpu_cmp, "CMP A3, D2", 2},
	{cpu_cmp, "CMP A4, D2", 2},
	{cpu_cmp, "CMP A5, D2", 2},
	{cpu_cmp, "CMP A6, D2", 2},
	{cpu_cmp, "CMP A7, D2", 2},
	{cpu_cmp, "CMP (A0), D2", 2},
	{cpu_cmp, "CMP (A1), D2", 2},
	{cpu_cmp, "CMP (A2), D2", 2},
	{cpu_cmp, "CMP (A3), D2", 2},
	{cpu_cmp, "CMP (A4), D2", 2},
	{cpu_cmp, "CMP (A5), D2", 2},
	{cpu_cmp, "CMP (A6), D2", 2},
	{cpu_cmp, "CMP (A7), D2", 2},
	{cpu_cmp, "CMP (A0)+, D2", 2},
	{cpu_cmp, "CMP (A1)+, D2", 2},
	{cpu_cmp, "CMP (A2)+, D2", 2},
	{cpu_cmp, "CMP (A3)+, D2", 2},
	{cpu_cmp, "CMP (A4)+, D2", 2},
	{cpu_cmp, "CMP (A5)+, D2", 2},
	{cpu_cmp, "CMP (A6)+, D2", 2},
	{cpu_cmp, "CMP (A7)+, D2", 2},
	{cpu_cmp, "CMP -(A0), D2", 2},
	{cpu_cmp, "CMP -(A1), D2", 2},
	{cpu_cmp, "CMP -(A2), D2", 2},
	{cpu_cmp, "CMP -(A3), D2", 2},
	{cpu_cmp, "CMP -(A4), D2", 2},
	{cpu_cmp, "CMP -(A5), D2", 2},
	{cpu_cmp, "CMP -(A6), D2", 2},
	{cpu_cmp, "CMP -(A7), D2", 2},
	{cpu_cmp, "CMP (d16, A0), D2", 4},
	{cpu_cmp, "CMP (d16, A1), D2", 4},
	{cpu_cmp, "CMP (d16, A2), D2", 4},
	{cpu_cmp, "CMP (d16, A3), D2", 4},
	{cpu_cmp, "CMP (d16, A4), D2", 4},
	{cpu_cmp, "CMP (d16, A5), D2", 4},
	{cpu_cmp, "CMP (d16, A6), D2", 4},
	{cpu_cmp, "CMP (d16, A7), D2", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D2", 4},
	{cpu_cmp, "CMP (xxx).W, D2", 4},
	{cpu_cmp, "CMP (xxx).L, D2", 6},
	{cpu_cmp, "CMP (d16, PC), D2", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D2", 4},
	{cpu_cmp, "CMP #, D2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D2", 2},
	{cpu_cmp, "CMP D1, D2", 2},
	{cpu_cmp, "CMP D2, D2", 2},
	{cpu_cmp, "CMP D3, D2", 2},
	{cpu_cmp, "CMP D4, D2", 2},
	{cpu_cmp, "CMP D5, D2", 2},
	{cpu_cmp, "CMP D6, D2", 2},
	{cpu_cmp, "CMP D7, D2", 2},
	{cpu_cmp, "CMP A0, D2", 2},
	{cpu_cmp, "CMP A1, D2", 2},
	{cpu_cmp, "CMP A2, D2", 2},
	{cpu_cmp, "CMP A3, D2", 2},
	{cpu_cmp, "CMP A4, D2", 2},
	{cpu_cmp, "CMP A5, D2", 2},
	{cpu_cmp, "CMP A6, D2", 2},
	{cpu_cmp, "CMP A7, D2", 2},
	{cpu_cmp, "CMP (A0), D2", 2},
	{cpu_cmp, "CMP (A1), D2", 2},
	{cpu_cmp, "CMP (A2), D2", 2},
	{cpu_cmp, "CMP (A3), D2", 2},
	{cpu_cmp, "CMP (A4), D2", 2},
	{cpu_cmp, "CMP (A5), D2", 2},
	{cpu_cmp, "CMP (A6), D2", 2},
	{cpu_cmp, "CMP (A7), D2", 2},
	{cpu_cmp, "CMP (A0)+, D2", 2},
	{cpu_cmp, "CMP (A1)+, D2", 2},
	{cpu_cmp, "CMP (A2)+, D2", 2},
	{cpu_cmp, "CMP (A3)+, D2", 2},
	{cpu_cmp, "CMP (A4)+, D2", 2},
	{cpu_cmp, "CMP (A5)+, D2", 2},
	{cpu_cmp, "CMP (A6)+, D2", 2},
	{cpu_cmp, "CMP (A7)+, D2", 2},
	{cpu_cmp, "CMP -(A0), D2", 2},
	{cpu_cmp, "CMP -(A1), D2", 2},
	{cpu_cmp, "CMP -(A2), D2", 2},
	{cpu_cmp, "CMP -(A3), D2", 2},
	{cpu_cmp, "CMP -(A4), D2", 2},
	{cpu_cmp, "CMP -(A5), D2", 2},
	{cpu_cmp, "CMP -(A6), D2", 2},
	{cpu_cmp, "CMP -(A7), D2", 2},
	{cpu_cmp, "CMP (d16, A0), D2", 4},
	{cpu_cmp, "CMP (d16, A1), D2", 4},
	{cpu_cmp, "CMP (d16, A2), D2", 4},
	{cpu_cmp, "CMP (d16, A3), D2", 4},
	{cpu_cmp, "CMP (d16, A4), D2", 4},
	{cpu_cmp, "CMP (d16, A5), D2", 4},
	{cpu_cmp, "CMP (d16, A6), D2", 4},
	{cpu_cmp, "CMP (d16, A7), D2", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D2", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D2", 4},
	{cpu_cmp, "CMP (xxx).W, D2", 4},
	{cpu_cmp, "CMP (xxx).L, D2", 6},
	{cpu_cmp, "CMP (d16, PC), D2", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D2", 4},
	{cpu_cmp, "CMP #, D2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A2", 2},
	{cpu_cmpa, "CMPA.w D1, A2", 2},
	{cpu_cmpa, "CMPA.w D2, A2", 2},
	{cpu_cmpa, "CMPA.w D3, A2", 2},
	{cpu_cmpa, "CMPA.w D4, A2", 2},
	{cpu_cmpa, "CMPA.w D5, A2", 2},
	{cpu_cmpa, "CMPA.w D6, A2", 2},
	{cpu_cmpa, "CMPA.w D7, A2", 2},
	{cpu_cmpa, "CMPA.w A0, A2", 2},
	{cpu_cmpa, "CMPA.w A1, A2", 2},
	{cpu_cmpa, "CMPA.w A2, A2", 2},
	{cpu_cmpa, "CMPA.w A3, A2", 2},
	{cpu_cmpa, "CMPA.w A4, A2", 2},
	{cpu_cmpa, "CMPA.w A5, A2", 2},
	{cpu_cmpa, "CMPA.w A6, A2", 2},
	{cpu_cmpa, "CMPA.w A7, A2", 2},
	{cpu_cmpa, "CMPA.w (A0), A2", 2},
	{cpu_cmpa, "CMPA.w (A1), A2", 2},
	{cpu_cmpa, "CMPA.w (A2), A2", 2},
	{cpu_cmpa, "CMPA.w (A3), A2", 2},
	{cpu_cmpa, "CMPA.w (A4), A2", 2},
	{cpu_cmpa, "CMPA.w (A5), A2", 2},
	{cpu_cmpa, "CMPA.w (A6), A2", 2},
	{cpu_cmpa, "CMPA.w (A7), A2", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A2", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A2", 2},
	{cpu_cmpa, "CMPA.w -(A0), A2", 2},
	{cpu_cmpa, "CMPA.w -(A1), A2", 2},
	{cpu_cmpa, "CMPA.w -(A2), A2", 2},
	{cpu_cmpa, "CMPA.w -(A3), A2", 2},
	{cpu_cmpa, "CMPA.w -(A4), A2", 2},
	{cpu_cmpa, "CMPA.w -(A5), A2", 2},
	{cpu_cmpa, "CMPA.w -(A6), A2", 2},
	{cpu_cmpa, "CMPA.w -(A7), A2", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A2", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A2", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A2", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A2", 4},
	{cpu_cmpa, "CMPA.w #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D2", 2},
	{cpu_eor, "EOR D1, D2", 2},
	{cpu_eor, "EOR D2, D2", 2},
	{cpu_eor, "EOR D3, D2", 2},
	{cpu_eor, "EOR D4, D2", 2},
	{cpu_eor, "EOR D5, D2", 2},
	{cpu_eor, "EOR D6, D2", 2},
	{cpu_eor, "EOR D7, D2", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A2)+", 1},
	{cpu_eor, "EOR (A0), D2", 2},
	{cpu_eor, "EOR (A1), D2", 2},
	{cpu_eor, "EOR (A2), D2", 2},
	{cpu_eor, "EOR (A3), D2", 2},
	{cpu_eor, "EOR (A4), D2", 2},
	{cpu_eor, "EOR (A5), D2", 2},
	{cpu_eor, "EOR (A6), D2", 2},
	{cpu_eor, "EOR (A7), D2", 2},
	{cpu_eor, "EOR (A0)+, D2", 2},
	{cpu_eor, "EOR (A1)+, D2", 2},
	{cpu_eor, "EOR (A2)+, D2", 2},
	{cpu_eor, "EOR (A3)+, D2", 2},
	{cpu_eor, "EOR (A4)+, D2", 2},
	{cpu_eor, "EOR (A5)+, D2", 2},
	{cpu_eor, "EOR (A6)+, D2", 2},
	{cpu_eor, "EOR (A7)+, D2", 2},
	{cpu_eor, "EOR -(A0), D2", 2},
	{cpu_eor, "EOR -(A1), D2", 2},
	{cpu_eor, "EOR -(A2), D2", 2},
	{cpu_eor, "EOR -(A3), D2", 2},
	{cpu_eor, "EOR -(A4), D2", 2},
	{cpu_eor, "EOR -(A5), D2", 2},
	{cpu_eor, "EOR -(A6), D2", 2},
	{cpu_eor, "EOR -(A7), D2", 2},
	{cpu_eor, "EOR (d16, A0), D2", 4},
	{cpu_eor, "EOR (d16, A1), D2", 4},
	{cpu_eor, "EOR (d16, A2), D2", 4},
	{cpu_eor, "EOR (d16, A3), D2", 4},
	{cpu_eor, "EOR (d16, A4), D2", 4},
	{cpu_eor, "EOR (d16, A5), D2", 4},
	{cpu_eor, "EOR (d16, A6), D2", 4},
	{cpu_eor, "EOR (d16, A7), D2", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D2", 4},
	{cpu_eor, "EOR (xxx).W, D2", 4},
	{cpu_eor, "EOR (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D2", 2},
	{cpu_eor, "EOR D1, D2", 2},
	{cpu_eor, "EOR D2, D2", 2},
	{cpu_eor, "EOR D3, D2", 2},
	{cpu_eor, "EOR D4, D2", 2},
	{cpu_eor, "EOR D5, D2", 2},
	{cpu_eor, "EOR D6, D2", 2},
	{cpu_eor, "EOR D7, D2", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A2)+", 1},
	{cpu_eor, "EOR (A0), D2", 2},
	{cpu_eor, "EOR (A1), D2", 2},
	{cpu_eor, "EOR (A2), D2", 2},
	{cpu_eor, "EOR (A3), D2", 2},
	{cpu_eor, "EOR (A4), D2", 2},
	{cpu_eor, "EOR (A5), D2", 2},
	{cpu_eor, "EOR (A6), D2", 2},
	{cpu_eor, "EOR (A7), D2", 2},
	{cpu_eor, "EOR (A0)+, D2", 2},
	{cpu_eor, "EOR (A1)+, D2", 2},
	{cpu_eor, "EOR (A2)+, D2", 2},
	{cpu_eor, "EOR (A3)+, D2", 2},
	{cpu_eor, "EOR (A4)+, D2", 2},
	{cpu_eor, "EOR (A5)+, D2", 2},
	{cpu_eor, "EOR (A6)+, D2", 2},
	{cpu_eor, "EOR (A7)+, D2", 2},
	{cpu_eor, "EOR -(A0), D2", 2},
	{cpu_eor, "EOR -(A1), D2", 2},
	{cpu_eor, "EOR -(A2), D2", 2},
	{cpu_eor, "EOR -(A3), D2", 2},
	{cpu_eor, "EOR -(A4), D2", 2},
	{cpu_eor, "EOR -(A5), D2", 2},
	{cpu_eor, "EOR -(A6), D2", 2},
	{cpu_eor, "EOR -(A7), D2", 2},
	{cpu_eor, "EOR (d16, A0), D2", 4},
	{cpu_eor, "EOR (d16, A1), D2", 4},
	{cpu_eor, "EOR (d16, A2), D2", 4},
	{cpu_eor, "EOR (d16, A3), D2", 4},
	{cpu_eor, "EOR (d16, A4), D2", 4},
	{cpu_eor, "EOR (d16, A5), D2", 4},
	{cpu_eor, "EOR (d16, A6), D2", 4},
	{cpu_eor, "EOR (d16, A7), D2", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D2", 4},
	{cpu_eor, "EOR (xxx).W, D2", 4},
	{cpu_eor, "EOR (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D2", 2},
	{cpu_eor, "EOR D1, D2", 2},
	{cpu_eor, "EOR D2, D2", 2},
	{cpu_eor, "EOR D3, D2", 2},
	{cpu_eor, "EOR D4, D2", 2},
	{cpu_eor, "EOR D5, D2", 2},
	{cpu_eor, "EOR D6, D2", 2},
	{cpu_eor, "EOR D7, D2", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A2)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A2)+", 1},
	{cpu_eor, "EOR (A0), D2", 2},
	{cpu_eor, "EOR (A1), D2", 2},
	{cpu_eor, "EOR (A2), D2", 2},
	{cpu_eor, "EOR (A3), D2", 2},
	{cpu_eor, "EOR (A4), D2", 2},
	{cpu_eor, "EOR (A5), D2", 2},
	{cpu_eor, "EOR (A6), D2", 2},
	{cpu_eor, "EOR (A7), D2", 2},
	{cpu_eor, "EOR (A0)+, D2", 2},
	{cpu_eor, "EOR (A1)+, D2", 2},
	{cpu_eor, "EOR (A2)+, D2", 2},
	{cpu_eor, "EOR (A3)+, D2", 2},
	{cpu_eor, "EOR (A4)+, D2", 2},
	{cpu_eor, "EOR (A5)+, D2", 2},
	{cpu_eor, "EOR (A6)+, D2", 2},
	{cpu_eor, "EOR (A7)+, D2", 2},
	{cpu_eor, "EOR -(A0), D2", 2},
	{cpu_eor, "EOR -(A1), D2", 2},
	{cpu_eor, "EOR -(A2), D2", 2},
	{cpu_eor, "EOR -(A3), D2", 2},
	{cpu_eor, "EOR -(A4), D2", 2},
	{cpu_eor, "EOR -(A5), D2", 2},
	{cpu_eor, "EOR -(A6), D2", 2},
	{cpu_eor, "EOR -(A7), D2", 2},
	{cpu_eor, "EOR (d16, A0), D2", 4},
	{cpu_eor, "EOR (d16, A1), D2", 4},
	{cpu_eor, "EOR (d16, A2), D2", 4},
	{cpu_eor, "EOR (d16, A3), D2", 4},
	{cpu_eor, "EOR (d16, A4), D2", 4},
	{cpu_eor, "EOR (d16, A5), D2", 4},
	{cpu_eor, "EOR (d16, A6), D2", 4},
	{cpu_eor, "EOR (d16, A7), D2", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D2", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D2", 4},
	{cpu_eor, "EOR (xxx).W, D2", 4},
	{cpu_eor, "EOR (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A2", 2},
	{cpu_cmpa, "CMPA.l D1, A2", 2},
	{cpu_cmpa, "CMPA.l D2, A2", 2},
	{cpu_cmpa, "CMPA.l D3, A2", 2},
	{cpu_cmpa, "CMPA.l D4, A2", 2},
	{cpu_cmpa, "CMPA.l D5, A2", 2},
	{cpu_cmpa, "CMPA.l D6, A2", 2},
	{cpu_cmpa, "CMPA.l D7, A2", 2},
	{cpu_cmpa, "CMPA.l A0, A2", 2},
	{cpu_cmpa, "CMPA.l A1, A2", 2},
	{cpu_cmpa, "CMPA.l A2, A2", 2},
	{cpu_cmpa, "CMPA.l A3, A2", 2},
	{cpu_cmpa, "CMPA.l A4, A2", 2},
	{cpu_cmpa, "CMPA.l A5, A2", 2},
	{cpu_cmpa, "CMPA.l A6, A2", 2},
	{cpu_cmpa, "CMPA.l A7, A2", 2},
	{cpu_cmpa, "CMPA.l (A0), A2", 2},
	{cpu_cmpa, "CMPA.l (A1), A2", 2},
	{cpu_cmpa, "CMPA.l (A2), A2", 2},
	{cpu_cmpa, "CMPA.l (A3), A2", 2},
	{cpu_cmpa, "CMPA.l (A4), A2", 2},
	{cpu_cmpa, "CMPA.l (A5), A2", 2},
	{cpu_cmpa, "CMPA.l (A6), A2", 2},
	{cpu_cmpa, "CMPA.l (A7), A2", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A2", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A2", 2},
	{cpu_cmpa, "CMPA.l -(A0), A2", 2},
	{cpu_cmpa, "CMPA.l -(A1), A2", 2},
	{cpu_cmpa, "CMPA.l -(A2), A2", 2},
	{cpu_cmpa, "CMPA.l -(A3), A2", 2},
	{cpu_cmpa, "CMPA.l -(A4), A2", 2},
	{cpu_cmpa, "CMPA.l -(A5), A2", 2},
	{cpu_cmpa, "CMPA.l -(A6), A2", 2},
	{cpu_cmpa, "CMPA.l -(A7), A2", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A2", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A2", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A2", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A2", 4},
	{cpu_cmpa, "CMPA.l #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D3", 2},
	{cpu_cmp, "CMP D1, D3", 2},
	{cpu_cmp, "CMP D2, D3", 2},
	{cpu_cmp, "CMP D3, D3", 2},
	{cpu_cmp, "CMP D4, D3", 2},
	{cpu_cmp, "CMP D5, D3", 2},
	{cpu_cmp, "CMP D6, D3", 2},
	{cpu_cmp, "CMP D7, D3", 2},
	{cpu_cmp, "CMP A0, D3", 2},
	{cpu_cmp, "CMP A1, D3", 2},
	{cpu_cmp, "CMP A2, D3", 2},
	{cpu_cmp, "CMP A3, D3", 2},
	{cpu_cmp, "CMP A4, D3", 2},
	{cpu_cmp, "CMP A5, D3", 2},
	{cpu_cmp, "CMP A6, D3", 2},
	{cpu_cmp, "CMP A7, D3", 2},
	{cpu_cmp, "CMP (A0), D3", 2},
	{cpu_cmp, "CMP (A1), D3", 2},
	{cpu_cmp, "CMP (A2), D3", 2},
	{cpu_cmp, "CMP (A3), D3", 2},
	{cpu_cmp, "CMP (A4), D3", 2},
	{cpu_cmp, "CMP (A5), D3", 2},
	{cpu_cmp, "CMP (A6), D3", 2},
	{cpu_cmp, "CMP (A7), D3", 2},
	{cpu_cmp, "CMP (A0)+, D3", 2},
	{cpu_cmp, "CMP (A1)+, D3", 2},
	{cpu_cmp, "CMP (A2)+, D3", 2},
	{cpu_cmp, "CMP (A3)+, D3", 2},
	{cpu_cmp, "CMP (A4)+, D3", 2},
	{cpu_cmp, "CMP (A5)+, D3", 2},
	{cpu_cmp, "CMP (A6)+, D3", 2},
	{cpu_cmp, "CMP (A7)+, D3", 2},
	{cpu_cmp, "CMP -(A0), D3", 2},
	{cpu_cmp, "CMP -(A1), D3", 2},
	{cpu_cmp, "CMP -(A2), D3", 2},
	{cpu_cmp, "CMP -(A3), D3", 2},
	{cpu_cmp, "CMP -(A4), D3", 2},
	{cpu_cmp, "CMP -(A5), D3", 2},
	{cpu_cmp, "CMP -(A6), D3", 2},
	{cpu_cmp, "CMP -(A7), D3", 2},
	{cpu_cmp, "CMP (d16, A0), D3", 4},
	{cpu_cmp, "CMP (d16, A1), D3", 4},
	{cpu_cmp, "CMP (d16, A2), D3", 4},
	{cpu_cmp, "CMP (d16, A3), D3", 4},
	{cpu_cmp, "CMP (d16, A4), D3", 4},
	{cpu_cmp, "CMP (d16, A5), D3", 4},
	{cpu_cmp, "CMP (d16, A6), D3", 4},
	{cpu_cmp, "CMP (d16, A7), D3", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D3", 4},
	{cpu_cmp, "CMP (xxx).W, D3", 4},
	{cpu_cmp, "CMP (xxx).L, D3", 6},
	{cpu_cmp, "CMP (d16, PC), D3", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D3", 4},
	{cpu_cmp, "CMP #, D3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D3", 2},
	{cpu_cmp, "CMP D1, D3", 2},
	{cpu_cmp, "CMP D2, D3", 2},
	{cpu_cmp, "CMP D3, D3", 2},
	{cpu_cmp, "CMP D4, D3", 2},
	{cpu_cmp, "CMP D5, D3", 2},
	{cpu_cmp, "CMP D6, D3", 2},
	{cpu_cmp, "CMP D7, D3", 2},
	{cpu_cmp, "CMP A0, D3", 2},
	{cpu_cmp, "CMP A1, D3", 2},
	{cpu_cmp, "CMP A2, D3", 2},
	{cpu_cmp, "CMP A3, D3", 2},
	{cpu_cmp, "CMP A4, D3", 2},
	{cpu_cmp, "CMP A5, D3", 2},
	{cpu_cmp, "CMP A6, D3", 2},
	{cpu_cmp, "CMP A7, D3", 2},
	{cpu_cmp, "CMP (A0), D3", 2},
	{cpu_cmp, "CMP (A1), D3", 2},
	{cpu_cmp, "CMP (A2), D3", 2},
	{cpu_cmp, "CMP (A3), D3", 2},
	{cpu_cmp, "CMP (A4), D3", 2},
	{cpu_cmp, "CMP (A5), D3", 2},
	{cpu_cmp, "CMP (A6), D3", 2},
	{cpu_cmp, "CMP (A7), D3", 2},
	{cpu_cmp, "CMP (A0)+, D3", 2},
	{cpu_cmp, "CMP (A1)+, D3", 2},
	{cpu_cmp, "CMP (A2)+, D3", 2},
	{cpu_cmp, "CMP (A3)+, D3", 2},
	{cpu_cmp, "CMP (A4)+, D3", 2},
	{cpu_cmp, "CMP (A5)+, D3", 2},
	{cpu_cmp, "CMP (A6)+, D3", 2},
	{cpu_cmp, "CMP (A7)+, D3", 2},
	{cpu_cmp, "CMP -(A0), D3", 2},
	{cpu_cmp, "CMP -(A1), D3", 2},
	{cpu_cmp, "CMP -(A2), D3", 2},
	{cpu_cmp, "CMP -(A3), D3", 2},
	{cpu_cmp, "CMP -(A4), D3", 2},
	{cpu_cmp, "CMP -(A5), D3", 2},
	{cpu_cmp, "CMP -(A6), D3", 2},
	{cpu_cmp, "CMP -(A7), D3", 2},
	{cpu_cmp, "CMP (d16, A0), D3", 4},
	{cpu_cmp, "CMP (d16, A1), D3", 4},
	{cpu_cmp, "CMP (d16, A2), D3", 4},
	{cpu_cmp, "CMP (d16, A3), D3", 4},
	{cpu_cmp, "CMP (d16, A4), D3", 4},
	{cpu_cmp, "CMP (d16, A5), D3", 4},
	{cpu_cmp, "CMP (d16, A6), D3", 4},
	{cpu_cmp, "CMP (d16, A7), D3", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D3", 4},
	{cpu_cmp, "CMP (xxx).W, D3", 4},
	{cpu_cmp, "CMP (xxx).L, D3", 6},
	{cpu_cmp, "CMP (d16, PC), D3", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D3", 4},
	{cpu_cmp, "CMP #, D3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D3", 2},
	{cpu_cmp, "CMP D1, D3", 2},
	{cpu_cmp, "CMP D2, D3", 2},
	{cpu_cmp, "CMP D3, D3", 2},
	{cpu_cmp, "CMP D4, D3", 2},
	{cpu_cmp, "CMP D5, D3", 2},
	{cpu_cmp, "CMP D6, D3", 2},
	{cpu_cmp, "CMP D7, D3", 2},
	{cpu_cmp, "CMP A0, D3", 2},
	{cpu_cmp, "CMP A1, D3", 2},
	{cpu_cmp, "CMP A2, D3", 2},
	{cpu_cmp, "CMP A3, D3", 2},
	{cpu_cmp, "CMP A4, D3", 2},
	{cpu_cmp, "CMP A5, D3", 2},
	{cpu_cmp, "CMP A6, D3", 2},
	{cpu_cmp, "CMP A7, D3", 2},
	{cpu_cmp, "CMP (A0), D3", 2},
	{cpu_cmp, "CMP (A1), D3", 2},
	{cpu_cmp, "CMP (A2), D3", 2},
	{cpu_cmp, "CMP (A3), D3", 2},
	{cpu_cmp, "CMP (A4), D3", 2},
	{cpu_cmp, "CMP (A5), D3", 2},
	{cpu_cmp, "CMP (A6), D3", 2},
	{cpu_cmp, "CMP (A7), D3", 2},
	{cpu_cmp, "CMP (A0)+, D3", 2},
	{cpu_cmp, "CMP (A1)+, D3", 2},
	{cpu_cmp, "CMP (A2)+, D3", 2},
	{cpu_cmp, "CMP (A3)+, D3", 2},
	{cpu_cmp, "CMP (A4)+, D3", 2},
	{cpu_cmp, "CMP (A5)+, D3", 2},
	{cpu_cmp, "CMP (A6)+, D3", 2},
	{cpu_cmp, "CMP (A7)+, D3", 2},
	{cpu_cmp, "CMP -(A0), D3", 2},
	{cpu_cmp, "CMP -(A1), D3", 2},
	{cpu_cmp, "CMP -(A2), D3", 2},
	{cpu_cmp, "CMP -(A3), D3", 2},
	{cpu_cmp, "CMP -(A4), D3", 2},
	{cpu_cmp, "CMP -(A5), D3", 2},
	{cpu_cmp, "CMP -(A6), D3", 2},
	{cpu_cmp, "CMP -(A7), D3", 2},
	{cpu_cmp, "CMP (d16, A0), D3", 4},
	{cpu_cmp, "CMP (d16, A1), D3", 4},
	{cpu_cmp, "CMP (d16, A2), D3", 4},
	{cpu_cmp, "CMP (d16, A3), D3", 4},
	{cpu_cmp, "CMP (d16, A4), D3", 4},
	{cpu_cmp, "CMP (d16, A5), D3", 4},
	{cpu_cmp, "CMP (d16, A6), D3", 4},
	{cpu_cmp, "CMP (d16, A7), D3", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D3", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D3", 4},
	{cpu_cmp, "CMP (xxx).W, D3", 4},
	{cpu_cmp, "CMP (xxx).L, D3", 6},
	{cpu_cmp, "CMP (d16, PC), D3", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D3", 4},
	{cpu_cmp, "CMP #, D3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A3", 2},
	{cpu_cmpa, "CMPA.w D1, A3", 2},
	{cpu_cmpa, "CMPA.w D2, A3", 2},
	{cpu_cmpa, "CMPA.w D3, A3", 2},
	{cpu_cmpa, "CMPA.w D4, A3", 2},
	{cpu_cmpa, "CMPA.w D5, A3", 2},
	{cpu_cmpa, "CMPA.w D6, A3", 2},
	{cpu_cmpa, "CMPA.w D7, A3", 2},
	{cpu_cmpa, "CMPA.w A0, A3", 2},
	{cpu_cmpa, "CMPA.w A1, A3", 2},
	{cpu_cmpa, "CMPA.w A2, A3", 2},
	{cpu_cmpa, "CMPA.w A3, A3", 2},
	{cpu_cmpa, "CMPA.w A4, A3", 2},
	{cpu_cmpa, "CMPA.w A5, A3", 2},
	{cpu_cmpa, "CMPA.w A6, A3", 2},
	{cpu_cmpa, "CMPA.w A7, A3", 2},
	{cpu_cmpa, "CMPA.w (A0), A3", 2},
	{cpu_cmpa, "CMPA.w (A1), A3", 2},
	{cpu_cmpa, "CMPA.w (A2), A3", 2},
	{cpu_cmpa, "CMPA.w (A3), A3", 2},
	{cpu_cmpa, "CMPA.w (A4), A3", 2},
	{cpu_cmpa, "CMPA.w (A5), A3", 2},
	{cpu_cmpa, "CMPA.w (A6), A3", 2},
	{cpu_cmpa, "CMPA.w (A7), A3", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A3", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A3", 2},
	{cpu_cmpa, "CMPA.w -(A0), A3", 2},
	{cpu_cmpa, "CMPA.w -(A1), A3", 2},
	{cpu_cmpa, "CMPA.w -(A2), A3", 2},
	{cpu_cmpa, "CMPA.w -(A3), A3", 2},
	{cpu_cmpa, "CMPA.w -(A4), A3", 2},
	{cpu_cmpa, "CMPA.w -(A5), A3", 2},
	{cpu_cmpa, "CMPA.w -(A6), A3", 2},
	{cpu_cmpa, "CMPA.w -(A7), A3", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A3", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A3", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A3", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A3", 4},
	{cpu_cmpa, "CMPA.w #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D3", 2},
	{cpu_eor, "EOR D1, D3", 2},
	{cpu_eor, "EOR D2, D3", 2},
	{cpu_eor, "EOR D3, D3", 2},
	{cpu_eor, "EOR D4, D3", 2},
	{cpu_eor, "EOR D5, D3", 2},
	{cpu_eor, "EOR D6, D3", 2},
	{cpu_eor, "EOR D7, D3", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A3)+", 1},
	{cpu_eor, "EOR (A0), D3", 2},
	{cpu_eor, "EOR (A1), D3", 2},
	{cpu_eor, "EOR (A2), D3", 2},
	{cpu_eor, "EOR (A3), D3", 2},
	{cpu_eor, "EOR (A4), D3", 2},
	{cpu_eor, "EOR (A5), D3", 2},
	{cpu_eor, "EOR (A6), D3", 2},
	{cpu_eor, "EOR (A7), D3", 2},
	{cpu_eor, "EOR (A0)+, D3", 2},
	{cpu_eor, "EOR (A1)+, D3", 2},
	{cpu_eor, "EOR (A2)+, D3", 2},
	{cpu_eor, "EOR (A3)+, D3", 2},
	{cpu_eor, "EOR (A4)+, D3", 2},
	{cpu_eor, "EOR (A5)+, D3", 2},
	{cpu_eor, "EOR (A6)+, D3", 2},
	{cpu_eor, "EOR (A7)+, D3", 2},
	{cpu_eor, "EOR -(A0), D3", 2},
	{cpu_eor, "EOR -(A1), D3", 2},
	{cpu_eor, "EOR -(A2), D3", 2},
	{cpu_eor, "EOR -(A3), D3", 2},
	{cpu_eor, "EOR -(A4), D3", 2},
	{cpu_eor, "EOR -(A5), D3", 2},
	{cpu_eor, "EOR -(A6), D3", 2},
	{cpu_eor, "EOR -(A7), D3", 2},
	{cpu_eor, "EOR (d16, A0), D3", 4},
	{cpu_eor, "EOR (d16, A1), D3", 4},
	{cpu_eor, "EOR (d16, A2), D3", 4},
	{cpu_eor, "EOR (d16, A3), D3", 4},
	{cpu_eor, "EOR (d16, A4), D3", 4},
	{cpu_eor, "EOR (d16, A5), D3", 4},
	{cpu_eor, "EOR (d16, A6), D3", 4},
	{cpu_eor, "EOR (d16, A7), D3", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D3", 4},
	{cpu_eor, "EOR (xxx).W, D3", 4},
	{cpu_eor, "EOR (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D3", 2},
	{cpu_eor, "EOR D1, D3", 2},
	{cpu_eor, "EOR D2, D3", 2},
	{cpu_eor, "EOR D3, D3", 2},
	{cpu_eor, "EOR D4, D3", 2},
	{cpu_eor, "EOR D5, D3", 2},
	{cpu_eor, "EOR D6, D3", 2},
	{cpu_eor, "EOR D7, D3", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A3)+", 1},
	{cpu_eor, "EOR (A0), D3", 2},
	{cpu_eor, "EOR (A1), D3", 2},
	{cpu_eor, "EOR (A2), D3", 2},
	{cpu_eor, "EOR (A3), D3", 2},
	{cpu_eor, "EOR (A4), D3", 2},
	{cpu_eor, "EOR (A5), D3", 2},
	{cpu_eor, "EOR (A6), D3", 2},
	{cpu_eor, "EOR (A7), D3", 2},
	{cpu_eor, "EOR (A0)+, D3", 2},
	{cpu_eor, "EOR (A1)+, D3", 2},
	{cpu_eor, "EOR (A2)+, D3", 2},
	{cpu_eor, "EOR (A3)+, D3", 2},
	{cpu_eor, "EOR (A4)+, D3", 2},
	{cpu_eor, "EOR (A5)+, D3", 2},
	{cpu_eor, "EOR (A6)+, D3", 2},
	{cpu_eor, "EOR (A7)+, D3", 2},
	{cpu_eor, "EOR -(A0), D3", 2},
	{cpu_eor, "EOR -(A1), D3", 2},
	{cpu_eor, "EOR -(A2), D3", 2},
	{cpu_eor, "EOR -(A3), D3", 2},
	{cpu_eor, "EOR -(A4), D3", 2},
	{cpu_eor, "EOR -(A5), D3", 2},
	{cpu_eor, "EOR -(A6), D3", 2},
	{cpu_eor, "EOR -(A7), D3", 2},
	{cpu_eor, "EOR (d16, A0), D3", 4},
	{cpu_eor, "EOR (d16, A1), D3", 4},
	{cpu_eor, "EOR (d16, A2), D3", 4},
	{cpu_eor, "EOR (d16, A3), D3", 4},
	{cpu_eor, "EOR (d16, A4), D3", 4},
	{cpu_eor, "EOR (d16, A5), D3", 4},
	{cpu_eor, "EOR (d16, A6), D3", 4},
	{cpu_eor, "EOR (d16, A7), D3", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D3", 4},
	{cpu_eor, "EOR (xxx).W, D3", 4},
	{cpu_eor, "EOR (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D3", 2},
	{cpu_eor, "EOR D1, D3", 2},
	{cpu_eor, "EOR D2, D3", 2},
	{cpu_eor, "EOR D3, D3", 2},
	{cpu_eor, "EOR D4, D3", 2},
	{cpu_eor, "EOR D5, D3", 2},
	{cpu_eor, "EOR D6, D3", 2},
	{cpu_eor, "EOR D7, D3", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A3)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A3)+", 1},
	{cpu_eor, "EOR (A0), D3", 2},
	{cpu_eor, "EOR (A1), D3", 2},
	{cpu_eor, "EOR (A2), D3", 2},
	{cpu_eor, "EOR (A3), D3", 2},
	{cpu_eor, "EOR (A4), D3", 2},
	{cpu_eor, "EOR (A5), D3", 2},
	{cpu_eor, "EOR (A6), D3", 2},
	{cpu_eor, "EOR (A7), D3", 2},
	{cpu_eor, "EOR (A0)+, D3", 2},
	{cpu_eor, "EOR (A1)+, D3", 2},
	{cpu_eor, "EOR (A2)+, D3", 2},
	{cpu_eor, "EOR (A3)+, D3", 2},
	{cpu_eor, "EOR (A4)+, D3", 2},
	{cpu_eor, "EOR (A5)+, D3", 2},
	{cpu_eor, "EOR (A6)+, D3", 2},
	{cpu_eor, "EOR (A7)+, D3", 2},
	{cpu_eor, "EOR -(A0), D3", 2},
	{cpu_eor, "EOR -(A1), D3", 2},
	{cpu_eor, "EOR -(A2), D3", 2},
	{cpu_eor, "EOR -(A3), D3", 2},
	{cpu_eor, "EOR -(A4), D3", 2},
	{cpu_eor, "EOR -(A5), D3", 2},
	{cpu_eor, "EOR -(A6), D3", 2},
	{cpu_eor, "EOR -(A7), D3", 2},
	{cpu_eor, "EOR (d16, A0), D3", 4},
	{cpu_eor, "EOR (d16, A1), D3", 4},
	{cpu_eor, "EOR (d16, A2), D3", 4},
	{cpu_eor, "EOR (d16, A3), D3", 4},
	{cpu_eor, "EOR (d16, A4), D3", 4},
	{cpu_eor, "EOR (d16, A5), D3", 4},
	{cpu_eor, "EOR (d16, A6), D3", 4},
	{cpu_eor, "EOR (d16, A7), D3", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D3", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D3", 4},
	{cpu_eor, "EOR (xxx).W, D3", 4},
	{cpu_eor, "EOR (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A3", 2},
	{cpu_cmpa, "CMPA.l D1, A3", 2},
	{cpu_cmpa, "CMPA.l D2, A3", 2},
	{cpu_cmpa, "CMPA.l D3, A3", 2},
	{cpu_cmpa, "CMPA.l D4, A3", 2},
	{cpu_cmpa, "CMPA.l D5, A3", 2},
	{cpu_cmpa, "CMPA.l D6, A3", 2},
	{cpu_cmpa, "CMPA.l D7, A3", 2},
	{cpu_cmpa, "CMPA.l A0, A3", 2},
	{cpu_cmpa, "CMPA.l A1, A3", 2},
	{cpu_cmpa, "CMPA.l A2, A3", 2},
	{cpu_cmpa, "CMPA.l A3, A3", 2},
	{cpu_cmpa, "CMPA.l A4, A3", 2},
	{cpu_cmpa, "CMPA.l A5, A3", 2},
	{cpu_cmpa, "CMPA.l A6, A3", 2},
	{cpu_cmpa, "CMPA.l A7, A3", 2},
	{cpu_cmpa, "CMPA.l (A0), A3", 2},
	{cpu_cmpa, "CMPA.l (A1), A3", 2},
	{cpu_cmpa, "CMPA.l (A2), A3", 2},
	{cpu_cmpa, "CMPA.l (A3), A3", 2},
	{cpu_cmpa, "CMPA.l (A4), A3", 2},
	{cpu_cmpa, "CMPA.l (A5), A3", 2},
	{cpu_cmpa, "CMPA.l (A6), A3", 2},
	{cpu_cmpa, "CMPA.l (A7), A3", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A3", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A3", 2},
	{cpu_cmpa, "CMPA.l -(A0), A3", 2},
	{cpu_cmpa, "CMPA.l -(A1), A3", 2},
	{cpu_cmpa, "CMPA.l -(A2), A3", 2},
	{cpu_cmpa, "CMPA.l -(A3), A3", 2},
	{cpu_cmpa, "CMPA.l -(A4), A3", 2},
	{cpu_cmpa, "CMPA.l -(A5), A3", 2},
	{cpu_cmpa, "CMPA.l -(A6), A3", 2},
	{cpu_cmpa, "CMPA.l -(A7), A3", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A3", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A3", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A3", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A3", 4},
	{cpu_cmpa, "CMPA.l #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D4", 2},
	{cpu_cmp, "CMP D1, D4", 2},
	{cpu_cmp, "CMP D2, D4", 2},
	{cpu_cmp, "CMP D3, D4", 2},
	{cpu_cmp, "CMP D4, D4", 2},
	{cpu_cmp, "CMP D5, D4", 2},
	{cpu_cmp, "CMP D6, D4", 2},
	{cpu_cmp, "CMP D7, D4", 2},
	{cpu_cmp, "CMP A0, D4", 2},
	{cpu_cmp, "CMP A1, D4", 2},
	{cpu_cmp, "CMP A2, D4", 2},
	{cpu_cmp, "CMP A3, D4", 2},
	{cpu_cmp, "CMP A4, D4", 2},
	{cpu_cmp, "CMP A5, D4", 2},
	{cpu_cmp, "CMP A6, D4", 2},
	{cpu_cmp, "CMP A7, D4", 2},
	{cpu_cmp, "CMP (A0), D4", 2},
	{cpu_cmp, "CMP (A1), D4", 2},
	{cpu_cmp, "CMP (A2), D4", 2},
	{cpu_cmp, "CMP (A3), D4", 2},
	{cpu_cmp, "CMP (A4), D4", 2},
	{cpu_cmp, "CMP (A5), D4", 2},
	{cpu_cmp, "CMP (A6), D4", 2},
	{cpu_cmp, "CMP (A7), D4", 2},
	{cpu_cmp, "CMP (A0)+, D4", 2},
	{cpu_cmp, "CMP (A1)+, D4", 2},
	{cpu_cmp, "CMP (A2)+, D4", 2},
	{cpu_cmp, "CMP (A3)+, D4", 2},
	{cpu_cmp, "CMP (A4)+, D4", 2},
	{cpu_cmp, "CMP (A5)+, D4", 2},
	{cpu_cmp, "CMP (A6)+, D4", 2},
	{cpu_cmp, "CMP (A7)+, D4", 2},
	{cpu_cmp, "CMP -(A0), D4", 2},
	{cpu_cmp, "CMP -(A1), D4", 2},
	{cpu_cmp, "CMP -(A2), D4", 2},
	{cpu_cmp, "CMP -(A3), D4", 2},
	{cpu_cmp, "CMP -(A4), D4", 2},
	{cpu_cmp, "CMP -(A5), D4", 2},
	{cpu_cmp, "CMP -(A6), D4", 2},
	{cpu_cmp, "CMP -(A7), D4", 2},
	{cpu_cmp, "CMP (d16, A0), D4", 4},
	{cpu_cmp, "CMP (d16, A1), D4", 4},
	{cpu_cmp, "CMP (d16, A2), D4", 4},
	{cpu_cmp, "CMP (d16, A3), D4", 4},
	{cpu_cmp, "CMP (d16, A4), D4", 4},
	{cpu_cmp, "CMP (d16, A5), D4", 4},
	{cpu_cmp, "CMP (d16, A6), D4", 4},
	{cpu_cmp, "CMP (d16, A7), D4", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D4", 4},
	{cpu_cmp, "CMP (xxx).W, D4", 4},
	{cpu_cmp, "CMP (xxx).L, D4", 6},
	{cpu_cmp, "CMP (d16, PC), D4", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D4", 4},
	{cpu_cmp, "CMP #, D4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D4", 2},
	{cpu_cmp, "CMP D1, D4", 2},
	{cpu_cmp, "CMP D2, D4", 2},
	{cpu_cmp, "CMP D3, D4", 2},
	{cpu_cmp, "CMP D4, D4", 2},
	{cpu_cmp, "CMP D5, D4", 2},
	{cpu_cmp, "CMP D6, D4", 2},
	{cpu_cmp, "CMP D7, D4", 2},
	{cpu_cmp, "CMP A0, D4", 2},
	{cpu_cmp, "CMP A1, D4", 2},
	{cpu_cmp, "CMP A2, D4", 2},
	{cpu_cmp, "CMP A3, D4", 2},
	{cpu_cmp, "CMP A4, D4", 2},
	{cpu_cmp, "CMP A5, D4", 2},
	{cpu_cmp, "CMP A6, D4", 2},
	{cpu_cmp, "CMP A7, D4", 2},
	{cpu_cmp, "CMP (A0), D4", 2},
	{cpu_cmp, "CMP (A1), D4", 2},
	{cpu_cmp, "CMP (A2), D4", 2},
	{cpu_cmp, "CMP (A3), D4", 2},
	{cpu_cmp, "CMP (A4), D4", 2},
	{cpu_cmp, "CMP (A5), D4", 2},
	{cpu_cmp, "CMP (A6), D4", 2},
	{cpu_cmp, "CMP (A7), D4", 2},
	{cpu_cmp, "CMP (A0)+, D4", 2},
	{cpu_cmp, "CMP (A1)+, D4", 2},
	{cpu_cmp, "CMP (A2)+, D4", 2},
	{cpu_cmp, "CMP (A3)+, D4", 2},
	{cpu_cmp, "CMP (A4)+, D4", 2},
	{cpu_cmp, "CMP (A5)+, D4", 2},
	{cpu_cmp, "CMP (A6)+, D4", 2},
	{cpu_cmp, "CMP (A7)+, D4", 2},
	{cpu_cmp, "CMP -(A0), D4", 2},
	{cpu_cmp, "CMP -(A1), D4", 2},
	{cpu_cmp, "CMP -(A2), D4", 2},
	{cpu_cmp, "CMP -(A3), D4", 2},
	{cpu_cmp, "CMP -(A4), D4", 2},
	{cpu_cmp, "CMP -(A5), D4", 2},
	{cpu_cmp, "CMP -(A6), D4", 2},
	{cpu_cmp, "CMP -(A7), D4", 2},
	{cpu_cmp, "CMP (d16, A0), D4", 4},
	{cpu_cmp, "CMP (d16, A1), D4", 4},
	{cpu_cmp, "CMP (d16, A2), D4", 4},
	{cpu_cmp, "CMP (d16, A3), D4", 4},
	{cpu_cmp, "CMP (d16, A4), D4", 4},
	{cpu_cmp, "CMP (d16, A5), D4", 4},
	{cpu_cmp, "CMP (d16, A6), D4", 4},
	{cpu_cmp, "CMP (d16, A7), D4", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D4", 4},
	{cpu_cmp, "CMP (xxx).W, D4", 4},
	{cpu_cmp, "CMP (xxx).L, D4", 6},
	{cpu_cmp, "CMP (d16, PC), D4", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D4", 4},
	{cpu_cmp, "CMP #, D4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D4", 2},
	{cpu_cmp, "CMP D1, D4", 2},
	{cpu_cmp, "CMP D2, D4", 2},
	{cpu_cmp, "CMP D3, D4", 2},
	{cpu_cmp, "CMP D4, D4", 2},
	{cpu_cmp, "CMP D5, D4", 2},
	{cpu_cmp, "CMP D6, D4", 2},
	{cpu_cmp, "CMP D7, D4", 2},
	{cpu_cmp, "CMP A0, D4", 2},
	{cpu_cmp, "CMP A1, D4", 2},
	{cpu_cmp, "CMP A2, D4", 2},
	{cpu_cmp, "CMP A3, D4", 2},
	{cpu_cmp, "CMP A4, D4", 2},
	{cpu_cmp, "CMP A5, D4", 2},
	{cpu_cmp, "CMP A6, D4", 2},
	{cpu_cmp, "CMP A7, D4", 2},
	{cpu_cmp, "CMP (A0), D4", 2},
	{cpu_cmp, "CMP (A1), D4", 2},
	{cpu_cmp, "CMP (A2), D4", 2},
	{cpu_cmp, "CMP (A3), D4", 2},
	{cpu_cmp, "CMP (A4), D4", 2},
	{cpu_cmp, "CMP (A5), D4", 2},
	{cpu_cmp, "CMP (A6), D4", 2},
	{cpu_cmp, "CMP (A7), D4", 2},
	{cpu_cmp, "CMP (A0)+, D4", 2},
	{cpu_cmp, "CMP (A1)+, D4", 2},
	{cpu_cmp, "CMP (A2)+, D4", 2},
	{cpu_cmp, "CMP (A3)+, D4", 2},
	{cpu_cmp, "CMP (A4)+, D4", 2},
	{cpu_cmp, "CMP (A5)+, D4", 2},
	{cpu_cmp, "CMP (A6)+, D4", 2},
	{cpu_cmp, "CMP (A7)+, D4", 2},
	{cpu_cmp, "CMP -(A0), D4", 2},
	{cpu_cmp, "CMP -(A1), D4", 2},
	{cpu_cmp, "CMP -(A2), D4", 2},
	{cpu_cmp, "CMP -(A3), D4", 2},
	{cpu_cmp, "CMP -(A4), D4", 2},
	{cpu_cmp, "CMP -(A5), D4", 2},
	{cpu_cmp, "CMP -(A6), D4", 2},
	{cpu_cmp, "CMP -(A7), D4", 2},
	{cpu_cmp, "CMP (d16, A0), D4", 4},
	{cpu_cmp, "CMP (d16, A1), D4", 4},
	{cpu_cmp, "CMP (d16, A2), D4", 4},
	{cpu_cmp, "CMP (d16, A3), D4", 4},
	{cpu_cmp, "CMP (d16, A4), D4", 4},
	{cpu_cmp, "CMP (d16, A5), D4", 4},
	{cpu_cmp, "CMP (d16, A6), D4", 4},
	{cpu_cmp, "CMP (d16, A7), D4", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D4", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D4", 4},
	{cpu_cmp, "CMP (xxx).W, D4", 4},
	{cpu_cmp, "CMP (xxx).L, D4", 6},
	{cpu_cmp, "CMP (d16, PC), D4", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D4", 4},
	{cpu_cmp, "CMP #, D4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A4", 2},
	{cpu_cmpa, "CMPA.w D1, A4", 2},
	{cpu_cmpa, "CMPA.w D2, A4", 2},
	{cpu_cmpa, "CMPA.w D3, A4", 2},
	{cpu_cmpa, "CMPA.w D4, A4", 2},
	{cpu_cmpa, "CMPA.w D5, A4", 2},
	{cpu_cmpa, "CMPA.w D6, A4", 2},
	{cpu_cmpa, "CMPA.w D7, A4", 2},
	{cpu_cmpa, "CMPA.w A0, A4", 2},
	{cpu_cmpa, "CMPA.w A1, A4", 2},
	{cpu_cmpa, "CMPA.w A2, A4", 2},
	{cpu_cmpa, "CMPA.w A3, A4", 2},
	{cpu_cmpa, "CMPA.w A4, A4", 2},
	{cpu_cmpa, "CMPA.w A5, A4", 2},
	{cpu_cmpa, "CMPA.w A6, A4", 2},
	{cpu_cmpa, "CMPA.w A7, A4", 2},
	{cpu_cmpa, "CMPA.w (A0), A4", 2},
	{cpu_cmpa, "CMPA.w (A1), A4", 2},
	{cpu_cmpa, "CMPA.w (A2), A4", 2},
	{cpu_cmpa, "CMPA.w (A3), A4", 2},
	{cpu_cmpa, "CMPA.w (A4), A4", 2},
	{cpu_cmpa, "CMPA.w (A5), A4", 2},
	{cpu_cmpa, "CMPA.w (A6), A4", 2},
	{cpu_cmpa, "CMPA.w (A7), A4", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A4", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A4", 2},
	{cpu_cmpa, "CMPA.w -(A0), A4", 2},
	{cpu_cmpa, "CMPA.w -(A1), A4", 2},
	{cpu_cmpa, "CMPA.w -(A2), A4", 2},
	{cpu_cmpa, "CMPA.w -(A3), A4", 2},
	{cpu_cmpa, "CMPA.w -(A4), A4", 2},
	{cpu_cmpa, "CMPA.w -(A5), A4", 2},
	{cpu_cmpa, "CMPA.w -(A6), A4", 2},
	{cpu_cmpa, "CMPA.w -(A7), A4", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A4", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A4", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A4", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A4", 4},
	{cpu_cmpa, "CMPA.w #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D4", 2},
	{cpu_eor, "EOR D1, D4", 2},
	{cpu_eor, "EOR D2, D4", 2},
	{cpu_eor, "EOR D3, D4", 2},
	{cpu_eor, "EOR D4, D4", 2},
	{cpu_eor, "EOR D5, D4", 2},
	{cpu_eor, "EOR D6, D4", 2},
	{cpu_eor, "EOR D7, D4", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A4)+", 1},
	{cpu_eor, "EOR (A0), D4", 2},
	{cpu_eor, "EOR (A1), D4", 2},
	{cpu_eor, "EOR (A2), D4", 2},
	{cpu_eor, "EOR (A3), D4", 2},
	{cpu_eor, "EOR (A4), D4", 2},
	{cpu_eor, "EOR (A5), D4", 2},
	{cpu_eor, "EOR (A6), D4", 2},
	{cpu_eor, "EOR (A7), D4", 2},
	{cpu_eor, "EOR (A0)+, D4", 2},
	{cpu_eor, "EOR (A1)+, D4", 2},
	{cpu_eor, "EOR (A2)+, D4", 2},
	{cpu_eor, "EOR (A3)+, D4", 2},
	{cpu_eor, "EOR (A4)+, D4", 2},
	{cpu_eor, "EOR (A5)+, D4", 2},
	{cpu_eor, "EOR (A6)+, D4", 2},
	{cpu_eor, "EOR (A7)+, D4", 2},
	{cpu_eor, "EOR -(A0), D4", 2},
	{cpu_eor, "EOR -(A1), D4", 2},
	{cpu_eor, "EOR -(A2), D4", 2},
	{cpu_eor, "EOR -(A3), D4", 2},
	{cpu_eor, "EOR -(A4), D4", 2},
	{cpu_eor, "EOR -(A5), D4", 2},
	{cpu_eor, "EOR -(A6), D4", 2},
	{cpu_eor, "EOR -(A7), D4", 2},
	{cpu_eor, "EOR (d16, A0), D4", 4},
	{cpu_eor, "EOR (d16, A1), D4", 4},
	{cpu_eor, "EOR (d16, A2), D4", 4},
	{cpu_eor, "EOR (d16, A3), D4", 4},
	{cpu_eor, "EOR (d16, A4), D4", 4},
	{cpu_eor, "EOR (d16, A5), D4", 4},
	{cpu_eor, "EOR (d16, A6), D4", 4},
	{cpu_eor, "EOR (d16, A7), D4", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D4", 4},
	{cpu_eor, "EOR (xxx).W, D4", 4},
	{cpu_eor, "EOR (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D4", 2},
	{cpu_eor, "EOR D1, D4", 2},
	{cpu_eor, "EOR D2, D4", 2},
	{cpu_eor, "EOR D3, D4", 2},
	{cpu_eor, "EOR D4, D4", 2},
	{cpu_eor, "EOR D5, D4", 2},
	{cpu_eor, "EOR D6, D4", 2},
	{cpu_eor, "EOR D7, D4", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A4)+", 1},
	{cpu_eor, "EOR (A0), D4", 2},
	{cpu_eor, "EOR (A1), D4", 2},
	{cpu_eor, "EOR (A2), D4", 2},
	{cpu_eor, "EOR (A3), D4", 2},
	{cpu_eor, "EOR (A4), D4", 2},
	{cpu_eor, "EOR (A5), D4", 2},
	{cpu_eor, "EOR (A6), D4", 2},
	{cpu_eor, "EOR (A7), D4", 2},
	{cpu_eor, "EOR (A0)+, D4", 2},
	{cpu_eor, "EOR (A1)+, D4", 2},
	{cpu_eor, "EOR (A2)+, D4", 2},
	{cpu_eor, "EOR (A3)+, D4", 2},
	{cpu_eor, "EOR (A4)+, D4", 2},
	{cpu_eor, "EOR (A5)+, D4", 2},
	{cpu_eor, "EOR (A6)+, D4", 2},
	{cpu_eor, "EOR (A7)+, D4", 2},
	{cpu_eor, "EOR -(A0), D4", 2},
	{cpu_eor, "EOR -(A1), D4", 2},
	{cpu_eor, "EOR -(A2), D4", 2},
	{cpu_eor, "EOR -(A3), D4", 2},
	{cpu_eor, "EOR -(A4), D4", 2},
	{cpu_eor, "EOR -(A5), D4", 2},
	{cpu_eor, "EOR -(A6), D4", 2},
	{cpu_eor, "EOR -(A7), D4", 2},
	{cpu_eor, "EOR (d16, A0), D4", 4},
	{cpu_eor, "EOR (d16, A1), D4", 4},
	{cpu_eor, "EOR (d16, A2), D4", 4},
	{cpu_eor, "EOR (d16, A3), D4", 4},
	{cpu_eor, "EOR (d16, A4), D4", 4},
	{cpu_eor, "EOR (d16, A5), D4", 4},
	{cpu_eor, "EOR (d16, A6), D4", 4},
	{cpu_eor, "EOR (d16, A7), D4", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D4", 4},
	{cpu_eor, "EOR (xxx).W, D4", 4},
	{cpu_eor, "EOR (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D4", 2},
	{cpu_eor, "EOR D1, D4", 2},
	{cpu_eor, "EOR D2, D4", 2},
	{cpu_eor, "EOR D3, D4", 2},
	{cpu_eor, "EOR D4, D4", 2},
	{cpu_eor, "EOR D5, D4", 2},
	{cpu_eor, "EOR D6, D4", 2},
	{cpu_eor, "EOR D7, D4", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A4)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A4)+", 1},
	{cpu_eor, "EOR (A0), D4", 2},
	{cpu_eor, "EOR (A1), D4", 2},
	{cpu_eor, "EOR (A2), D4", 2},
	{cpu_eor, "EOR (A3), D4", 2},
	{cpu_eor, "EOR (A4), D4", 2},
	{cpu_eor, "EOR (A5), D4", 2},
	{cpu_eor, "EOR (A6), D4", 2},
	{cpu_eor, "EOR (A7), D4", 2},
	{cpu_eor, "EOR (A0)+, D4", 2},
	{cpu_eor, "EOR (A1)+, D4", 2},
	{cpu_eor, "EOR (A2)+, D4", 2},
	{cpu_eor, "EOR (A3)+, D4", 2},
	{cpu_eor, "EOR (A4)+, D4", 2},
	{cpu_eor, "EOR (A5)+, D4", 2},
	{cpu_eor, "EOR (A6)+, D4", 2},
	{cpu_eor, "EOR (A7)+, D4", 2},
	{cpu_eor, "EOR -(A0), D4", 2},
	{cpu_eor, "EOR -(A1), D4", 2},
	{cpu_eor, "EOR -(A2), D4", 2},
	{cpu_eor, "EOR -(A3), D4", 2},
	{cpu_eor, "EOR -(A4), D4", 2},
	{cpu_eor, "EOR -(A5), D4", 2},
	{cpu_eor, "EOR -(A6), D4", 2},
	{cpu_eor, "EOR -(A7), D4", 2},
	{cpu_eor, "EOR (d16, A0), D4", 4},
	{cpu_eor, "EOR (d16, A1), D4", 4},
	{cpu_eor, "EOR (d16, A2), D4", 4},
	{cpu_eor, "EOR (d16, A3), D4", 4},
	{cpu_eor, "EOR (d16, A4), D4", 4},
	{cpu_eor, "EOR (d16, A5), D4", 4},
	{cpu_eor, "EOR (d16, A6), D4", 4},
	{cpu_eor, "EOR (d16, A7), D4", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D4", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D4", 4},
	{cpu_eor, "EOR (xxx).W, D4", 4},
	{cpu_eor, "EOR (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A4", 2},
	{cpu_cmpa, "CMPA.l D1, A4", 2},
	{cpu_cmpa, "CMPA.l D2, A4", 2},
	{cpu_cmpa, "CMPA.l D3, A4", 2},
	{cpu_cmpa, "CMPA.l D4, A4", 2},
	{cpu_cmpa, "CMPA.l D5, A4", 2},
	{cpu_cmpa, "CMPA.l D6, A4", 2},
	{cpu_cmpa, "CMPA.l D7, A4", 2},
	{cpu_cmpa, "CMPA.l A0, A4", 2},
	{cpu_cmpa, "CMPA.l A1, A4", 2},
	{cpu_cmpa, "CMPA.l A2, A4", 2},
	{cpu_cmpa, "CMPA.l A3, A4", 2},
	{cpu_cmpa, "CMPA.l A4, A4", 2},
	{cpu_cmpa, "CMPA.l A5, A4", 2},
	{cpu_cmpa, "CMPA.l A6, A4", 2},
	{cpu_cmpa, "CMPA.l A7, A4", 2},
	{cpu_cmpa, "CMPA.l (A0), A4", 2},
	{cpu_cmpa, "CMPA.l (A1), A4", 2},
	{cpu_cmpa, "CMPA.l (A2), A4", 2},
	{cpu_cmpa, "CMPA.l (A3), A4", 2},
	{cpu_cmpa, "CMPA.l (A4), A4", 2},
	{cpu_cmpa, "CMPA.l (A5), A4", 2},
	{cpu_cmpa, "CMPA.l (A6), A4", 2},
	{cpu_cmpa, "CMPA.l (A7), A4", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A4", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A4", 2},
	{cpu_cmpa, "CMPA.l -(A0), A4", 2},
	{cpu_cmpa, "CMPA.l -(A1), A4", 2},
	{cpu_cmpa, "CMPA.l -(A2), A4", 2},
	{cpu_cmpa, "CMPA.l -(A3), A4", 2},
	{cpu_cmpa, "CMPA.l -(A4), A4", 2},
	{cpu_cmpa, "CMPA.l -(A5), A4", 2},
	{cpu_cmpa, "CMPA.l -(A6), A4", 2},
	{cpu_cmpa, "CMPA.l -(A7), A4", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A4", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A4", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A4", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A4", 4},
	{cpu_cmpa, "CMPA.l #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D5", 2},
	{cpu_cmp, "CMP D1, D5", 2},
	{cpu_cmp, "CMP D2, D5", 2},
	{cpu_cmp, "CMP D3, D5", 2},
	{cpu_cmp, "CMP D4, D5", 2},
	{cpu_cmp, "CMP D5, D5", 2},
	{cpu_cmp, "CMP D6, D5", 2},
	{cpu_cmp, "CMP D7, D5", 2},
	{cpu_cmp, "CMP A0, D5", 2},
	{cpu_cmp, "CMP A1, D5", 2},
	{cpu_cmp, "CMP A2, D5", 2},
	{cpu_cmp, "CMP A3, D5", 2},
	{cpu_cmp, "CMP A4, D5", 2},
	{cpu_cmp, "CMP A5, D5", 2},
	{cpu_cmp, "CMP A6, D5", 2},
	{cpu_cmp, "CMP A7, D5", 2},
	{cpu_cmp, "CMP (A0), D5", 2},
	{cpu_cmp, "CMP (A1), D5", 2},
	{cpu_cmp, "CMP (A2), D5", 2},
	{cpu_cmp, "CMP (A3), D5", 2},
	{cpu_cmp, "CMP (A4), D5", 2},
	{cpu_cmp, "CMP (A5), D5", 2},
	{cpu_cmp, "CMP (A6), D5", 2},
	{cpu_cmp, "CMP (A7), D5", 2},
	{cpu_cmp, "CMP (A0)+, D5", 2},
	{cpu_cmp, "CMP (A1)+, D5", 2},
	{cpu_cmp, "CMP (A2)+, D5", 2},
	{cpu_cmp, "CMP (A3)+, D5", 2},
	{cpu_cmp, "CMP (A4)+, D5", 2},
	{cpu_cmp, "CMP (A5)+, D5", 2},
	{cpu_cmp, "CMP (A6)+, D5", 2},
	{cpu_cmp, "CMP (A7)+, D5", 2},
	{cpu_cmp, "CMP -(A0), D5", 2},
	{cpu_cmp, "CMP -(A1), D5", 2},
	{cpu_cmp, "CMP -(A2), D5", 2},
	{cpu_cmp, "CMP -(A3), D5", 2},
	{cpu_cmp, "CMP -(A4), D5", 2},
	{cpu_cmp, "CMP -(A5), D5", 2},
	{cpu_cmp, "CMP -(A6), D5", 2},
	{cpu_cmp, "CMP -(A7), D5", 2},
	{cpu_cmp, "CMP (d16, A0), D5", 4},
	{cpu_cmp, "CMP (d16, A1), D5", 4},
	{cpu_cmp, "CMP (d16, A2), D5", 4},
	{cpu_cmp, "CMP (d16, A3), D5", 4},
	{cpu_cmp, "CMP (d16, A4), D5", 4},
	{cpu_cmp, "CMP (d16, A5), D5", 4},
	{cpu_cmp, "CMP (d16, A6), D5", 4},
	{cpu_cmp, "CMP (d16, A7), D5", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D5", 4},
	{cpu_cmp, "CMP (xxx).W, D5", 4},
	{cpu_cmp, "CMP (xxx).L, D5", 6},
	{cpu_cmp, "CMP (d16, PC), D5", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D5", 4},
	{cpu_cmp, "CMP #, D5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D5", 2},
	{cpu_cmp, "CMP D1, D5", 2},
	{cpu_cmp, "CMP D2, D5", 2},
	{cpu_cmp, "CMP D3, D5", 2},
	{cpu_cmp, "CMP D4, D5", 2},
	{cpu_cmp, "CMP D5, D5", 2},
	{cpu_cmp, "CMP D6, D5", 2},
	{cpu_cmp, "CMP D7, D5", 2},
	{cpu_cmp, "CMP A0, D5", 2},
	{cpu_cmp, "CMP A1, D5", 2},
	{cpu_cmp, "CMP A2, D5", 2},
	{cpu_cmp, "CMP A3, D5", 2},
	{cpu_cmp, "CMP A4, D5", 2},
	{cpu_cmp, "CMP A5, D5", 2},
	{cpu_cmp, "CMP A6, D5", 2},
	{cpu_cmp, "CMP A7, D5", 2},
	{cpu_cmp, "CMP (A0), D5", 2},
	{cpu_cmp, "CMP (A1), D5", 2},
	{cpu_cmp, "CMP (A2), D5", 2},
	{cpu_cmp, "CMP (A3), D5", 2},
	{cpu_cmp, "CMP (A4), D5", 2},
	{cpu_cmp, "CMP (A5), D5", 2},
	{cpu_cmp, "CMP (A6), D5", 2},
	{cpu_cmp, "CMP (A7), D5", 2},
	{cpu_cmp, "CMP (A0)+, D5", 2},
	{cpu_cmp, "CMP (A1)+, D5", 2},
	{cpu_cmp, "CMP (A2)+, D5", 2},
	{cpu_cmp, "CMP (A3)+, D5", 2},
	{cpu_cmp, "CMP (A4)+, D5", 2},
	{cpu_cmp, "CMP (A5)+, D5", 2},
	{cpu_cmp, "CMP (A6)+, D5", 2},
	{cpu_cmp, "CMP (A7)+, D5", 2},
	{cpu_cmp, "CMP -(A0), D5", 2},
	{cpu_cmp, "CMP -(A1), D5", 2},
	{cpu_cmp, "CMP -(A2), D5", 2},
	{cpu_cmp, "CMP -(A3), D5", 2},
	{cpu_cmp, "CMP -(A4), D5", 2},
	{cpu_cmp, "CMP -(A5), D5", 2},
	{cpu_cmp, "CMP -(A6), D5", 2},
	{cpu_cmp, "CMP -(A7), D5", 2},
	{cpu_cmp, "CMP (d16, A0), D5", 4},
	{cpu_cmp, "CMP (d16, A1), D5", 4},
	{cpu_cmp, "CMP (d16, A2), D5", 4},
	{cpu_cmp, "CMP (d16, A3), D5", 4},
	{cpu_cmp, "CMP (d16, A4), D5", 4},
	{cpu_cmp, "CMP (d16, A5), D5", 4},
	{cpu_cmp, "CMP (d16, A6), D5", 4},
	{cpu_cmp, "CMP (d16, A7), D5", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D5", 4},
	{cpu_cmp, "CMP (xxx).W, D5", 4},
	{cpu_cmp, "CMP (xxx).L, D5", 6},
	{cpu_cmp, "CMP (d16, PC), D5", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D5", 4},
	{cpu_cmp, "CMP #, D5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D5", 2},
	{cpu_cmp, "CMP D1, D5", 2},
	{cpu_cmp, "CMP D2, D5", 2},
	{cpu_cmp, "CMP D3, D5", 2},
	{cpu_cmp, "CMP D4, D5", 2},
	{cpu_cmp, "CMP D5, D5", 2},
	{cpu_cmp, "CMP D6, D5", 2},
	{cpu_cmp, "CMP D7, D5", 2},
	{cpu_cmp, "CMP A0, D5", 2},
	{cpu_cmp, "CMP A1, D5", 2},
	{cpu_cmp, "CMP A2, D5", 2},
	{cpu_cmp, "CMP A3, D5", 2},
	{cpu_cmp, "CMP A4, D5", 2},
	{cpu_cmp, "CMP A5, D5", 2},
	{cpu_cmp, "CMP A6, D5", 2},
	{cpu_cmp, "CMP A7, D5", 2},
	{cpu_cmp, "CMP (A0), D5", 2},
	{cpu_cmp, "CMP (A1), D5", 2},
	{cpu_cmp, "CMP (A2), D5", 2},
	{cpu_cmp, "CMP (A3), D5", 2},
	{cpu_cmp, "CMP (A4), D5", 2},
	{cpu_cmp, "CMP (A5), D5", 2},
	{cpu_cmp, "CMP (A6), D5", 2},
	{cpu_cmp, "CMP (A7), D5", 2},
	{cpu_cmp, "CMP (A0)+, D5", 2},
	{cpu_cmp, "CMP (A1)+, D5", 2},
	{cpu_cmp, "CMP (A2)+, D5", 2},
	{cpu_cmp, "CMP (A3)+, D5", 2},
	{cpu_cmp, "CMP (A4)+, D5", 2},
	{cpu_cmp, "CMP (A5)+, D5", 2},
	{cpu_cmp, "CMP (A6)+, D5", 2},
	{cpu_cmp, "CMP (A7)+, D5", 2},
	{cpu_cmp, "CMP -(A0), D5", 2},
	{cpu_cmp, "CMP -(A1), D5", 2},
	{cpu_cmp, "CMP -(A2), D5", 2},
	{cpu_cmp, "CMP -(A3), D5", 2},
	{cpu_cmp, "CMP -(A4), D5", 2},
	{cpu_cmp, "CMP -(A5), D5", 2},
	{cpu_cmp, "CMP -(A6), D5", 2},
	{cpu_cmp, "CMP -(A7), D5", 2},
	{cpu_cmp, "CMP (d16, A0), D5", 4},
	{cpu_cmp, "CMP (d16, A1), D5", 4},
	{cpu_cmp, "CMP (d16, A2), D5", 4},
	{cpu_cmp, "CMP (d16, A3), D5", 4},
	{cpu_cmp, "CMP (d16, A4), D5", 4},
	{cpu_cmp, "CMP (d16, A5), D5", 4},
	{cpu_cmp, "CMP (d16, A6), D5", 4},
	{cpu_cmp, "CMP (d16, A7), D5", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D5", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D5", 4},
	{cpu_cmp, "CMP (xxx).W, D5", 4},
	{cpu_cmp, "CMP (xxx).L, D5", 6},
	{cpu_cmp, "CMP (d16, PC), D5", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D5", 4},
	{cpu_cmp, "CMP #, D5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A5", 2},
	{cpu_cmpa, "CMPA.w D1, A5", 2},
	{cpu_cmpa, "CMPA.w D2, A5", 2},
	{cpu_cmpa, "CMPA.w D3, A5", 2},
	{cpu_cmpa, "CMPA.w D4, A5", 2},
	{cpu_cmpa, "CMPA.w D5, A5", 2},
	{cpu_cmpa, "CMPA.w D6, A5", 2},
	{cpu_cmpa, "CMPA.w D7, A5", 2},
	{cpu_cmpa, "CMPA.w A0, A5", 2},
	{cpu_cmpa, "CMPA.w A1, A5", 2},
	{cpu_cmpa, "CMPA.w A2, A5", 2},
	{cpu_cmpa, "CMPA.w A3, A5", 2},
	{cpu_cmpa, "CMPA.w A4, A5", 2},
	{cpu_cmpa, "CMPA.w A5, A5", 2},
	{cpu_cmpa, "CMPA.w A6, A5", 2},
	{cpu_cmpa, "CMPA.w A7, A5", 2},
	{cpu_cmpa, "CMPA.w (A0), A5", 2},
	{cpu_cmpa, "CMPA.w (A1), A5", 2},
	{cpu_cmpa, "CMPA.w (A2), A5", 2},
	{cpu_cmpa, "CMPA.w (A3), A5", 2},
	{cpu_cmpa, "CMPA.w (A4), A5", 2},
	{cpu_cmpa, "CMPA.w (A5), A5", 2},
	{cpu_cmpa, "CMPA.w (A6), A5", 2},
	{cpu_cmpa, "CMPA.w (A7), A5", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A5", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A5", 2},
	{cpu_cmpa, "CMPA.w -(A0), A5", 2},
	{cpu_cmpa, "CMPA.w -(A1), A5", 2},
	{cpu_cmpa, "CMPA.w -(A2), A5", 2},
	{cpu_cmpa, "CMPA.w -(A3), A5", 2},
	{cpu_cmpa, "CMPA.w -(A4), A5", 2},
	{cpu_cmpa, "CMPA.w -(A5), A5", 2},
	{cpu_cmpa, "CMPA.w -(A6), A5", 2},
	{cpu_cmpa, "CMPA.w -(A7), A5", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A5", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A5", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A5", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A5", 4},
	{cpu_cmpa, "CMPA.w #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D5", 2},
	{cpu_eor, "EOR D1, D5", 2},
	{cpu_eor, "EOR D2, D5", 2},
	{cpu_eor, "EOR D3, D5", 2},
	{cpu_eor, "EOR D4, D5", 2},
	{cpu_eor, "EOR D5, D5", 2},
	{cpu_eor, "EOR D6, D5", 2},
	{cpu_eor, "EOR D7, D5", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A5)+", 1},
	{cpu_eor, "EOR (A0), D5", 2},
	{cpu_eor, "EOR (A1), D5", 2},
	{cpu_eor, "EOR (A2), D5", 2},
	{cpu_eor, "EOR (A3), D5", 2},
	{cpu_eor, "EOR (A4), D5", 2},
	{cpu_eor, "EOR (A5), D5", 2},
	{cpu_eor, "EOR (A6), D5", 2},
	{cpu_eor, "EOR (A7), D5", 2},
	{cpu_eor, "EOR (A0)+, D5", 2},
	{cpu_eor, "EOR (A1)+, D5", 2},
	{cpu_eor, "EOR (A2)+, D5", 2},
	{cpu_eor, "EOR (A3)+, D5", 2},
	{cpu_eor, "EOR (A4)+, D5", 2},
	{cpu_eor, "EOR (A5)+, D5", 2},
	{cpu_eor, "EOR (A6)+, D5", 2},
	{cpu_eor, "EOR (A7)+, D5", 2},
	{cpu_eor, "EOR -(A0), D5", 2},
	{cpu_eor, "EOR -(A1), D5", 2},
	{cpu_eor, "EOR -(A2), D5", 2},
	{cpu_eor, "EOR -(A3), D5", 2},
	{cpu_eor, "EOR -(A4), D5", 2},
	{cpu_eor, "EOR -(A5), D5", 2},
	{cpu_eor, "EOR -(A6), D5", 2},
	{cpu_eor, "EOR -(A7), D5", 2},
	{cpu_eor, "EOR (d16, A0), D5", 4},
	{cpu_eor, "EOR (d16, A1), D5", 4},
	{cpu_eor, "EOR (d16, A2), D5", 4},
	{cpu_eor, "EOR (d16, A3), D5", 4},
	{cpu_eor, "EOR (d16, A4), D5", 4},
	{cpu_eor, "EOR (d16, A5), D5", 4},
	{cpu_eor, "EOR (d16, A6), D5", 4},
	{cpu_eor, "EOR (d16, A7), D5", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D5", 4},
	{cpu_eor, "EOR (xxx).W, D5", 4},
	{cpu_eor, "EOR (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D5", 2},
	{cpu_eor, "EOR D1, D5", 2},
	{cpu_eor, "EOR D2, D5", 2},
	{cpu_eor, "EOR D3, D5", 2},
	{cpu_eor, "EOR D4, D5", 2},
	{cpu_eor, "EOR D5, D5", 2},
	{cpu_eor, "EOR D6, D5", 2},
	{cpu_eor, "EOR D7, D5", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A5)+", 1},
	{cpu_eor, "EOR (A0), D5", 2},
	{cpu_eor, "EOR (A1), D5", 2},
	{cpu_eor, "EOR (A2), D5", 2},
	{cpu_eor, "EOR (A3), D5", 2},
	{cpu_eor, "EOR (A4), D5", 2},
	{cpu_eor, "EOR (A5), D5", 2},
	{cpu_eor, "EOR (A6), D5", 2},
	{cpu_eor, "EOR (A7), D5", 2},
	{cpu_eor, "EOR (A0)+, D5", 2},
	{cpu_eor, "EOR (A1)+, D5", 2},
	{cpu_eor, "EOR (A2)+, D5", 2},
	{cpu_eor, "EOR (A3)+, D5", 2},
	{cpu_eor, "EOR (A4)+, D5", 2},
	{cpu_eor, "EOR (A5)+, D5", 2},
	{cpu_eor, "EOR (A6)+, D5", 2},
	{cpu_eor, "EOR (A7)+, D5", 2},
	{cpu_eor, "EOR -(A0), D5", 2},
	{cpu_eor, "EOR -(A1), D5", 2},
	{cpu_eor, "EOR -(A2), D5", 2},
	{cpu_eor, "EOR -(A3), D5", 2},
	{cpu_eor, "EOR -(A4), D5", 2},
	{cpu_eor, "EOR -(A5), D5", 2},
	{cpu_eor, "EOR -(A6), D5", 2},
	{cpu_eor, "EOR -(A7), D5", 2},
	{cpu_eor, "EOR (d16, A0), D5", 4},
	{cpu_eor, "EOR (d16, A1), D5", 4},
	{cpu_eor, "EOR (d16, A2), D5", 4},
	{cpu_eor, "EOR (d16, A3), D5", 4},
	{cpu_eor, "EOR (d16, A4), D5", 4},
	{cpu_eor, "EOR (d16, A5), D5", 4},
	{cpu_eor, "EOR (d16, A6), D5", 4},
	{cpu_eor, "EOR (d16, A7), D5", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D5", 4},
	{cpu_eor, "EOR (xxx).W, D5", 4},
	{cpu_eor, "EOR (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D5", 2},
	{cpu_eor, "EOR D1, D5", 2},
	{cpu_eor, "EOR D2, D5", 2},
	{cpu_eor, "EOR D3, D5", 2},
	{cpu_eor, "EOR D4, D5", 2},
	{cpu_eor, "EOR D5, D5", 2},
	{cpu_eor, "EOR D6, D5", 2},
	{cpu_eor, "EOR D7, D5", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A5)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A5)+", 1},
	{cpu_eor, "EOR (A0), D5", 2},
	{cpu_eor, "EOR (A1), D5", 2},
	{cpu_eor, "EOR (A2), D5", 2},
	{cpu_eor, "EOR (A3), D5", 2},
	{cpu_eor, "EOR (A4), D5", 2},
	{cpu_eor, "EOR (A5), D5", 2},
	{cpu_eor, "EOR (A6), D5", 2},
	{cpu_eor, "EOR (A7), D5", 2},
	{cpu_eor, "EOR (A0)+, D5", 2},
	{cpu_eor, "EOR (A1)+, D5", 2},
	{cpu_eor, "EOR (A2)+, D5", 2},
	{cpu_eor, "EOR (A3)+, D5", 2},
	{cpu_eor, "EOR (A4)+, D5", 2},
	{cpu_eor, "EOR (A5)+, D5", 2},
	{cpu_eor, "EOR (A6)+, D5", 2},
	{cpu_eor, "EOR (A7)+, D5", 2},
	{cpu_eor, "EOR -(A0), D5", 2},
	{cpu_eor, "EOR -(A1), D5", 2},
	{cpu_eor, "EOR -(A2), D5", 2},
	{cpu_eor, "EOR -(A3), D5", 2},
	{cpu_eor, "EOR -(A4), D5", 2},
	{cpu_eor, "EOR -(A5), D5", 2},
	{cpu_eor, "EOR -(A6), D5", 2},
	{cpu_eor, "EOR -(A7), D5", 2},
	{cpu_eor, "EOR (d16, A0), D5", 4},
	{cpu_eor, "EOR (d16, A1), D5", 4},
	{cpu_eor, "EOR (d16, A2), D5", 4},
	{cpu_eor, "EOR (d16, A3), D5", 4},
	{cpu_eor, "EOR (d16, A4), D5", 4},
	{cpu_eor, "EOR (d16, A5), D5", 4},
	{cpu_eor, "EOR (d16, A6), D5", 4},
	{cpu_eor, "EOR (d16, A7), D5", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D5", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D5", 4},
	{cpu_eor, "EOR (xxx).W, D5", 4},
	{cpu_eor, "EOR (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A5", 2},
	{cpu_cmpa, "CMPA.l D1, A5", 2},
	{cpu_cmpa, "CMPA.l D2, A5", 2},
	{cpu_cmpa, "CMPA.l D3, A5", 2},
	{cpu_cmpa, "CMPA.l D4, A5", 2},
	{cpu_cmpa, "CMPA.l D5, A5", 2},
	{cpu_cmpa, "CMPA.l D6, A5", 2},
	{cpu_cmpa, "CMPA.l D7, A5", 2},
	{cpu_cmpa, "CMPA.l A0, A5", 2},
	{cpu_cmpa, "CMPA.l A1, A5", 2},
	{cpu_cmpa, "CMPA.l A2, A5", 2},
	{cpu_cmpa, "CMPA.l A3, A5", 2},
	{cpu_cmpa, "CMPA.l A4, A5", 2},
	{cpu_cmpa, "CMPA.l A5, A5", 2},
	{cpu_cmpa, "CMPA.l A6, A5", 2},
	{cpu_cmpa, "CMPA.l A7, A5", 2},
	{cpu_cmpa, "CMPA.l (A0), A5", 2},
	{cpu_cmpa, "CMPA.l (A1), A5", 2},
	{cpu_cmpa, "CMPA.l (A2), A5", 2},
	{cpu_cmpa, "CMPA.l (A3), A5", 2},
	{cpu_cmpa, "CMPA.l (A4), A5", 2},
	{cpu_cmpa, "CMPA.l (A5), A5", 2},
	{cpu_cmpa, "CMPA.l (A6), A5", 2},
	{cpu_cmpa, "CMPA.l (A7), A5", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A5", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A5", 2},
	{cpu_cmpa, "CMPA.l -(A0), A5", 2},
	{cpu_cmpa, "CMPA.l -(A1), A5", 2},
	{cpu_cmpa, "CMPA.l -(A2), A5", 2},
	{cpu_cmpa, "CMPA.l -(A3), A5", 2},
	{cpu_cmpa, "CMPA.l -(A4), A5", 2},
	{cpu_cmpa, "CMPA.l -(A5), A5", 2},
	{cpu_cmpa, "CMPA.l -(A6), A5", 2},
	{cpu_cmpa, "CMPA.l -(A7), A5", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A5", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A5", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A5", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A5", 4},
	{cpu_cmpa, "CMPA.l #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D6", 2},
	{cpu_cmp, "CMP D1, D6", 2},
	{cpu_cmp, "CMP D2, D6", 2},
	{cpu_cmp, "CMP D3, D6", 2},
	{cpu_cmp, "CMP D4, D6", 2},
	{cpu_cmp, "CMP D5, D6", 2},
	{cpu_cmp, "CMP D6, D6", 2},
	{cpu_cmp, "CMP D7, D6", 2},
	{cpu_cmp, "CMP A0, D6", 2},
	{cpu_cmp, "CMP A1, D6", 2},
	{cpu_cmp, "CMP A2, D6", 2},
	{cpu_cmp, "CMP A3, D6", 2},
	{cpu_cmp, "CMP A4, D6", 2},
	{cpu_cmp, "CMP A5, D6", 2},
	{cpu_cmp, "CMP A6, D6", 2},
	{cpu_cmp, "CMP A7, D6", 2},
	{cpu_cmp, "CMP (A0), D6", 2},
	{cpu_cmp, "CMP (A1), D6", 2},
	{cpu_cmp, "CMP (A2), D6", 2},
	{cpu_cmp, "CMP (A3), D6", 2},
	{cpu_cmp, "CMP (A4), D6", 2},
	{cpu_cmp, "CMP (A5), D6", 2},
	{cpu_cmp, "CMP (A6), D6", 2},
	{cpu_cmp, "CMP (A7), D6", 2},
	{cpu_cmp, "CMP (A0)+, D6", 2},
	{cpu_cmp, "CMP (A1)+, D6", 2},
	{cpu_cmp, "CMP (A2)+, D6", 2},
	{cpu_cmp, "CMP (A3)+, D6", 2},
	{cpu_cmp, "CMP (A4)+, D6", 2},
	{cpu_cmp, "CMP (A5)+, D6", 2},
	{cpu_cmp, "CMP (A6)+, D6", 2},
	{cpu_cmp, "CMP (A7)+, D6", 2},
	{cpu_cmp, "CMP -(A0), D6", 2},
	{cpu_cmp, "CMP -(A1), D6", 2},
	{cpu_cmp, "CMP -(A2), D6", 2},
	{cpu_cmp, "CMP -(A3), D6", 2},
	{cpu_cmp, "CMP -(A4), D6", 2},
	{cpu_cmp, "CMP -(A5), D6", 2},
	{cpu_cmp, "CMP -(A6), D6", 2},
	{cpu_cmp, "CMP -(A7), D6", 2},
	{cpu_cmp, "CMP (d16, A0), D6", 4},
	{cpu_cmp, "CMP (d16, A1), D6", 4},
	{cpu_cmp, "CMP (d16, A2), D6", 4},
	{cpu_cmp, "CMP (d16, A3), D6", 4},
	{cpu_cmp, "CMP (d16, A4), D6", 4},
	{cpu_cmp, "CMP (d16, A5), D6", 4},
	{cpu_cmp, "CMP (d16, A6), D6", 4},
	{cpu_cmp, "CMP (d16, A7), D6", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D6", 4},
	{cpu_cmp, "CMP (xxx).W, D6", 4},
	{cpu_cmp, "CMP (xxx).L, D6", 6},
	{cpu_cmp, "CMP (d16, PC), D6", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D6", 4},
	{cpu_cmp, "CMP #, D6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D6", 2},
	{cpu_cmp, "CMP D1, D6", 2},
	{cpu_cmp, "CMP D2, D6", 2},
	{cpu_cmp, "CMP D3, D6", 2},
	{cpu_cmp, "CMP D4, D6", 2},
	{cpu_cmp, "CMP D5, D6", 2},
	{cpu_cmp, "CMP D6, D6", 2},
	{cpu_cmp, "CMP D7, D6", 2},
	{cpu_cmp, "CMP A0, D6", 2},
	{cpu_cmp, "CMP A1, D6", 2},
	{cpu_cmp, "CMP A2, D6", 2},
	{cpu_cmp, "CMP A3, D6", 2},
	{cpu_cmp, "CMP A4, D6", 2},
	{cpu_cmp, "CMP A5, D6", 2},
	{cpu_cmp, "CMP A6, D6", 2},
	{cpu_cmp, "CMP A7, D6", 2},
	{cpu_cmp, "CMP (A0), D6", 2},
	{cpu_cmp, "CMP (A1), D6", 2},
	{cpu_cmp, "CMP (A2), D6", 2},
	{cpu_cmp, "CMP (A3), D6", 2},
	{cpu_cmp, "CMP (A4), D6", 2},
	{cpu_cmp, "CMP (A5), D6", 2},
	{cpu_cmp, "CMP (A6), D6", 2},
	{cpu_cmp, "CMP (A7), D6", 2},
	{cpu_cmp, "CMP (A0)+, D6", 2},
	{cpu_cmp, "CMP (A1)+, D6", 2},
	{cpu_cmp, "CMP (A2)+, D6", 2},
	{cpu_cmp, "CMP (A3)+, D6", 2},
	{cpu_cmp, "CMP (A4)+, D6", 2},
	{cpu_cmp, "CMP (A5)+, D6", 2},
	{cpu_cmp, "CMP (A6)+, D6", 2},
	{cpu_cmp, "CMP (A7)+, D6", 2},
	{cpu_cmp, "CMP -(A0), D6", 2},
	{cpu_cmp, "CMP -(A1), D6", 2},
	{cpu_cmp, "CMP -(A2), D6", 2},
	{cpu_cmp, "CMP -(A3), D6", 2},
	{cpu_cmp, "CMP -(A4), D6", 2},
	{cpu_cmp, "CMP -(A5), D6", 2},
	{cpu_cmp, "CMP -(A6), D6", 2},
	{cpu_cmp, "CMP -(A7), D6", 2},
	{cpu_cmp, "CMP (d16, A0), D6", 4},
	{cpu_cmp, "CMP (d16, A1), D6", 4},
	{cpu_cmp, "CMP (d16, A2), D6", 4},
	{cpu_cmp, "CMP (d16, A3), D6", 4},
	{cpu_cmp, "CMP (d16, A4), D6", 4},
	{cpu_cmp, "CMP (d16, A5), D6", 4},
	{cpu_cmp, "CMP (d16, A6), D6", 4},
	{cpu_cmp, "CMP (d16, A7), D6", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D6", 4},
	{cpu_cmp, "CMP (xxx).W, D6", 4},
	{cpu_cmp, "CMP (xxx).L, D6", 6},
	{cpu_cmp, "CMP (d16, PC), D6", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D6", 4},
	{cpu_cmp, "CMP #, D6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D6", 2},
	{cpu_cmp, "CMP D1, D6", 2},
	{cpu_cmp, "CMP D2, D6", 2},
	{cpu_cmp, "CMP D3, D6", 2},
	{cpu_cmp, "CMP D4, D6", 2},
	{cpu_cmp, "CMP D5, D6", 2},
	{cpu_cmp, "CMP D6, D6", 2},
	{cpu_cmp, "CMP D7, D6", 2},
	{cpu_cmp, "CMP A0, D6", 2},
	{cpu_cmp, "CMP A1, D6", 2},
	{cpu_cmp, "CMP A2, D6", 2},
	{cpu_cmp, "CMP A3, D6", 2},
	{cpu_cmp, "CMP A4, D6", 2},
	{cpu_cmp, "CMP A5, D6", 2},
	{cpu_cmp, "CMP A6, D6", 2},
	{cpu_cmp, "CMP A7, D6", 2},
	{cpu_cmp, "CMP (A0), D6", 2},
	{cpu_cmp, "CMP (A1), D6", 2},
	{cpu_cmp, "CMP (A2), D6", 2},
	{cpu_cmp, "CMP (A3), D6", 2},
	{cpu_cmp, "CMP (A4), D6", 2},
	{cpu_cmp, "CMP (A5), D6", 2},
	{cpu_cmp, "CMP (A6), D6", 2},
	{cpu_cmp, "CMP (A7), D6", 2},
	{cpu_cmp, "CMP (A0)+, D6", 2},
	{cpu_cmp, "CMP (A1)+, D6", 2},
	{cpu_cmp, "CMP (A2)+, D6", 2},
	{cpu_cmp, "CMP (A3)+, D6", 2},
	{cpu_cmp, "CMP (A4)+, D6", 2},
	{cpu_cmp, "CMP (A5)+, D6", 2},
	{cpu_cmp, "CMP (A6)+, D6", 2},
	{cpu_cmp, "CMP (A7)+, D6", 2},
	{cpu_cmp, "CMP -(A0), D6", 2},
	{cpu_cmp, "CMP -(A1), D6", 2},
	{cpu_cmp, "CMP -(A2), D6", 2},
	{cpu_cmp, "CMP -(A3), D6", 2},
	{cpu_cmp, "CMP -(A4), D6", 2},
	{cpu_cmp, "CMP -(A5), D6", 2},
	{cpu_cmp, "CMP -(A6), D6", 2},
	{cpu_cmp, "CMP -(A7), D6", 2},
	{cpu_cmp, "CMP (d16, A0), D6", 4},
	{cpu_cmp, "CMP (d16, A1), D6", 4},
	{cpu_cmp, "CMP (d16, A2), D6", 4},
	{cpu_cmp, "CMP (d16, A3), D6", 4},
	{cpu_cmp, "CMP (d16, A4), D6", 4},
	{cpu_cmp, "CMP (d16, A5), D6", 4},
	{cpu_cmp, "CMP (d16, A6), D6", 4},
	{cpu_cmp, "CMP (d16, A7), D6", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D6", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D6", 4},
	{cpu_cmp, "CMP (xxx).W, D6", 4},
	{cpu_cmp, "CMP (xxx).L, D6", 6},
	{cpu_cmp, "CMP (d16, PC), D6", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D6", 4},
	{cpu_cmp, "CMP #, D6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A6", 2},
	{cpu_cmpa, "CMPA.w D1, A6", 2},
	{cpu_cmpa, "CMPA.w D2, A6", 2},
	{cpu_cmpa, "CMPA.w D3, A6", 2},
	{cpu_cmpa, "CMPA.w D4, A6", 2},
	{cpu_cmpa, "CMPA.w D5, A6", 2},
	{cpu_cmpa, "CMPA.w D6, A6", 2},
	{cpu_cmpa, "CMPA.w D7, A6", 2},
	{cpu_cmpa, "CMPA.w A0, A6", 2},
	{cpu_cmpa, "CMPA.w A1, A6", 2},
	{cpu_cmpa, "CMPA.w A2, A6", 2},
	{cpu_cmpa, "CMPA.w A3, A6", 2},
	{cpu_cmpa, "CMPA.w A4, A6", 2},
	{cpu_cmpa, "CMPA.w A5, A6", 2},
	{cpu_cmpa, "CMPA.w A6, A6", 2},
	{cpu_cmpa, "CMPA.w A7, A6", 2},
	{cpu_cmpa, "CMPA.w (A0), A6", 2},
	{cpu_cmpa, "CMPA.w (A1), A6", 2},
	{cpu_cmpa, "CMPA.w (A2), A6", 2},
	{cpu_cmpa, "CMPA.w (A3), A6", 2},
	{cpu_cmpa, "CMPA.w (A4), A6", 2},
	{cpu_cmpa, "CMPA.w (A5), A6", 2},
	{cpu_cmpa, "CMPA.w (A6), A6", 2},
	{cpu_cmpa, "CMPA.w (A7), A6", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A6", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A6", 2},
	{cpu_cmpa, "CMPA.w -(A0), A6", 2},
	{cpu_cmpa, "CMPA.w -(A1), A6", 2},
	{cpu_cmpa, "CMPA.w -(A2), A6", 2},
	{cpu_cmpa, "CMPA.w -(A3), A6", 2},
	{cpu_cmpa, "CMPA.w -(A4), A6", 2},
	{cpu_cmpa, "CMPA.w -(A5), A6", 2},
	{cpu_cmpa, "CMPA.w -(A6), A6", 2},
	{cpu_cmpa, "CMPA.w -(A7), A6", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A6", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A6", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A6", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A6", 4},
	{cpu_cmpa, "CMPA.w #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D6", 2},
	{cpu_eor, "EOR D1, D6", 2},
	{cpu_eor, "EOR D2, D6", 2},
	{cpu_eor, "EOR D3, D6", 2},
	{cpu_eor, "EOR D4, D6", 2},
	{cpu_eor, "EOR D5, D6", 2},
	{cpu_eor, "EOR D6, D6", 2},
	{cpu_eor, "EOR D7, D6", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A6)+", 1},
	{cpu_eor, "EOR (A0), D6", 2},
	{cpu_eor, "EOR (A1), D6", 2},
	{cpu_eor, "EOR (A2), D6", 2},
	{cpu_eor, "EOR (A3), D6", 2},
	{cpu_eor, "EOR (A4), D6", 2},
	{cpu_eor, "EOR (A5), D6", 2},
	{cpu_eor, "EOR (A6), D6", 2},
	{cpu_eor, "EOR (A7), D6", 2},
	{cpu_eor, "EOR (A0)+, D6", 2},
	{cpu_eor, "EOR (A1)+, D6", 2},
	{cpu_eor, "EOR (A2)+, D6", 2},
	{cpu_eor, "EOR (A3)+, D6", 2},
	{cpu_eor, "EOR (A4)+, D6", 2},
	{cpu_eor, "EOR (A5)+, D6", 2},
	{cpu_eor, "EOR (A6)+, D6", 2},
	{cpu_eor, "EOR (A7)+, D6", 2},
	{cpu_eor, "EOR -(A0), D6", 2},
	{cpu_eor, "EOR -(A1), D6", 2},
	{cpu_eor, "EOR -(A2), D6", 2},
	{cpu_eor, "EOR -(A3), D6", 2},
	{cpu_eor, "EOR -(A4), D6", 2},
	{cpu_eor, "EOR -(A5), D6", 2},
	{cpu_eor, "EOR -(A6), D6", 2},
	{cpu_eor, "EOR -(A7), D6", 2},
	{cpu_eor, "EOR (d16, A0), D6", 4},
	{cpu_eor, "EOR (d16, A1), D6", 4},
	{cpu_eor, "EOR (d16, A2), D6", 4},
	{cpu_eor, "EOR (d16, A3), D6", 4},
	{cpu_eor, "EOR (d16, A4), D6", 4},
	{cpu_eor, "EOR (d16, A5), D6", 4},
	{cpu_eor, "EOR (d16, A6), D6", 4},
	{cpu_eor, "EOR (d16, A7), D6", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D6", 4},
	{cpu_eor, "EOR (xxx).W, D6", 4},
	{cpu_eor, "EOR (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D6", 2},
	{cpu_eor, "EOR D1, D6", 2},
	{cpu_eor, "EOR D2, D6", 2},
	{cpu_eor, "EOR D3, D6", 2},
	{cpu_eor, "EOR D4, D6", 2},
	{cpu_eor, "EOR D5, D6", 2},
	{cpu_eor, "EOR D6, D6", 2},
	{cpu_eor, "EOR D7, D6", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A6)+", 1},
	{cpu_eor, "EOR (A0), D6", 2},
	{cpu_eor, "EOR (A1), D6", 2},
	{cpu_eor, "EOR (A2), D6", 2},
	{cpu_eor, "EOR (A3), D6", 2},
	{cpu_eor, "EOR (A4), D6", 2},
	{cpu_eor, "EOR (A5), D6", 2},
	{cpu_eor, "EOR (A6), D6", 2},
	{cpu_eor, "EOR (A7), D6", 2},
	{cpu_eor, "EOR (A0)+, D6", 2},
	{cpu_eor, "EOR (A1)+, D6", 2},
	{cpu_eor, "EOR (A2)+, D6", 2},
	{cpu_eor, "EOR (A3)+, D6", 2},
	{cpu_eor, "EOR (A4)+, D6", 2},
	{cpu_eor, "EOR (A5)+, D6", 2},
	{cpu_eor, "EOR (A6)+, D6", 2},
	{cpu_eor, "EOR (A7)+, D6", 2},
	{cpu_eor, "EOR -(A0), D6", 2},
	{cpu_eor, "EOR -(A1), D6", 2},
	{cpu_eor, "EOR -(A2), D6", 2},
	{cpu_eor, "EOR -(A3), D6", 2},
	{cpu_eor, "EOR -(A4), D6", 2},
	{cpu_eor, "EOR -(A5), D6", 2},
	{cpu_eor, "EOR -(A6), D6", 2},
	{cpu_eor, "EOR -(A7), D6", 2},
	{cpu_eor, "EOR (d16, A0), D6", 4},
	{cpu_eor, "EOR (d16, A1), D6", 4},
	{cpu_eor, "EOR (d16, A2), D6", 4},
	{cpu_eor, "EOR (d16, A3), D6", 4},
	{cpu_eor, "EOR (d16, A4), D6", 4},
	{cpu_eor, "EOR (d16, A5), D6", 4},
	{cpu_eor, "EOR (d16, A6), D6", 4},
	{cpu_eor, "EOR (d16, A7), D6", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D6", 4},
	{cpu_eor, "EOR (xxx).W, D6", 4},
	{cpu_eor, "EOR (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D6", 2},
	{cpu_eor, "EOR D1, D6", 2},
	{cpu_eor, "EOR D2, D6", 2},
	{cpu_eor, "EOR D3, D6", 2},
	{cpu_eor, "EOR D4, D6", 2},
	{cpu_eor, "EOR D5, D6", 2},
	{cpu_eor, "EOR D6, D6", 2},
	{cpu_eor, "EOR D7, D6", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A6)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A6)+", 1},
	{cpu_eor, "EOR (A0), D6", 2},
	{cpu_eor, "EOR (A1), D6", 2},
	{cpu_eor, "EOR (A2), D6", 2},
	{cpu_eor, "EOR (A3), D6", 2},
	{cpu_eor, "EOR (A4), D6", 2},
	{cpu_eor, "EOR (A5), D6", 2},
	{cpu_eor, "EOR (A6), D6", 2},
	{cpu_eor, "EOR (A7), D6", 2},
	{cpu_eor, "EOR (A0)+, D6", 2},
	{cpu_eor, "EOR (A1)+, D6", 2},
	{cpu_eor, "EOR (A2)+, D6", 2},
	{cpu_eor, "EOR (A3)+, D6", 2},
	{cpu_eor, "EOR (A4)+, D6", 2},
	{cpu_eor, "EOR (A5)+, D6", 2},
	{cpu_eor, "EOR (A6)+, D6", 2},
	{cpu_eor, "EOR (A7)+, D6", 2},
	{cpu_eor, "EOR -(A0), D6", 2},
	{cpu_eor, "EOR -(A1), D6", 2},
	{cpu_eor, "EOR -(A2), D6", 2},
	{cpu_eor, "EOR -(A3), D6", 2},
	{cpu_eor, "EOR -(A4), D6", 2},
	{cpu_eor, "EOR -(A5), D6", 2},
	{cpu_eor, "EOR -(A6), D6", 2},
	{cpu_eor, "EOR -(A7), D6", 2},
	{cpu_eor, "EOR (d16, A0), D6", 4},
	{cpu_eor, "EOR (d16, A1), D6", 4},
	{cpu_eor, "EOR (d16, A2), D6", 4},
	{cpu_eor, "EOR (d16, A3), D6", 4},
	{cpu_eor, "EOR (d16, A4), D6", 4},
	{cpu_eor, "EOR (d16, A5), D6", 4},
	{cpu_eor, "EOR (d16, A6), D6", 4},
	{cpu_eor, "EOR (d16, A7), D6", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D6", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D6", 4},
	{cpu_eor, "EOR (xxx).W, D6", 4},
	{cpu_eor, "EOR (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A6", 2},
	{cpu_cmpa, "CMPA.l D1, A6", 2},
	{cpu_cmpa, "CMPA.l D2, A6", 2},
	{cpu_cmpa, "CMPA.l D3, A6", 2},
	{cpu_cmpa, "CMPA.l D4, A6", 2},
	{cpu_cmpa, "CMPA.l D5, A6", 2},
	{cpu_cmpa, "CMPA.l D6, A6", 2},
	{cpu_cmpa, "CMPA.l D7, A6", 2},
	{cpu_cmpa, "CMPA.l A0, A6", 2},
	{cpu_cmpa, "CMPA.l A1, A6", 2},
	{cpu_cmpa, "CMPA.l A2, A6", 2},
	{cpu_cmpa, "CMPA.l A3, A6", 2},
	{cpu_cmpa, "CMPA.l A4, A6", 2},
	{cpu_cmpa, "CMPA.l A5, A6", 2},
	{cpu_cmpa, "CMPA.l A6, A6", 2},
	{cpu_cmpa, "CMPA.l A7, A6", 2},
	{cpu_cmpa, "CMPA.l (A0), A6", 2},
	{cpu_cmpa, "CMPA.l (A1), A6", 2},
	{cpu_cmpa, "CMPA.l (A2), A6", 2},
	{cpu_cmpa, "CMPA.l (A3), A6", 2},
	{cpu_cmpa, "CMPA.l (A4), A6", 2},
	{cpu_cmpa, "CMPA.l (A5), A6", 2},
	{cpu_cmpa, "CMPA.l (A6), A6", 2},
	{cpu_cmpa, "CMPA.l (A7), A6", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A6", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A6", 2},
	{cpu_cmpa, "CMPA.l -(A0), A6", 2},
	{cpu_cmpa, "CMPA.l -(A1), A6", 2},
	{cpu_cmpa, "CMPA.l -(A2), A6", 2},
	{cpu_cmpa, "CMPA.l -(A3), A6", 2},
	{cpu_cmpa, "CMPA.l -(A4), A6", 2},
	{cpu_cmpa, "CMPA.l -(A5), A6", 2},
	{cpu_cmpa, "CMPA.l -(A6), A6", 2},
	{cpu_cmpa, "CMPA.l -(A7), A6", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A6", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A6", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A6", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A6", 4},
	{cpu_cmpa, "CMPA.l #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D7", 2},
	{cpu_cmp, "CMP D1, D7", 2},
	{cpu_cmp, "CMP D2, D7", 2},
	{cpu_cmp, "CMP D3, D7", 2},
	{cpu_cmp, "CMP D4, D7", 2},
	{cpu_cmp, "CMP D5, D7", 2},
	{cpu_cmp, "CMP D6, D7", 2},
	{cpu_cmp, "CMP D7, D7", 2},
	{cpu_cmp, "CMP A0, D7", 2},
	{cpu_cmp, "CMP A1, D7", 2},
	{cpu_cmp, "CMP A2, D7", 2},
	{cpu_cmp, "CMP A3, D7", 2},
	{cpu_cmp, "CMP A4, D7", 2},
	{cpu_cmp, "CMP A5, D7", 2},
	{cpu_cmp, "CMP A6, D7", 2},
	{cpu_cmp, "CMP A7, D7", 2},
	{cpu_cmp, "CMP (A0), D7", 2},
	{cpu_cmp, "CMP (A1), D7", 2},
	{cpu_cmp, "CMP (A2), D7", 2},
	{cpu_cmp, "CMP (A3), D7", 2},
	{cpu_cmp, "CMP (A4), D7", 2},
	{cpu_cmp, "CMP (A5), D7", 2},
	{cpu_cmp, "CMP (A6), D7", 2},
	{cpu_cmp, "CMP (A7), D7", 2},
	{cpu_cmp, "CMP (A0)+, D7", 2},
	{cpu_cmp, "CMP (A1)+, D7", 2},
	{cpu_cmp, "CMP (A2)+, D7", 2},
	{cpu_cmp, "CMP (A3)+, D7", 2},
	{cpu_cmp, "CMP (A4)+, D7", 2},
	{cpu_cmp, "CMP (A5)+, D7", 2},
	{cpu_cmp, "CMP (A6)+, D7", 2},
	{cpu_cmp, "CMP (A7)+, D7", 2},
	{cpu_cmp, "CMP -(A0), D7", 2},
	{cpu_cmp, "CMP -(A1), D7", 2},
	{cpu_cmp, "CMP -(A2), D7", 2},
	{cpu_cmp, "CMP -(A3), D7", 2},
	{cpu_cmp, "CMP -(A4), D7", 2},
	{cpu_cmp, "CMP -(A5), D7", 2},
	{cpu_cmp, "CMP -(A6), D7", 2},
	{cpu_cmp, "CMP -(A7), D7", 2},
	{cpu_cmp, "CMP (d16, A0), D7", 4},
	{cpu_cmp, "CMP (d16, A1), D7", 4},
	{cpu_cmp, "CMP (d16, A2), D7", 4},
	{cpu_cmp, "CMP (d16, A3), D7", 4},
	{cpu_cmp, "CMP (d16, A4), D7", 4},
	{cpu_cmp, "CMP (d16, A5), D7", 4},
	{cpu_cmp, "CMP (d16, A6), D7", 4},
	{cpu_cmp, "CMP (d16, A7), D7", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D7", 4},
	{cpu_cmp, "CMP (xxx).W, D7", 4},
	{cpu_cmp, "CMP (xxx).L, D7", 6},
	{cpu_cmp, "CMP (d16, PC), D7", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D7", 4},
	{cpu_cmp, "CMP #, D7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D7", 2},
	{cpu_cmp, "CMP D1, D7", 2},
	{cpu_cmp, "CMP D2, D7", 2},
	{cpu_cmp, "CMP D3, D7", 2},
	{cpu_cmp, "CMP D4, D7", 2},
	{cpu_cmp, "CMP D5, D7", 2},
	{cpu_cmp, "CMP D6, D7", 2},
	{cpu_cmp, "CMP D7, D7", 2},
	{cpu_cmp, "CMP A0, D7", 2},
	{cpu_cmp, "CMP A1, D7", 2},
	{cpu_cmp, "CMP A2, D7", 2},
	{cpu_cmp, "CMP A3, D7", 2},
	{cpu_cmp, "CMP A4, D7", 2},
	{cpu_cmp, "CMP A5, D7", 2},
	{cpu_cmp, "CMP A6, D7", 2},
	{cpu_cmp, "CMP A7, D7", 2},
	{cpu_cmp, "CMP (A0), D7", 2},
	{cpu_cmp, "CMP (A1), D7", 2},
	{cpu_cmp, "CMP (A2), D7", 2},
	{cpu_cmp, "CMP (A3), D7", 2},
	{cpu_cmp, "CMP (A4), D7", 2},
	{cpu_cmp, "CMP (A5), D7", 2},
	{cpu_cmp, "CMP (A6), D7", 2},
	{cpu_cmp, "CMP (A7), D7", 2},
	{cpu_cmp, "CMP (A0)+, D7", 2},
	{cpu_cmp, "CMP (A1)+, D7", 2},
	{cpu_cmp, "CMP (A2)+, D7", 2},
	{cpu_cmp, "CMP (A3)+, D7", 2},
	{cpu_cmp, "CMP (A4)+, D7", 2},
	{cpu_cmp, "CMP (A5)+, D7", 2},
	{cpu_cmp, "CMP (A6)+, D7", 2},
	{cpu_cmp, "CMP (A7)+, D7", 2},
	{cpu_cmp, "CMP -(A0), D7", 2},
	{cpu_cmp, "CMP -(A1), D7", 2},
	{cpu_cmp, "CMP -(A2), D7", 2},
	{cpu_cmp, "CMP -(A3), D7", 2},
	{cpu_cmp, "CMP -(A4), D7", 2},
	{cpu_cmp, "CMP -(A5), D7", 2},
	{cpu_cmp, "CMP -(A6), D7", 2},
	{cpu_cmp, "CMP -(A7), D7", 2},
	{cpu_cmp, "CMP (d16, A0), D7", 4},
	{cpu_cmp, "CMP (d16, A1), D7", 4},
	{cpu_cmp, "CMP (d16, A2), D7", 4},
	{cpu_cmp, "CMP (d16, A3), D7", 4},
	{cpu_cmp, "CMP (d16, A4), D7", 4},
	{cpu_cmp, "CMP (d16, A5), D7", 4},
	{cpu_cmp, "CMP (d16, A6), D7", 4},
	{cpu_cmp, "CMP (d16, A7), D7", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D7", 4},
	{cpu_cmp, "CMP (xxx).W, D7", 4},
	{cpu_cmp, "CMP (xxx).L, D7", 6},
	{cpu_cmp, "CMP (d16, PC), D7", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D7", 4},
	{cpu_cmp, "CMP #, D7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmp, "CMP D0, D7", 2},
	{cpu_cmp, "CMP D1, D7", 2},
	{cpu_cmp, "CMP D2, D7", 2},
	{cpu_cmp, "CMP D3, D7", 2},
	{cpu_cmp, "CMP D4, D7", 2},
	{cpu_cmp, "CMP D5, D7", 2},
	{cpu_cmp, "CMP D6, D7", 2},
	{cpu_cmp, "CMP D7, D7", 2},
	{cpu_cmp, "CMP A0, D7", 2},
	{cpu_cmp, "CMP A1, D7", 2},
	{cpu_cmp, "CMP A2, D7", 2},
	{cpu_cmp, "CMP A3, D7", 2},
	{cpu_cmp, "CMP A4, D7", 2},
	{cpu_cmp, "CMP A5, D7", 2},
	{cpu_cmp, "CMP A6, D7", 2},
	{cpu_cmp, "CMP A7, D7", 2},
	{cpu_cmp, "CMP (A0), D7", 2},
	{cpu_cmp, "CMP (A1), D7", 2},
	{cpu_cmp, "CMP (A2), D7", 2},
	{cpu_cmp, "CMP (A3), D7", 2},
	{cpu_cmp, "CMP (A4), D7", 2},
	{cpu_cmp, "CMP (A5), D7", 2},
	{cpu_cmp, "CMP (A6), D7", 2},
	{cpu_cmp, "CMP (A7), D7", 2},
	{cpu_cmp, "CMP (A0)+, D7", 2},
	{cpu_cmp, "CMP (A1)+, D7", 2},
	{cpu_cmp, "CMP (A2)+, D7", 2},
	{cpu_cmp, "CMP (A3)+, D7", 2},
	{cpu_cmp, "CMP (A4)+, D7", 2},
	{cpu_cmp, "CMP (A5)+, D7", 2},
	{cpu_cmp, "CMP (A6)+, D7", 2},
	{cpu_cmp, "CMP (A7)+, D7", 2},
	{cpu_cmp, "CMP -(A0), D7", 2},
	{cpu_cmp, "CMP -(A1), D7", 2},
	{cpu_cmp, "CMP -(A2), D7", 2},
	{cpu_cmp, "CMP -(A3), D7", 2},
	{cpu_cmp, "CMP -(A4), D7", 2},
	{cpu_cmp, "CMP -(A5), D7", 2},
	{cpu_cmp, "CMP -(A6), D7", 2},
	{cpu_cmp, "CMP -(A7), D7", 2},
	{cpu_cmp, "CMP (d16, A0), D7", 4},
	{cpu_cmp, "CMP (d16, A1), D7", 4},
	{cpu_cmp, "CMP (d16, A2), D7", 4},
	{cpu_cmp, "CMP (d16, A3), D7", 4},
	{cpu_cmp, "CMP (d16, A4), D7", 4},
	{cpu_cmp, "CMP (d16, A5), D7", 4},
	{cpu_cmp, "CMP (d16, A6), D7", 4},
	{cpu_cmp, "CMP (d16, A7), D7", 4},
	{cpu_cmp, "CMP (d8, A0, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A1, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A2, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A3, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A4, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A5, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A6, Xn), D7", 4},
	{cpu_cmp, "CMP (d8, A7, Xn), D7", 4},
	{cpu_cmp, "CMP (xxx).W, D7", 4},
	{cpu_cmp, "CMP (xxx).L, D7", 6},
	{cpu_cmp, "CMP (d16, PC), D7", 4},
	{cpu_cmp, "CMP (d16, PC, Xn), D7", 4},
	{cpu_cmp, "CMP #, D7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.w D0, A7", 2},
	{cpu_cmpa, "CMPA.w D1, A7", 2},
	{cpu_cmpa, "CMPA.w D2, A7", 2},
	{cpu_cmpa, "CMPA.w D3, A7", 2},
	{cpu_cmpa, "CMPA.w D4, A7", 2},
	{cpu_cmpa, "CMPA.w D5, A7", 2},
	{cpu_cmpa, "CMPA.w D6, A7", 2},
	{cpu_cmpa, "CMPA.w D7, A7", 2},
	{cpu_cmpa, "CMPA.w A0, A7", 2},
	{cpu_cmpa, "CMPA.w A1, A7", 2},
	{cpu_cmpa, "CMPA.w A2, A7", 2},
	{cpu_cmpa, "CMPA.w A3, A7", 2},
	{cpu_cmpa, "CMPA.w A4, A7", 2},
	{cpu_cmpa, "CMPA.w A5, A7", 2},
	{cpu_cmpa, "CMPA.w A6, A7", 2},
	{cpu_cmpa, "CMPA.w A7, A7", 2},
	{cpu_cmpa, "CMPA.w (A0), A7", 2},
	{cpu_cmpa, "CMPA.w (A1), A7", 2},
	{cpu_cmpa, "CMPA.w (A2), A7", 2},
	{cpu_cmpa, "CMPA.w (A3), A7", 2},
	{cpu_cmpa, "CMPA.w (A4), A7", 2},
	{cpu_cmpa, "CMPA.w (A5), A7", 2},
	{cpu_cmpa, "CMPA.w (A6), A7", 2},
	{cpu_cmpa, "CMPA.w (A7), A7", 2},
	{cpu_cmpa, "CMPA.w (A0)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A1)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A2)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A3)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A4)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A5)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A6)+, A7", 2},
	{cpu_cmpa, "CMPA.w (A7)+, A7", 2},
	{cpu_cmpa, "CMPA.w -(A0), A7", 2},
	{cpu_cmpa, "CMPA.w -(A1), A7", 2},
	{cpu_cmpa, "CMPA.w -(A2), A7", 2},
	{cpu_cmpa, "CMPA.w -(A3), A7", 2},
	{cpu_cmpa, "CMPA.w -(A4), A7", 2},
	{cpu_cmpa, "CMPA.w -(A5), A7", 2},
	{cpu_cmpa, "CMPA.w -(A6), A7", 2},
	{cpu_cmpa, "CMPA.w -(A7), A7", 2},
	{cpu_cmpa, "CMPA.w (d16, A0), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A1), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A2), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A3), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A4), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A5), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A6), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, A7), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A0, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A1, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A2, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A3, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A4, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A5, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A6, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (d8, A7, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w (xxx).W, A7", 4},
	{cpu_cmpa, "CMPA.w (xxx).L, A7", 6},
	{cpu_cmpa, "CMPA.w (d16, PC), A7", 4},
	{cpu_cmpa, "CMPA.w (d16, PC, Xn), A7", 4},
	{cpu_cmpa, "CMPA.w #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D7", 2},
	{cpu_eor, "EOR D1, D7", 2},
	{cpu_eor, "EOR D2, D7", 2},
	{cpu_eor, "EOR D3, D7", 2},
	{cpu_eor, "EOR D4, D7", 2},
	{cpu_eor, "EOR D5, D7", 2},
	{cpu_eor, "EOR D6, D7", 2},
	{cpu_eor, "EOR D7, D7", 2},
	{cpu_cmpm, "CMPM.b (A0)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A1)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A2)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A3)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A4)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A5)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A6)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.b (A7)+, (A7)+", 1},
	{cpu_eor, "EOR (A0), D7", 2},
	{cpu_eor, "EOR (A1), D7", 2},
	{cpu_eor, "EOR (A2), D7", 2},
	{cpu_eor, "EOR (A3), D7", 2},
	{cpu_eor, "EOR (A4), D7", 2},
	{cpu_eor, "EOR (A5), D7", 2},
	{cpu_eor, "EOR (A6), D7", 2},
	{cpu_eor, "EOR (A7), D7", 2},
	{cpu_eor, "EOR (A0)+, D7", 2},
	{cpu_eor, "EOR (A1)+, D7", 2},
	{cpu_eor, "EOR (A2)+, D7", 2},
	{cpu_eor, "EOR (A3)+, D7", 2},
	{cpu_eor, "EOR (A4)+, D7", 2},
	{cpu_eor, "EOR (A5)+, D7", 2},
	{cpu_eor, "EOR (A6)+, D7", 2},
	{cpu_eor, "EOR (A7)+, D7", 2},
	{cpu_eor, "EOR -(A0), D7", 2},
	{cpu_eor, "EOR -(A1), D7", 2},
	{cpu_eor, "EOR -(A2), D7", 2},
	{cpu_eor, "EOR -(A3), D7", 2},
	{cpu_eor, "EOR -(A4), D7", 2},
	{cpu_eor, "EOR -(A5), D7", 2},
	{cpu_eor, "EOR -(A6), D7", 2},
	{cpu_eor, "EOR -(A7), D7", 2},
	{cpu_eor, "EOR (d16, A0), D7", 4},
	{cpu_eor, "EOR (d16, A1), D7", 4},
	{cpu_eor, "EOR (d16, A2), D7", 4},
	{cpu_eor, "EOR (d16, A3), D7", 4},
	{cpu_eor, "EOR (d16, A4), D7", 4},
	{cpu_eor, "EOR (d16, A5), D7", 4},
	{cpu_eor, "EOR (d16, A6), D7", 4},
	{cpu_eor, "EOR (d16, A7), D7", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D7", 4},
	{cpu_eor, "EOR (xxx).W, D7", 4},
	{cpu_eor, "EOR (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D7", 2},
	{cpu_eor, "EOR D1, D7", 2},
	{cpu_eor, "EOR D2, D7", 2},
	{cpu_eor, "EOR D3, D7", 2},
	{cpu_eor, "EOR D4, D7", 2},
	{cpu_eor, "EOR D5, D7", 2},
	{cpu_eor, "EOR D6, D7", 2},
	{cpu_eor, "EOR D7, D7", 2},
	{cpu_cmpm, "CMPM.w (A0)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A1)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A2)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A3)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A4)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A5)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A6)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.w (A7)+, (A7)+", 1},
	{cpu_eor, "EOR (A0), D7", 2},
	{cpu_eor, "EOR (A1), D7", 2},
	{cpu_eor, "EOR (A2), D7", 2},
	{cpu_eor, "EOR (A3), D7", 2},
	{cpu_eor, "EOR (A4), D7", 2},
	{cpu_eor, "EOR (A5), D7", 2},
	{cpu_eor, "EOR (A6), D7", 2},
	{cpu_eor, "EOR (A7), D7", 2},
	{cpu_eor, "EOR (A0)+, D7", 2},
	{cpu_eor, "EOR (A1)+, D7", 2},
	{cpu_eor, "EOR (A2)+, D7", 2},
	{cpu_eor, "EOR (A3)+, D7", 2},
	{cpu_eor, "EOR (A4)+, D7", 2},
	{cpu_eor, "EOR (A5)+, D7", 2},
	{cpu_eor, "EOR (A6)+, D7", 2},
	{cpu_eor, "EOR (A7)+, D7", 2},
	{cpu_eor, "EOR -(A0), D7", 2},
	{cpu_eor, "EOR -(A1), D7", 2},
	{cpu_eor, "EOR -(A2), D7", 2},
	{cpu_eor, "EOR -(A3), D7", 2},
	{cpu_eor, "EOR -(A4), D7", 2},
	{cpu_eor, "EOR -(A5), D7", 2},
	{cpu_eor, "EOR -(A6), D7", 2},
	{cpu_eor, "EOR -(A7), D7", 2},
	{cpu_eor, "EOR (d16, A0), D7", 4},
	{cpu_eor, "EOR (d16, A1), D7", 4},
	{cpu_eor, "EOR (d16, A2), D7", 4},
	{cpu_eor, "EOR (d16, A3), D7", 4},
	{cpu_eor, "EOR (d16, A4), D7", 4},
	{cpu_eor, "EOR (d16, A5), D7", 4},
	{cpu_eor, "EOR (d16, A6), D7", 4},
	{cpu_eor, "EOR (d16, A7), D7", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D7", 4},
	{cpu_eor, "EOR (xxx).W, D7", 4},
	{cpu_eor, "EOR (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_eor, "EOR D0, D7", 2},
	{cpu_eor, "EOR D1, D7", 2},
	{cpu_eor, "EOR D2, D7", 2},
	{cpu_eor, "EOR D3, D7", 2},
	{cpu_eor, "EOR D4, D7", 2},
	{cpu_eor, "EOR D5, D7", 2},
	{cpu_eor, "EOR D6, D7", 2},
	{cpu_eor, "EOR D7, D7", 2},
	{cpu_cmpm, "CMPM.l (A0)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A1)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A2)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A3)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A4)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A5)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A6)+, (A7)+", 1},
	{cpu_cmpm, "CMPM.l (A7)+, (A7)+", 1},
	{cpu_eor, "EOR (A0), D7", 2},
	{cpu_eor, "EOR (A1), D7", 2},
	{cpu_eor, "EOR (A2), D7", 2},
	{cpu_eor, "EOR (A3), D7", 2},
	{cpu_eor, "EOR (A4), D7", 2},
	{cpu_eor, "EOR (A5), D7", 2},
	{cpu_eor, "EOR (A6), D7", 2},
	{cpu_eor, "EOR (A7), D7", 2},
	{cpu_eor, "EOR (A0)+, D7", 2},
	{cpu_eor, "EOR (A1)+, D7", 2},
	{cpu_eor, "EOR (A2)+, D7", 2},
	{cpu_eor, "EOR (A3)+, D7", 2},
	{cpu_eor, "EOR (A4)+, D7", 2},
	{cpu_eor, "EOR (A5)+, D7", 2},
	{cpu_eor, "EOR (A6)+, D7", 2},
	{cpu_eor, "EOR (A7)+, D7", 2},
	{cpu_eor, "EOR -(A0), D7", 2},
	{cpu_eor, "EOR -(A1), D7", 2},
	{cpu_eor, "EOR -(A2), D7", 2},
	{cpu_eor, "EOR -(A3), D7", 2},
	{cpu_eor, "EOR -(A4), D7", 2},
	{cpu_eor, "EOR -(A5), D7", 2},
	{cpu_eor, "EOR -(A6), D7", 2},
	{cpu_eor, "EOR -(A7), D7", 2},
	{cpu_eor, "EOR (d16, A0), D7", 4},
	{cpu_eor, "EOR (d16, A1), D7", 4},
	{cpu_eor, "EOR (d16, A2), D7", 4},
	{cpu_eor, "EOR (d16, A3), D7", 4},
	{cpu_eor, "EOR (d16, A4), D7", 4},
	{cpu_eor, "EOR (d16, A5), D7", 4},
	{cpu_eor, "EOR (d16, A6), D7", 4},
	{cpu_eor, "EOR (d16, A7), D7", 4},
	{cpu_eor, "EOR (d8, A0, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A1, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A2, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A3, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A4, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A5, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A6, Xn), D7", 4},
	{cpu_eor, "EOR (d8, A7, Xn), D7", 4},
	{cpu_eor, "EOR (xxx).W, D7", 4},
	{cpu_eor, "EOR (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_cmpa, "CMPA.l D0, A7", 2},
	{cpu_cmpa, "CMPA.l D1, A7", 2},
	{cpu_cmpa, "CMPA.l D2, A7", 2},
	{cpu_cmpa, "CMPA.l D3, A7", 2},
	{cpu_cmpa, "CMPA.l D4, A7", 2},
	{cpu_cmpa, "CMPA.l D5, A7", 2},
	{cpu_cmpa, "CMPA.l D6, A7", 2},
	{cpu_cmpa, "CMPA.l D7, A7", 2},
	{cpu_cmpa, "CMPA.l A0, A7", 2},
	{cpu_cmpa, "CMPA.l A1, A7", 2},
	{cpu_cmpa, "CMPA.l A2, A7", 2},
	{cpu_cmpa, "CMPA.l A3, A7", 2},
	{cpu_cmpa, "CMPA.l A4, A7", 2},
	{cpu_cmpa, "CMPA.l A5, A7", 2},
	{cpu_cmpa, "CMPA.l A6, A7", 2},
	{cpu_cmpa, "CMPA.l A7, A7", 2},
	{cpu_cmpa, "CMPA.l (A0), A7", 2},
	{cpu_cmpa, "CMPA.l (A1), A7", 2},
	{cpu_cmpa, "CMPA.l (A2), A7", 2},
	{cpu_cmpa, "CMPA.l (A3), A7", 2},
	{cpu_cmpa, "CMPA.l (A4), A7", 2},
	{cpu_cmpa, "CMPA.l (A5), A7", 2},
	{cpu_cmpa, "CMPA.l (A6), A7", 2},
	{cpu_cmpa, "CMPA.l (A7), A7", 2},
	{cpu_cmpa, "CMPA.l (A0)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A1)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A2)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A3)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A4)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A5)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A6)+, A7", 2},
	{cpu_cmpa, "CMPA.l (A7)+, A7", 2},
	{cpu_cmpa, "CMPA.l -(A0), A7", 2},
	{cpu_cmpa, "CMPA.l -(A1), A7", 2},
	{cpu_cmpa, "CMPA.l -(A2), A7", 2},
	{cpu_cmpa, "CMPA.l -(A3), A7", 2},
	{cpu_cmpa, "CMPA.l -(A4), A7", 2},
	{cpu_cmpa, "CMPA.l -(A5), A7", 2},
	{cpu_cmpa, "CMPA.l -(A6), A7", 2},
	{cpu_cmpa, "CMPA.l -(A7), A7", 2},
	{cpu_cmpa, "CMPA.l (d16, A0), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A1), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A2), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A3), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A4), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A5), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A6), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, A7), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A0, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A1, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A2, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A3, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A4, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A5, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A6, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (d8, A7, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l (xxx).W, A7", 4},
	{cpu_cmpa, "CMPA.l (xxx).L, A7", 6},
	{cpu_cmpa, "CMPA.l (d16, PC), A7", 4},
	{cpu_cmpa, "CMPA.l (d16, PC, Xn), A7", 4},
	{cpu_cmpa, "CMPA.l #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D0, D0", 2},
	{cpu_and, "AND.b D0, D1", 2},
	{cpu_and, "AND.b D0, D2", 2},
	{cpu_and, "AND.b D0, D3", 2},
	{cpu_and, "AND.b D0, D4", 2},
	{cpu_and, "AND.b D0, D5", 2},
	{cpu_and, "AND.b D0, D6", 2},
	{cpu_and, "AND.b D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D0, (A0)", 2},
	{cpu_and, "AND.b D0, (A1)", 2},
	{cpu_and, "AND.b D0, (A2)", 2},
	{cpu_and, "AND.b D0, (A3)", 2},
	{cpu_and, "AND.b D0, (A4)", 2},
	{cpu_and, "AND.b D0, (A5)", 2},
	{cpu_and, "AND.b D0, (A6)", 2},
	{cpu_and, "AND.b D0, (A7)", 2},
	{cpu_and, "AND.b D0, (A0)+", 2},
	{cpu_and, "AND.b D0, (A1)+", 2},
	{cpu_and, "AND.b D0, (A2)+", 2},
	{cpu_and, "AND.b D0, (A3)+", 2},
	{cpu_and, "AND.b D0, (A4)+", 2},
	{cpu_and, "AND.b D0, (A5)+", 2},
	{cpu_and, "AND.b D0, (A6)+", 2},
	{cpu_and, "AND.b D0, (A7)+", 2},
	{cpu_and, "AND.b D0, -(A0)", 2},
	{cpu_and, "AND.b D0, -(A1)", 2},
	{cpu_and, "AND.b D0, -(A2)", 2},
	{cpu_and, "AND.b D0, -(A3)", 2},
	{cpu_and, "AND.b D0, -(A4)", 2},
	{cpu_and, "AND.b D0, -(A5)", 2},
	{cpu_and, "AND.b D0, -(A6)", 2},
	{cpu_and, "AND.b D0, -(A7)", 2},
	{cpu_and, "AND.b D0, (d16, A0)", 4},
	{cpu_and, "AND.b D0, (d16, A1)", 4},
	{cpu_and, "AND.b D0, (d16, A2)", 4},
	{cpu_and, "AND.b D0, (d16, A3)", 4},
	{cpu_and, "AND.b D0, (d16, A4)", 4},
	{cpu_and, "AND.b D0, (d16, A5)", 4},
	{cpu_and, "AND.b D0, (d16, A6)", 4},
	{cpu_and, "AND.b D0, (d16, A7)", 4},
	{cpu_and, "AND.b D0, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D0, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D0, (xxx).W", 4},
	{cpu_and, "AND.b D0, (xxx).L", 6},
	{cpu_and, "AND.b D0, (d16, PC)", 4},
	{cpu_and, "AND.b D0, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D0, D0", 2},
	{cpu_and, "AND.w D0, D1", 2},
	{cpu_and, "AND.w D0, D2", 2},
	{cpu_and, "AND.w D0, D3", 2},
	{cpu_and, "AND.w D0, D4", 2},
	{cpu_and, "AND.w D0, D5", 2},
	{cpu_and, "AND.w D0, D6", 2},
	{cpu_and, "AND.w D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D0, (A0)", 2},
	{cpu_and, "AND.w D0, (A1)", 2},
	{cpu_and, "AND.w D0, (A2)", 2},
	{cpu_and, "AND.w D0, (A3)", 2},
	{cpu_and, "AND.w D0, (A4)", 2},
	{cpu_and, "AND.w D0, (A5)", 2},
	{cpu_and, "AND.w D0, (A6)", 2},
	{cpu_and, "AND.w D0, (A7)", 2},
	{cpu_and, "AND.w D0, (A0)+", 2},
	{cpu_and, "AND.w D0, (A1)+", 2},
	{cpu_and, "AND.w D0, (A2)+", 2},
	{cpu_and, "AND.w D0, (A3)+", 2},
	{cpu_and, "AND.w D0, (A4)+", 2},
	{cpu_and, "AND.w D0, (A5)+", 2},
	{cpu_and, "AND.w D0, (A6)+", 2},
	{cpu_and, "AND.w D0, (A7)+", 2},
	{cpu_and, "AND.w D0, -(A0)", 2},
	{cpu_and, "AND.w D0, -(A1)", 2},
	{cpu_and, "AND.w D0, -(A2)", 2},
	{cpu_and, "AND.w D0, -(A3)", 2},
	{cpu_and, "AND.w D0, -(A4)", 2},
	{cpu_and, "AND.w D0, -(A5)", 2},
	{cpu_and, "AND.w D0, -(A6)", 2},
	{cpu_and, "AND.w D0, -(A7)", 2},
	{cpu_and, "AND.w D0, (d16, A0)", 4},
	{cpu_and, "AND.w D0, (d16, A1)", 4},
	{cpu_and, "AND.w D0, (d16, A2)", 4},
	{cpu_and, "AND.w D0, (d16, A3)", 4},
	{cpu_and, "AND.w D0, (d16, A4)", 4},
	{cpu_and, "AND.w D0, (d16, A5)", 4},
	{cpu_and, "AND.w D0, (d16, A6)", 4},
	{cpu_and, "AND.w D0, (d16, A7)", 4},
	{cpu_and, "AND.w D0, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D0, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D0, (xxx).W", 4},
	{cpu_and, "AND.w D0, (xxx).L", 6},
	{cpu_and, "AND.w D0, (d16, PC)", 4},
	{cpu_and, "AND.w D0, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D0, D0", 2},
	{cpu_and, "AND.l D0, D1", 2},
	{cpu_and, "AND.l D0, D2", 2},
	{cpu_and, "AND.l D0, D3", 2},
	{cpu_and, "AND.l D0, D4", 2},
	{cpu_and, "AND.l D0, D5", 2},
	{cpu_and, "AND.l D0, D6", 2},
	{cpu_and, "AND.l D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D0, (A0)", 2},
	{cpu_and, "AND.l D0, (A1)", 2},
	{cpu_and, "AND.l D0, (A2)", 2},
	{cpu_and, "AND.l D0, (A3)", 2},
	{cpu_and, "AND.l D0, (A4)", 2},
	{cpu_and, "AND.l D0, (A5)", 2},
	{cpu_and, "AND.l D0, (A6)", 2},
	{cpu_and, "AND.l D0, (A7)", 2},
	{cpu_and, "AND.l D0, (A0)+", 2},
	{cpu_and, "AND.l D0, (A1)+", 2},
	{cpu_and, "AND.l D0, (A2)+", 2},
	{cpu_and, "AND.l D0, (A3)+", 2},
	{cpu_and, "AND.l D0, (A4)+", 2},
	{cpu_and, "AND.l D0, (A5)+", 2},
	{cpu_and, "AND.l D0, (A6)+", 2},
	{cpu_and, "AND.l D0, (A7)+", 2},
	{cpu_and, "AND.l D0, -(A0)", 2},
	{cpu_and, "AND.l D0, -(A1)", 2},
	{cpu_and, "AND.l D0, -(A2)", 2},
	{cpu_and, "AND.l D0, -(A3)", 2},
	{cpu_and, "AND.l D0, -(A4)", 2},
	{cpu_and, "AND.l D0, -(A5)", 2},
	{cpu_and, "AND.l D0, -(A6)", 2},
	{cpu_and, "AND.l D0, -(A7)", 2},
	{cpu_and, "AND.l D0, (d16, A0)", 4},
	{cpu_and, "AND.l D0, (d16, A1)", 4},
	{cpu_and, "AND.l D0, (d16, A2)", 4},
	{cpu_and, "AND.l D0, (d16, A3)", 4},
	{cpu_and, "AND.l D0, (d16, A4)", 4},
	{cpu_and, "AND.l D0, (d16, A5)", 4},
	{cpu_and, "AND.l D0, (d16, A6)", 4},
	{cpu_and, "AND.l D0, (d16, A7)", 4},
	{cpu_and, "AND.l D0, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D0, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D0, (xxx).W", 4},
	{cpu_and, "AND.l D0, (xxx).L", 6},
	{cpu_and, "AND.l D0, (d16, PC)", 4},
	{cpu_and, "AND.l D0, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D0, D0", 2},
	{cpu_mulu, "MULU D0, D1", 2},
	{cpu_mulu, "MULU D0, D2", 2},
	{cpu_mulu, "MULU D0, D3", 2},
	{cpu_mulu, "MULU D0, D4", 2},
	{cpu_mulu, "MULU D0, D5", 2},
	{cpu_mulu, "MULU D0, D6", 2},
	{cpu_mulu, "MULU D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D0, (A0)", 2},
	{cpu_mulu, "MULU D0, (A1)", 2},
	{cpu_mulu, "MULU D0, (A2)", 2},
	{cpu_mulu, "MULU D0, (A3)", 2},
	{cpu_mulu, "MULU D0, (A4)", 2},
	{cpu_mulu, "MULU D0, (A5)", 2},
	{cpu_mulu, "MULU D0, (A6)", 2},
	{cpu_mulu, "MULU D0, (A7)", 2},
	{cpu_mulu, "MULU D0, (A0)+", 2},
	{cpu_mulu, "MULU D0, (A1)+", 2},
	{cpu_mulu, "MULU D0, (A2)+", 2},
	{cpu_mulu, "MULU D0, (A3)+", 2},
	{cpu_mulu, "MULU D0, (A4)+", 2},
	{cpu_mulu, "MULU D0, (A5)+", 2},
	{cpu_mulu, "MULU D0, (A6)+", 2},
	{cpu_mulu, "MULU D0, (A7)+", 2},
	{cpu_mulu, "MULU D0, -(A0)", 2},
	{cpu_mulu, "MULU D0, -(A1)", 2},
	{cpu_mulu, "MULU D0, -(A2)", 2},
	{cpu_mulu, "MULU D0, -(A3)", 2},
	{cpu_mulu, "MULU D0, -(A4)", 2},
	{cpu_mulu, "MULU D0, -(A5)", 2},
	{cpu_mulu, "MULU D0, -(A6)", 2},
	{cpu_mulu, "MULU D0, -(A7)", 2},
	{cpu_mulu, "MULU D0, (d16, A0)", 4},
	{cpu_mulu, "MULU D0, (d16, A1)", 4},
	{cpu_mulu, "MULU D0, (d16, A2)", 4},
	{cpu_mulu, "MULU D0, (d16, A3)", 4},
	{cpu_mulu, "MULU D0, (d16, A4)", 4},
	{cpu_mulu, "MULU D0, (d16, A5)", 4},
	{cpu_mulu, "MULU D0, (d16, A6)", 4},
	{cpu_mulu, "MULU D0, (d16, A7)", 4},
	{cpu_mulu, "MULU D0, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D0, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D0, (xxx).W", 4},
	{cpu_mulu, "MULU D0, (xxx).L", 6},
	{cpu_mulu, "MULU D0, (d16, PC)", 4},
	{cpu_mulu, "MULU D0, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D0", 0},
	{cpu_abcd, "ABCD D1, D0", 0},
	{cpu_abcd, "ABCD D2, D0", 0},
	{cpu_abcd, "ABCD D3, D0", 0},
	{cpu_abcd, "ABCD D4, D0", 0},
	{cpu_abcd, "ABCD D5, D0", 0},
	{cpu_abcd, "ABCD D6, D0", 0},
	{cpu_abcd, "ABCD D7, D0", 0},
	{cpu_abcd, "ABCD -(A0), -(A0)", 0},
	{cpu_abcd, "ABCD -(A1), -(A0)", 0},
	{cpu_abcd, "ABCD -(A2), -(A0)", 0},
	{cpu_abcd, "ABCD -(A3), -(A0)", 0},
	{cpu_abcd, "ABCD -(A4), -(A0)", 0},
	{cpu_abcd, "ABCD -(A5), -(A0)", 0},
	{cpu_abcd, "ABCD -(A6), -(A0)", 0},
	{cpu_abcd, "ABCD -(A7), -(A0)", 0},
	{cpu_and, "AND.b (A0), D0", 2},
	{cpu_and, "AND.b (A1), D0", 2},
	{cpu_and, "AND.b (A2), D0", 2},
	{cpu_and, "AND.b (A3), D0", 2},
	{cpu_and, "AND.b (A4), D0", 2},
	{cpu_and, "AND.b (A5), D0", 2},
	{cpu_and, "AND.b (A6), D0", 2},
	{cpu_and, "AND.b (A7), D0", 2},
	{cpu_and, "AND.b (A0)+, D0", 2},
	{cpu_and, "AND.b (A1)+, D0", 2},
	{cpu_and, "AND.b (A2)+, D0", 2},
	{cpu_and, "AND.b (A3)+, D0", 2},
	{cpu_and, "AND.b (A4)+, D0", 2},
	{cpu_and, "AND.b (A5)+, D0", 2},
	{cpu_and, "AND.b (A6)+, D0", 2},
	{cpu_and, "AND.b (A7)+, D0", 2},
	{cpu_and, "AND.b -(A0), D0", 2},
	{cpu_and, "AND.b -(A1), D0", 2},
	{cpu_and, "AND.b -(A2), D0", 2},
	{cpu_and, "AND.b -(A3), D0", 2},
	{cpu_and, "AND.b -(A4), D0", 2},
	{cpu_and, "AND.b -(A5), D0", 2},
	{cpu_and, "AND.b -(A6), D0", 2},
	{cpu_and, "AND.b -(A7), D0", 2},
	{cpu_and, "AND.b (d16, A0), D0", 4},
	{cpu_and, "AND.b (d16, A1), D0", 4},
	{cpu_and, "AND.b (d16, A2), D0", 4},
	{cpu_and, "AND.b (d16, A3), D0", 4},
	{cpu_and, "AND.b (d16, A4), D0", 4},
	{cpu_and, "AND.b (d16, A5), D0", 4},
	{cpu_and, "AND.b (d16, A6), D0", 4},
	{cpu_and, "AND.b (d16, A7), D0", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D0", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D0", 4},
	{cpu_and, "AND.b (xxx).W, D0", 4},
	{cpu_and, "AND.b (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D0)", 1},
	{cpu_exg, "EXG -(D1), -(D0)", 1},
	{cpu_exg, "EXG -(D2), -(D0)", 1},
	{cpu_exg, "EXG -(D3), -(D0)", 1},
	{cpu_exg, "EXG -(D0), -(D0)", 1},
	{cpu_exg, "EXG -(D1), -(D0)", 1},
	{cpu_exg, "EXG -(D2), -(D0)", 1},
	{cpu_exg, "EXG -(D3), -(D0)", 1},
	{cpu_exg, "EXG A0, A0", 1},
	{cpu_exg, "EXG A1, A0", 1},
	{cpu_exg, "EXG A2, A0", 1},
	{cpu_exg, "EXG A3, A0", 1},
	{cpu_exg, "EXG A0, A0", 1},
	{cpu_exg, "EXG A1, A0", 1},
	{cpu_exg, "EXG A2, A0", 1},
	{cpu_exg, "EXG A3, A0", 1},
	{cpu_and, "AND.w (A0), D0", 2},
	{cpu_and, "AND.w (A1), D0", 2},
	{cpu_and, "AND.w (A2), D0", 2},
	{cpu_and, "AND.w (A3), D0", 2},
	{cpu_and, "AND.w (A4), D0", 2},
	{cpu_and, "AND.w (A5), D0", 2},
	{cpu_and, "AND.w (A6), D0", 2},
	{cpu_and, "AND.w (A7), D0", 2},
	{cpu_and, "AND.w (A0)+, D0", 2},
	{cpu_and, "AND.w (A1)+, D0", 2},
	{cpu_and, "AND.w (A2)+, D0", 2},
	{cpu_and, "AND.w (A3)+, D0", 2},
	{cpu_and, "AND.w (A4)+, D0", 2},
	{cpu_and, "AND.w (A5)+, D0", 2},
	{cpu_and, "AND.w (A6)+, D0", 2},
	{cpu_and, "AND.w (A7)+, D0", 2},
	{cpu_and, "AND.w -(A0), D0", 2},
	{cpu_and, "AND.w -(A1), D0", 2},
	{cpu_and, "AND.w -(A2), D0", 2},
	{cpu_and, "AND.w -(A3), D0", 2},
	{cpu_and, "AND.w -(A4), D0", 2},
	{cpu_and, "AND.w -(A5), D0", 2},
	{cpu_and, "AND.w -(A6), D0", 2},
	{cpu_and, "AND.w -(A7), D0", 2},
	{cpu_and, "AND.w (d16, A0), D0", 4},
	{cpu_and, "AND.w (d16, A1), D0", 4},
	{cpu_and, "AND.w (d16, A2), D0", 4},
	{cpu_and, "AND.w (d16, A3), D0", 4},
	{cpu_and, "AND.w (d16, A4), D0", 4},
	{cpu_and, "AND.w (d16, A5), D0", 4},
	{cpu_and, "AND.w (d16, A6), D0", 4},
	{cpu_and, "AND.w (d16, A7), D0", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D0", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D0", 4},
	{cpu_and, "AND.w (xxx).W, D0", 4},
	{cpu_and, "AND.w (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A0)", 1},
	{cpu_exg, "EXG -(D1), -(A0)", 1},
	{cpu_exg, "EXG -(D2), -(A0)", 1},
	{cpu_exg, "EXG -(D3), -(A0)", 1},
	{cpu_exg, "EXG -(D0), -(A0)", 1},
	{cpu_exg, "EXG -(D1), -(A0)", 1},
	{cpu_exg, "EXG -(D2), -(A0)", 1},
	{cpu_exg, "EXG -(D3), -(A0)", 1},
	{cpu_and, "AND.l (A0), D0", 2},
	{cpu_and, "AND.l (A1), D0", 2},
	{cpu_and, "AND.l (A2), D0", 2},
	{cpu_and, "AND.l (A3), D0", 2},
	{cpu_and, "AND.l (A4), D0", 2},
	{cpu_and, "AND.l (A5), D0", 2},
	{cpu_and, "AND.l (A6), D0", 2},
	{cpu_and, "AND.l (A7), D0", 2},
	{cpu_and, "AND.l (A0)+, D0", 2},
	{cpu_and, "AND.l (A1)+, D0", 2},
	{cpu_and, "AND.l (A2)+, D0", 2},
	{cpu_and, "AND.l (A3)+, D0", 2},
	{cpu_and, "AND.l (A4)+, D0", 2},
	{cpu_and, "AND.l (A5)+, D0", 2},
	{cpu_and, "AND.l (A6)+, D0", 2},
	{cpu_and, "AND.l (A7)+, D0", 2},
	{cpu_and, "AND.l -(A0), D0", 2},
	{cpu_and, "AND.l -(A1), D0", 2},
	{cpu_and, "AND.l -(A2), D0", 2},
	{cpu_and, "AND.l -(A3), D0", 2},
	{cpu_and, "AND.l -(A4), D0", 2},
	{cpu_and, "AND.l -(A5), D0", 2},
	{cpu_and, "AND.l -(A6), D0", 2},
	{cpu_and, "AND.l -(A7), D0", 2},
	{cpu_and, "AND.l (d16, A0), D0", 4},
	{cpu_and, "AND.l (d16, A1), D0", 4},
	{cpu_and, "AND.l (d16, A2), D0", 4},
	{cpu_and, "AND.l (d16, A3), D0", 4},
	{cpu_and, "AND.l (d16, A4), D0", 4},
	{cpu_and, "AND.l (d16, A5), D0", 4},
	{cpu_and, "AND.l (d16, A6), D0", 4},
	{cpu_and, "AND.l (d16, A7), D0", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D0", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D0", 4},
	{cpu_and, "AND.l (xxx).W, D0", 4},
	{cpu_and, "AND.l (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D0, D0", 2},
	{cpu_muls, "MULS D0, D1", 2},
	{cpu_muls, "MULS D0, D2", 2},
	{cpu_muls, "MULS D0, D3", 2},
	{cpu_muls, "MULS D0, D4", 2},
	{cpu_muls, "MULS D0, D5", 2},
	{cpu_muls, "MULS D0, D6", 2},
	{cpu_muls, "MULS D0, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D0, (A0)", 2},
	{cpu_muls, "MULS D0, (A1)", 2},
	{cpu_muls, "MULS D0, (A2)", 2},
	{cpu_muls, "MULS D0, (A3)", 2},
	{cpu_muls, "MULS D0, (A4)", 2},
	{cpu_muls, "MULS D0, (A5)", 2},
	{cpu_muls, "MULS D0, (A6)", 2},
	{cpu_muls, "MULS D0, (A7)", 2},
	{cpu_muls, "MULS D0, (A0)+", 2},
	{cpu_muls, "MULS D0, (A1)+", 2},
	{cpu_muls, "MULS D0, (A2)+", 2},
	{cpu_muls, "MULS D0, (A3)+", 2},
	{cpu_muls, "MULS D0, (A4)+", 2},
	{cpu_muls, "MULS D0, (A5)+", 2},
	{cpu_muls, "MULS D0, (A6)+", 2},
	{cpu_muls, "MULS D0, (A7)+", 2},
	{cpu_muls, "MULS D0, -(A0)", 2},
	{cpu_muls, "MULS D0, -(A1)", 2},
	{cpu_muls, "MULS D0, -(A2)", 2},
	{cpu_muls, "MULS D0, -(A3)", 2},
	{cpu_muls, "MULS D0, -(A4)", 2},
	{cpu_muls, "MULS D0, -(A5)", 2},
	{cpu_muls, "MULS D0, -(A6)", 2},
	{cpu_muls, "MULS D0, -(A7)", 2},
	{cpu_muls, "MULS D0, (d16, A0)", 4},
	{cpu_muls, "MULS D0, (d16, A1)", 4},
	{cpu_muls, "MULS D0, (d16, A2)", 4},
	{cpu_muls, "MULS D0, (d16, A3)", 4},
	{cpu_muls, "MULS D0, (d16, A4)", 4},
	{cpu_muls, "MULS D0, (d16, A5)", 4},
	{cpu_muls, "MULS D0, (d16, A6)", 4},
	{cpu_muls, "MULS D0, (d16, A7)", 4},
	{cpu_muls, "MULS D0, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D0, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D0, (xxx).W", 4},
	{cpu_muls, "MULS D0, (xxx).L", 6},
	{cpu_muls, "MULS D0, (d16, PC)", 4},
	{cpu_muls, "MULS D0, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D1, D0", 2},
	{cpu_and, "AND.b D1, D1", 2},
	{cpu_and, "AND.b D1, D2", 2},
	{cpu_and, "AND.b D1, D3", 2},
	{cpu_and, "AND.b D1, D4", 2},
	{cpu_and, "AND.b D1, D5", 2},
	{cpu_and, "AND.b D1, D6", 2},
	{cpu_and, "AND.b D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D1, (A0)", 2},
	{cpu_and, "AND.b D1, (A1)", 2},
	{cpu_and, "AND.b D1, (A2)", 2},
	{cpu_and, "AND.b D1, (A3)", 2},
	{cpu_and, "AND.b D1, (A4)", 2},
	{cpu_and, "AND.b D1, (A5)", 2},
	{cpu_and, "AND.b D1, (A6)", 2},
	{cpu_and, "AND.b D1, (A7)", 2},
	{cpu_and, "AND.b D1, (A0)+", 2},
	{cpu_and, "AND.b D1, (A1)+", 2},
	{cpu_and, "AND.b D1, (A2)+", 2},
	{cpu_and, "AND.b D1, (A3)+", 2},
	{cpu_and, "AND.b D1, (A4)+", 2},
	{cpu_and, "AND.b D1, (A5)+", 2},
	{cpu_and, "AND.b D1, (A6)+", 2},
	{cpu_and, "AND.b D1, (A7)+", 2},
	{cpu_and, "AND.b D1, -(A0)", 2},
	{cpu_and, "AND.b D1, -(A1)", 2},
	{cpu_and, "AND.b D1, -(A2)", 2},
	{cpu_and, "AND.b D1, -(A3)", 2},
	{cpu_and, "AND.b D1, -(A4)", 2},
	{cpu_and, "AND.b D1, -(A5)", 2},
	{cpu_and, "AND.b D1, -(A6)", 2},
	{cpu_and, "AND.b D1, -(A7)", 2},
	{cpu_and, "AND.b D1, (d16, A0)", 4},
	{cpu_and, "AND.b D1, (d16, A1)", 4},
	{cpu_and, "AND.b D1, (d16, A2)", 4},
	{cpu_and, "AND.b D1, (d16, A3)", 4},
	{cpu_and, "AND.b D1, (d16, A4)", 4},
	{cpu_and, "AND.b D1, (d16, A5)", 4},
	{cpu_and, "AND.b D1, (d16, A6)", 4},
	{cpu_and, "AND.b D1, (d16, A7)", 4},
	{cpu_and, "AND.b D1, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D1, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D1, (xxx).W", 4},
	{cpu_and, "AND.b D1, (xxx).L", 6},
	{cpu_and, "AND.b D1, (d16, PC)", 4},
	{cpu_and, "AND.b D1, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D1, D0", 2},
	{cpu_and, "AND.w D1, D1", 2},
	{cpu_and, "AND.w D1, D2", 2},
	{cpu_and, "AND.w D1, D3", 2},
	{cpu_and, "AND.w D1, D4", 2},
	{cpu_and, "AND.w D1, D5", 2},
	{cpu_and, "AND.w D1, D6", 2},
	{cpu_and, "AND.w D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D1, (A0)", 2},
	{cpu_and, "AND.w D1, (A1)", 2},
	{cpu_and, "AND.w D1, (A2)", 2},
	{cpu_and, "AND.w D1, (A3)", 2},
	{cpu_and, "AND.w D1, (A4)", 2},
	{cpu_and, "AND.w D1, (A5)", 2},
	{cpu_and, "AND.w D1, (A6)", 2},
	{cpu_and, "AND.w D1, (A7)", 2},
	{cpu_and, "AND.w D1, (A0)+", 2},
	{cpu_and, "AND.w D1, (A1)+", 2},
	{cpu_and, "AND.w D1, (A2)+", 2},
	{cpu_and, "AND.w D1, (A3)+", 2},
	{cpu_and, "AND.w D1, (A4)+", 2},
	{cpu_and, "AND.w D1, (A5)+", 2},
	{cpu_and, "AND.w D1, (A6)+", 2},
	{cpu_and, "AND.w D1, (A7)+", 2},
	{cpu_and, "AND.w D1, -(A0)", 2},
	{cpu_and, "AND.w D1, -(A1)", 2},
	{cpu_and, "AND.w D1, -(A2)", 2},
	{cpu_and, "AND.w D1, -(A3)", 2},
	{cpu_and, "AND.w D1, -(A4)", 2},
	{cpu_and, "AND.w D1, -(A5)", 2},
	{cpu_and, "AND.w D1, -(A6)", 2},
	{cpu_and, "AND.w D1, -(A7)", 2},
	{cpu_and, "AND.w D1, (d16, A0)", 4},
	{cpu_and, "AND.w D1, (d16, A1)", 4},
	{cpu_and, "AND.w D1, (d16, A2)", 4},
	{cpu_and, "AND.w D1, (d16, A3)", 4},
	{cpu_and, "AND.w D1, (d16, A4)", 4},
	{cpu_and, "AND.w D1, (d16, A5)", 4},
	{cpu_and, "AND.w D1, (d16, A6)", 4},
	{cpu_and, "AND.w D1, (d16, A7)", 4},
	{cpu_and, "AND.w D1, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D1, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D1, (xxx).W", 4},
	{cpu_and, "AND.w D1, (xxx).L", 6},
	{cpu_and, "AND.w D1, (d16, PC)", 4},
	{cpu_and, "AND.w D1, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D1, D0", 2},
	{cpu_and, "AND.l D1, D1", 2},
	{cpu_and, "AND.l D1, D2", 2},
	{cpu_and, "AND.l D1, D3", 2},
	{cpu_and, "AND.l D1, D4", 2},
	{cpu_and, "AND.l D1, D5", 2},
	{cpu_and, "AND.l D1, D6", 2},
	{cpu_and, "AND.l D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D1, (A0)", 2},
	{cpu_and, "AND.l D1, (A1)", 2},
	{cpu_and, "AND.l D1, (A2)", 2},
	{cpu_and, "AND.l D1, (A3)", 2},
	{cpu_and, "AND.l D1, (A4)", 2},
	{cpu_and, "AND.l D1, (A5)", 2},
	{cpu_and, "AND.l D1, (A6)", 2},
	{cpu_and, "AND.l D1, (A7)", 2},
	{cpu_and, "AND.l D1, (A0)+", 2},
	{cpu_and, "AND.l D1, (A1)+", 2},
	{cpu_and, "AND.l D1, (A2)+", 2},
	{cpu_and, "AND.l D1, (A3)+", 2},
	{cpu_and, "AND.l D1, (A4)+", 2},
	{cpu_and, "AND.l D1, (A5)+", 2},
	{cpu_and, "AND.l D1, (A6)+", 2},
	{cpu_and, "AND.l D1, (A7)+", 2},
	{cpu_and, "AND.l D1, -(A0)", 2},
	{cpu_and, "AND.l D1, -(A1)", 2},
	{cpu_and, "AND.l D1, -(A2)", 2},
	{cpu_and, "AND.l D1, -(A3)", 2},
	{cpu_and, "AND.l D1, -(A4)", 2},
	{cpu_and, "AND.l D1, -(A5)", 2},
	{cpu_and, "AND.l D1, -(A6)", 2},
	{cpu_and, "AND.l D1, -(A7)", 2},
	{cpu_and, "AND.l D1, (d16, A0)", 4},
	{cpu_and, "AND.l D1, (d16, A1)", 4},
	{cpu_and, "AND.l D1, (d16, A2)", 4},
	{cpu_and, "AND.l D1, (d16, A3)", 4},
	{cpu_and, "AND.l D1, (d16, A4)", 4},
	{cpu_and, "AND.l D1, (d16, A5)", 4},
	{cpu_and, "AND.l D1, (d16, A6)", 4},
	{cpu_and, "AND.l D1, (d16, A7)", 4},
	{cpu_and, "AND.l D1, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D1, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D1, (xxx).W", 4},
	{cpu_and, "AND.l D1, (xxx).L", 6},
	{cpu_and, "AND.l D1, (d16, PC)", 4},
	{cpu_and, "AND.l D1, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D1, D0", 2},
	{cpu_mulu, "MULU D1, D1", 2},
	{cpu_mulu, "MULU D1, D2", 2},
	{cpu_mulu, "MULU D1, D3", 2},
	{cpu_mulu, "MULU D1, D4", 2},
	{cpu_mulu, "MULU D1, D5", 2},
	{cpu_mulu, "MULU D1, D6", 2},
	{cpu_mulu, "MULU D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D1, (A0)", 2},
	{cpu_mulu, "MULU D1, (A1)", 2},
	{cpu_mulu, "MULU D1, (A2)", 2},
	{cpu_mulu, "MULU D1, (A3)", 2},
	{cpu_mulu, "MULU D1, (A4)", 2},
	{cpu_mulu, "MULU D1, (A5)", 2},
	{cpu_mulu, "MULU D1, (A6)", 2},
	{cpu_mulu, "MULU D1, (A7)", 2},
	{cpu_mulu, "MULU D1, (A0)+", 2},
	{cpu_mulu, "MULU D1, (A1)+", 2},
	{cpu_mulu, "MULU D1, (A2)+", 2},
	{cpu_mulu, "MULU D1, (A3)+", 2},
	{cpu_mulu, "MULU D1, (A4)+", 2},
	{cpu_mulu, "MULU D1, (A5)+", 2},
	{cpu_mulu, "MULU D1, (A6)+", 2},
	{cpu_mulu, "MULU D1, (A7)+", 2},
	{cpu_mulu, "MULU D1, -(A0)", 2},
	{cpu_mulu, "MULU D1, -(A1)", 2},
	{cpu_mulu, "MULU D1, -(A2)", 2},
	{cpu_mulu, "MULU D1, -(A3)", 2},
	{cpu_mulu, "MULU D1, -(A4)", 2},
	{cpu_mulu, "MULU D1, -(A5)", 2},
	{cpu_mulu, "MULU D1, -(A6)", 2},
	{cpu_mulu, "MULU D1, -(A7)", 2},
	{cpu_mulu, "MULU D1, (d16, A0)", 4},
	{cpu_mulu, "MULU D1, (d16, A1)", 4},
	{cpu_mulu, "MULU D1, (d16, A2)", 4},
	{cpu_mulu, "MULU D1, (d16, A3)", 4},
	{cpu_mulu, "MULU D1, (d16, A4)", 4},
	{cpu_mulu, "MULU D1, (d16, A5)", 4},
	{cpu_mulu, "MULU D1, (d16, A6)", 4},
	{cpu_mulu, "MULU D1, (d16, A7)", 4},
	{cpu_mulu, "MULU D1, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D1, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D1, (xxx).W", 4},
	{cpu_mulu, "MULU D1, (xxx).L", 6},
	{cpu_mulu, "MULU D1, (d16, PC)", 4},
	{cpu_mulu, "MULU D1, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D1", 0},
	{cpu_abcd, "ABCD D1, D1", 0},
	{cpu_abcd, "ABCD D2, D1", 0},
	{cpu_abcd, "ABCD D3, D1", 0},
	{cpu_abcd, "ABCD D4, D1", 0},
	{cpu_abcd, "ABCD D5, D1", 0},
	{cpu_abcd, "ABCD D6, D1", 0},
	{cpu_abcd, "ABCD D7, D1", 0},
	{cpu_abcd, "ABCD -(A0), -(A1)", 0},
	{cpu_abcd, "ABCD -(A1), -(A1)", 0},
	{cpu_abcd, "ABCD -(A2), -(A1)", 0},
	{cpu_abcd, "ABCD -(A3), -(A1)", 0},
	{cpu_abcd, "ABCD -(A4), -(A1)", 0},
	{cpu_abcd, "ABCD -(A5), -(A1)", 0},
	{cpu_abcd, "ABCD -(A6), -(A1)", 0},
	{cpu_abcd, "ABCD -(A7), -(A1)", 0},
	{cpu_and, "AND.b (A0), D1", 2},
	{cpu_and, "AND.b (A1), D1", 2},
	{cpu_and, "AND.b (A2), D1", 2},
	{cpu_and, "AND.b (A3), D1", 2},
	{cpu_and, "AND.b (A4), D1", 2},
	{cpu_and, "AND.b (A5), D1", 2},
	{cpu_and, "AND.b (A6), D1", 2},
	{cpu_and, "AND.b (A7), D1", 2},
	{cpu_and, "AND.b (A0)+, D1", 2},
	{cpu_and, "AND.b (A1)+, D1", 2},
	{cpu_and, "AND.b (A2)+, D1", 2},
	{cpu_and, "AND.b (A3)+, D1", 2},
	{cpu_and, "AND.b (A4)+, D1", 2},
	{cpu_and, "AND.b (A5)+, D1", 2},
	{cpu_and, "AND.b (A6)+, D1", 2},
	{cpu_and, "AND.b (A7)+, D1", 2},
	{cpu_and, "AND.b -(A0), D1", 2},
	{cpu_and, "AND.b -(A1), D1", 2},
	{cpu_and, "AND.b -(A2), D1", 2},
	{cpu_and, "AND.b -(A3), D1", 2},
	{cpu_and, "AND.b -(A4), D1", 2},
	{cpu_and, "AND.b -(A5), D1", 2},
	{cpu_and, "AND.b -(A6), D1", 2},
	{cpu_and, "AND.b -(A7), D1", 2},
	{cpu_and, "AND.b (d16, A0), D1", 4},
	{cpu_and, "AND.b (d16, A1), D1", 4},
	{cpu_and, "AND.b (d16, A2), D1", 4},
	{cpu_and, "AND.b (d16, A3), D1", 4},
	{cpu_and, "AND.b (d16, A4), D1", 4},
	{cpu_and, "AND.b (d16, A5), D1", 4},
	{cpu_and, "AND.b (d16, A6), D1", 4},
	{cpu_and, "AND.b (d16, A7), D1", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D1", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D1", 4},
	{cpu_and, "AND.b (xxx).W, D1", 4},
	{cpu_and, "AND.b (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D1)", 1},
	{cpu_exg, "EXG -(D1), -(D1)", 1},
	{cpu_exg, "EXG -(D2), -(D1)", 1},
	{cpu_exg, "EXG -(D3), -(D1)", 1},
	{cpu_exg, "EXG -(D0), -(D1)", 1},
	{cpu_exg, "EXG -(D1), -(D1)", 1},
	{cpu_exg, "EXG -(D2), -(D1)", 1},
	{cpu_exg, "EXG -(D3), -(D1)", 1},
	{cpu_exg, "EXG A0, A1", 1},
	{cpu_exg, "EXG A1, A1", 1},
	{cpu_exg, "EXG A2, A1", 1},
	{cpu_exg, "EXG A3, A1", 1},
	{cpu_exg, "EXG A0, A1", 1},
	{cpu_exg, "EXG A1, A1", 1},
	{cpu_exg, "EXG A2, A1", 1},
	{cpu_exg, "EXG A3, A1", 1},
	{cpu_and, "AND.w (A0), D1", 2},
	{cpu_and, "AND.w (A1), D1", 2},
	{cpu_and, "AND.w (A2), D1", 2},
	{cpu_and, "AND.w (A3), D1", 2},
	{cpu_and, "AND.w (A4), D1", 2},
	{cpu_and, "AND.w (A5), D1", 2},
	{cpu_and, "AND.w (A6), D1", 2},
	{cpu_and, "AND.w (A7), D1", 2},
	{cpu_and, "AND.w (A0)+, D1", 2},
	{cpu_and, "AND.w (A1)+, D1", 2},
	{cpu_and, "AND.w (A2)+, D1", 2},
	{cpu_and, "AND.w (A3)+, D1", 2},
	{cpu_and, "AND.w (A4)+, D1", 2},
	{cpu_and, "AND.w (A5)+, D1", 2},
	{cpu_and, "AND.w (A6)+, D1", 2},
	{cpu_and, "AND.w (A7)+, D1", 2},
	{cpu_and, "AND.w -(A0), D1", 2},
	{cpu_and, "AND.w -(A1), D1", 2},
	{cpu_and, "AND.w -(A2), D1", 2},
	{cpu_and, "AND.w -(A3), D1", 2},
	{cpu_and, "AND.w -(A4), D1", 2},
	{cpu_and, "AND.w -(A5), D1", 2},
	{cpu_and, "AND.w -(A6), D1", 2},
	{cpu_and, "AND.w -(A7), D1", 2},
	{cpu_and, "AND.w (d16, A0), D1", 4},
	{cpu_and, "AND.w (d16, A1), D1", 4},
	{cpu_and, "AND.w (d16, A2), D1", 4},
	{cpu_and, "AND.w (d16, A3), D1", 4},
	{cpu_and, "AND.w (d16, A4), D1", 4},
	{cpu_and, "AND.w (d16, A5), D1", 4},
	{cpu_and, "AND.w (d16, A6), D1", 4},
	{cpu_and, "AND.w (d16, A7), D1", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D1", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D1", 4},
	{cpu_and, "AND.w (xxx).W, D1", 4},
	{cpu_and, "AND.w (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A1)", 1},
	{cpu_exg, "EXG -(D1), -(A1)", 1},
	{cpu_exg, "EXG -(D2), -(A1)", 1},
	{cpu_exg, "EXG -(D3), -(A1)", 1},
	{cpu_exg, "EXG -(D0), -(A1)", 1},
	{cpu_exg, "EXG -(D1), -(A1)", 1},
	{cpu_exg, "EXG -(D2), -(A1)", 1},
	{cpu_exg, "EXG -(D3), -(A1)", 1},
	{cpu_and, "AND.l (A0), D1", 2},
	{cpu_and, "AND.l (A1), D1", 2},
	{cpu_and, "AND.l (A2), D1", 2},
	{cpu_and, "AND.l (A3), D1", 2},
	{cpu_and, "AND.l (A4), D1", 2},
	{cpu_and, "AND.l (A5), D1", 2},
	{cpu_and, "AND.l (A6), D1", 2},
	{cpu_and, "AND.l (A7), D1", 2},
	{cpu_and, "AND.l (A0)+, D1", 2},
	{cpu_and, "AND.l (A1)+, D1", 2},
	{cpu_and, "AND.l (A2)+, D1", 2},
	{cpu_and, "AND.l (A3)+, D1", 2},
	{cpu_and, "AND.l (A4)+, D1", 2},
	{cpu_and, "AND.l (A5)+, D1", 2},
	{cpu_and, "AND.l (A6)+, D1", 2},
	{cpu_and, "AND.l (A7)+, D1", 2},
	{cpu_and, "AND.l -(A0), D1", 2},
	{cpu_and, "AND.l -(A1), D1", 2},
	{cpu_and, "AND.l -(A2), D1", 2},
	{cpu_and, "AND.l -(A3), D1", 2},
	{cpu_and, "AND.l -(A4), D1", 2},
	{cpu_and, "AND.l -(A5), D1", 2},
	{cpu_and, "AND.l -(A6), D1", 2},
	{cpu_and, "AND.l -(A7), D1", 2},
	{cpu_and, "AND.l (d16, A0), D1", 4},
	{cpu_and, "AND.l (d16, A1), D1", 4},
	{cpu_and, "AND.l (d16, A2), D1", 4},
	{cpu_and, "AND.l (d16, A3), D1", 4},
	{cpu_and, "AND.l (d16, A4), D1", 4},
	{cpu_and, "AND.l (d16, A5), D1", 4},
	{cpu_and, "AND.l (d16, A6), D1", 4},
	{cpu_and, "AND.l (d16, A7), D1", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D1", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D1", 4},
	{cpu_and, "AND.l (xxx).W, D1", 4},
	{cpu_and, "AND.l (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D1, D0", 2},
	{cpu_muls, "MULS D1, D1", 2},
	{cpu_muls, "MULS D1, D2", 2},
	{cpu_muls, "MULS D1, D3", 2},
	{cpu_muls, "MULS D1, D4", 2},
	{cpu_muls, "MULS D1, D5", 2},
	{cpu_muls, "MULS D1, D6", 2},
	{cpu_muls, "MULS D1, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D1, (A0)", 2},
	{cpu_muls, "MULS D1, (A1)", 2},
	{cpu_muls, "MULS D1, (A2)", 2},
	{cpu_muls, "MULS D1, (A3)", 2},
	{cpu_muls, "MULS D1, (A4)", 2},
	{cpu_muls, "MULS D1, (A5)", 2},
	{cpu_muls, "MULS D1, (A6)", 2},
	{cpu_muls, "MULS D1, (A7)", 2},
	{cpu_muls, "MULS D1, (A0)+", 2},
	{cpu_muls, "MULS D1, (A1)+", 2},
	{cpu_muls, "MULS D1, (A2)+", 2},
	{cpu_muls, "MULS D1, (A3)+", 2},
	{cpu_muls, "MULS D1, (A4)+", 2},
	{cpu_muls, "MULS D1, (A5)+", 2},
	{cpu_muls, "MULS D1, (A6)+", 2},
	{cpu_muls, "MULS D1, (A7)+", 2},
	{cpu_muls, "MULS D1, -(A0)", 2},
	{cpu_muls, "MULS D1, -(A1)", 2},
	{cpu_muls, "MULS D1, -(A2)", 2},
	{cpu_muls, "MULS D1, -(A3)", 2},
	{cpu_muls, "MULS D1, -(A4)", 2},
	{cpu_muls, "MULS D1, -(A5)", 2},
	{cpu_muls, "MULS D1, -(A6)", 2},
	{cpu_muls, "MULS D1, -(A7)", 2},
	{cpu_muls, "MULS D1, (d16, A0)", 4},
	{cpu_muls, "MULS D1, (d16, A1)", 4},
	{cpu_muls, "MULS D1, (d16, A2)", 4},
	{cpu_muls, "MULS D1, (d16, A3)", 4},
	{cpu_muls, "MULS D1, (d16, A4)", 4},
	{cpu_muls, "MULS D1, (d16, A5)", 4},
	{cpu_muls, "MULS D1, (d16, A6)", 4},
	{cpu_muls, "MULS D1, (d16, A7)", 4},
	{cpu_muls, "MULS D1, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D1, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D1, (xxx).W", 4},
	{cpu_muls, "MULS D1, (xxx).L", 6},
	{cpu_muls, "MULS D1, (d16, PC)", 4},
	{cpu_muls, "MULS D1, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D2, D0", 2},
	{cpu_and, "AND.b D2, D1", 2},
	{cpu_and, "AND.b D2, D2", 2},
	{cpu_and, "AND.b D2, D3", 2},
	{cpu_and, "AND.b D2, D4", 2},
	{cpu_and, "AND.b D2, D5", 2},
	{cpu_and, "AND.b D2, D6", 2},
	{cpu_and, "AND.b D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D2, (A0)", 2},
	{cpu_and, "AND.b D2, (A1)", 2},
	{cpu_and, "AND.b D2, (A2)", 2},
	{cpu_and, "AND.b D2, (A3)", 2},
	{cpu_and, "AND.b D2, (A4)", 2},
	{cpu_and, "AND.b D2, (A5)", 2},
	{cpu_and, "AND.b D2, (A6)", 2},
	{cpu_and, "AND.b D2, (A7)", 2},
	{cpu_and, "AND.b D2, (A0)+", 2},
	{cpu_and, "AND.b D2, (A1)+", 2},
	{cpu_and, "AND.b D2, (A2)+", 2},
	{cpu_and, "AND.b D2, (A3)+", 2},
	{cpu_and, "AND.b D2, (A4)+", 2},
	{cpu_and, "AND.b D2, (A5)+", 2},
	{cpu_and, "AND.b D2, (A6)+", 2},
	{cpu_and, "AND.b D2, (A7)+", 2},
	{cpu_and, "AND.b D2, -(A0)", 2},
	{cpu_and, "AND.b D2, -(A1)", 2},
	{cpu_and, "AND.b D2, -(A2)", 2},
	{cpu_and, "AND.b D2, -(A3)", 2},
	{cpu_and, "AND.b D2, -(A4)", 2},
	{cpu_and, "AND.b D2, -(A5)", 2},
	{cpu_and, "AND.b D2, -(A6)", 2},
	{cpu_and, "AND.b D2, -(A7)", 2},
	{cpu_and, "AND.b D2, (d16, A0)", 4},
	{cpu_and, "AND.b D2, (d16, A1)", 4},
	{cpu_and, "AND.b D2, (d16, A2)", 4},
	{cpu_and, "AND.b D2, (d16, A3)", 4},
	{cpu_and, "AND.b D2, (d16, A4)", 4},
	{cpu_and, "AND.b D2, (d16, A5)", 4},
	{cpu_and, "AND.b D2, (d16, A6)", 4},
	{cpu_and, "AND.b D2, (d16, A7)", 4},
	{cpu_and, "AND.b D2, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D2, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D2, (xxx).W", 4},
	{cpu_and, "AND.b D2, (xxx).L", 6},
	{cpu_and, "AND.b D2, (d16, PC)", 4},
	{cpu_and, "AND.b D2, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D2, D0", 2},
	{cpu_and, "AND.w D2, D1", 2},
	{cpu_and, "AND.w D2, D2", 2},
	{cpu_and, "AND.w D2, D3", 2},
	{cpu_and, "AND.w D2, D4", 2},
	{cpu_and, "AND.w D2, D5", 2},
	{cpu_and, "AND.w D2, D6", 2},
	{cpu_and, "AND.w D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D2, (A0)", 2},
	{cpu_and, "AND.w D2, (A1)", 2},
	{cpu_and, "AND.w D2, (A2)", 2},
	{cpu_and, "AND.w D2, (A3)", 2},
	{cpu_and, "AND.w D2, (A4)", 2},
	{cpu_and, "AND.w D2, (A5)", 2},
	{cpu_and, "AND.w D2, (A6)", 2},
	{cpu_and, "AND.w D2, (A7)", 2},
	{cpu_and, "AND.w D2, (A0)+", 2},
	{cpu_and, "AND.w D2, (A1)+", 2},
	{cpu_and, "AND.w D2, (A2)+", 2},
	{cpu_and, "AND.w D2, (A3)+", 2},
	{cpu_and, "AND.w D2, (A4)+", 2},
	{cpu_and, "AND.w D2, (A5)+", 2},
	{cpu_and, "AND.w D2, (A6)+", 2},
	{cpu_and, "AND.w D2, (A7)+", 2},
	{cpu_and, "AND.w D2, -(A0)", 2},
	{cpu_and, "AND.w D2, -(A1)", 2},
	{cpu_and, "AND.w D2, -(A2)", 2},
	{cpu_and, "AND.w D2, -(A3)", 2},
	{cpu_and, "AND.w D2, -(A4)", 2},
	{cpu_and, "AND.w D2, -(A5)", 2},
	{cpu_and, "AND.w D2, -(A6)", 2},
	{cpu_and, "AND.w D2, -(A7)", 2},
	{cpu_and, "AND.w D2, (d16, A0)", 4},
	{cpu_and, "AND.w D2, (d16, A1)", 4},
	{cpu_and, "AND.w D2, (d16, A2)", 4},
	{cpu_and, "AND.w D2, (d16, A3)", 4},
	{cpu_and, "AND.w D2, (d16, A4)", 4},
	{cpu_and, "AND.w D2, (d16, A5)", 4},
	{cpu_and, "AND.w D2, (d16, A6)", 4},
	{cpu_and, "AND.w D2, (d16, A7)", 4},
	{cpu_and, "AND.w D2, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D2, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D2, (xxx).W", 4},
	{cpu_and, "AND.w D2, (xxx).L", 6},
	{cpu_and, "AND.w D2, (d16, PC)", 4},
	{cpu_and, "AND.w D2, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D2, D0", 2},
	{cpu_and, "AND.l D2, D1", 2},
	{cpu_and, "AND.l D2, D2", 2},
	{cpu_and, "AND.l D2, D3", 2},
	{cpu_and, "AND.l D2, D4", 2},
	{cpu_and, "AND.l D2, D5", 2},
	{cpu_and, "AND.l D2, D6", 2},
	{cpu_and, "AND.l D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D2, (A0)", 2},
	{cpu_and, "AND.l D2, (A1)", 2},
	{cpu_and, "AND.l D2, (A2)", 2},
	{cpu_and, "AND.l D2, (A3)", 2},
	{cpu_and, "AND.l D2, (A4)", 2},
	{cpu_and, "AND.l D2, (A5)", 2},
	{cpu_and, "AND.l D2, (A6)", 2},
	{cpu_and, "AND.l D2, (A7)", 2},
	{cpu_and, "AND.l D2, (A0)+", 2},
	{cpu_and, "AND.l D2, (A1)+", 2},
	{cpu_and, "AND.l D2, (A2)+", 2},
	{cpu_and, "AND.l D2, (A3)+", 2},
	{cpu_and, "AND.l D2, (A4)+", 2},
	{cpu_and, "AND.l D2, (A5)+", 2},
	{cpu_and, "AND.l D2, (A6)+", 2},
	{cpu_and, "AND.l D2, (A7)+", 2},
	{cpu_and, "AND.l D2, -(A0)", 2},
	{cpu_and, "AND.l D2, -(A1)", 2},
	{cpu_and, "AND.l D2, -(A2)", 2},
	{cpu_and, "AND.l D2, -(A3)", 2},
	{cpu_and, "AND.l D2, -(A4)", 2},
	{cpu_and, "AND.l D2, -(A5)", 2},
	{cpu_and, "AND.l D2, -(A6)", 2},
	{cpu_and, "AND.l D2, -(A7)", 2},
	{cpu_and, "AND.l D2, (d16, A0)", 4},
	{cpu_and, "AND.l D2, (d16, A1)", 4},
	{cpu_and, "AND.l D2, (d16, A2)", 4},
	{cpu_and, "AND.l D2, (d16, A3)", 4},
	{cpu_and, "AND.l D2, (d16, A4)", 4},
	{cpu_and, "AND.l D2, (d16, A5)", 4},
	{cpu_and, "AND.l D2, (d16, A6)", 4},
	{cpu_and, "AND.l D2, (d16, A7)", 4},
	{cpu_and, "AND.l D2, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D2, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D2, (xxx).W", 4},
	{cpu_and, "AND.l D2, (xxx).L", 6},
	{cpu_and, "AND.l D2, (d16, PC)", 4},
	{cpu_and, "AND.l D2, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D2, D0", 2},
	{cpu_mulu, "MULU D2, D1", 2},
	{cpu_mulu, "MULU D2, D2", 2},
	{cpu_mulu, "MULU D2, D3", 2},
	{cpu_mulu, "MULU D2, D4", 2},
	{cpu_mulu, "MULU D2, D5", 2},
	{cpu_mulu, "MULU D2, D6", 2},
	{cpu_mulu, "MULU D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D2, (A0)", 2},
	{cpu_mulu, "MULU D2, (A1)", 2},
	{cpu_mulu, "MULU D2, (A2)", 2},
	{cpu_mulu, "MULU D2, (A3)", 2},
	{cpu_mulu, "MULU D2, (A4)", 2},
	{cpu_mulu, "MULU D2, (A5)", 2},
	{cpu_mulu, "MULU D2, (A6)", 2},
	{cpu_mulu, "MULU D2, (A7)", 2},
	{cpu_mulu, "MULU D2, (A0)+", 2},
	{cpu_mulu, "MULU D2, (A1)+", 2},
	{cpu_mulu, "MULU D2, (A2)+", 2},
	{cpu_mulu, "MULU D2, (A3)+", 2},
	{cpu_mulu, "MULU D2, (A4)+", 2},
	{cpu_mulu, "MULU D2, (A5)+", 2},
	{cpu_mulu, "MULU D2, (A6)+", 2},
	{cpu_mulu, "MULU D2, (A7)+", 2},
	{cpu_mulu, "MULU D2, -(A0)", 2},
	{cpu_mulu, "MULU D2, -(A1)", 2},
	{cpu_mulu, "MULU D2, -(A2)", 2},
	{cpu_mulu, "MULU D2, -(A3)", 2},
	{cpu_mulu, "MULU D2, -(A4)", 2},
	{cpu_mulu, "MULU D2, -(A5)", 2},
	{cpu_mulu, "MULU D2, -(A6)", 2},
	{cpu_mulu, "MULU D2, -(A7)", 2},
	{cpu_mulu, "MULU D2, (d16, A0)", 4},
	{cpu_mulu, "MULU D2, (d16, A1)", 4},
	{cpu_mulu, "MULU D2, (d16, A2)", 4},
	{cpu_mulu, "MULU D2, (d16, A3)", 4},
	{cpu_mulu, "MULU D2, (d16, A4)", 4},
	{cpu_mulu, "MULU D2, (d16, A5)", 4},
	{cpu_mulu, "MULU D2, (d16, A6)", 4},
	{cpu_mulu, "MULU D2, (d16, A7)", 4},
	{cpu_mulu, "MULU D2, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D2, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D2, (xxx).W", 4},
	{cpu_mulu, "MULU D2, (xxx).L", 6},
	{cpu_mulu, "MULU D2, (d16, PC)", 4},
	{cpu_mulu, "MULU D2, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D2", 0},
	{cpu_abcd, "ABCD D1, D2", 0},
	{cpu_abcd, "ABCD D2, D2", 0},
	{cpu_abcd, "ABCD D3, D2", 0},
	{cpu_abcd, "ABCD D4, D2", 0},
	{cpu_abcd, "ABCD D5, D2", 0},
	{cpu_abcd, "ABCD D6, D2", 0},
	{cpu_abcd, "ABCD D7, D2", 0},
	{cpu_abcd, "ABCD -(A0), -(A2)", 0},
	{cpu_abcd, "ABCD -(A1), -(A2)", 0},
	{cpu_abcd, "ABCD -(A2), -(A2)", 0},
	{cpu_abcd, "ABCD -(A3), -(A2)", 0},
	{cpu_abcd, "ABCD -(A4), -(A2)", 0},
	{cpu_abcd, "ABCD -(A5), -(A2)", 0},
	{cpu_abcd, "ABCD -(A6), -(A2)", 0},
	{cpu_abcd, "ABCD -(A7), -(A2)", 0},
	{cpu_and, "AND.b (A0), D2", 2},
	{cpu_and, "AND.b (A1), D2", 2},
	{cpu_and, "AND.b (A2), D2", 2},
	{cpu_and, "AND.b (A3), D2", 2},
	{cpu_and, "AND.b (A4), D2", 2},
	{cpu_and, "AND.b (A5), D2", 2},
	{cpu_and, "AND.b (A6), D2", 2},
	{cpu_and, "AND.b (A7), D2", 2},
	{cpu_and, "AND.b (A0)+, D2", 2},
	{cpu_and, "AND.b (A1)+, D2", 2},
	{cpu_and, "AND.b (A2)+, D2", 2},
	{cpu_and, "AND.b (A3)+, D2", 2},
	{cpu_and, "AND.b (A4)+, D2", 2},
	{cpu_and, "AND.b (A5)+, D2", 2},
	{cpu_and, "AND.b (A6)+, D2", 2},
	{cpu_and, "AND.b (A7)+, D2", 2},
	{cpu_and, "AND.b -(A0), D2", 2},
	{cpu_and, "AND.b -(A1), D2", 2},
	{cpu_and, "AND.b -(A2), D2", 2},
	{cpu_and, "AND.b -(A3), D2", 2},
	{cpu_and, "AND.b -(A4), D2", 2},
	{cpu_and, "AND.b -(A5), D2", 2},
	{cpu_and, "AND.b -(A6), D2", 2},
	{cpu_and, "AND.b -(A7), D2", 2},
	{cpu_and, "AND.b (d16, A0), D2", 4},
	{cpu_and, "AND.b (d16, A1), D2", 4},
	{cpu_and, "AND.b (d16, A2), D2", 4},
	{cpu_and, "AND.b (d16, A3), D2", 4},
	{cpu_and, "AND.b (d16, A4), D2", 4},
	{cpu_and, "AND.b (d16, A5), D2", 4},
	{cpu_and, "AND.b (d16, A6), D2", 4},
	{cpu_and, "AND.b (d16, A7), D2", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D2", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D2", 4},
	{cpu_and, "AND.b (xxx).W, D2", 4},
	{cpu_and, "AND.b (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D2)", 1},
	{cpu_exg, "EXG -(D1), -(D2)", 1},
	{cpu_exg, "EXG -(D2), -(D2)", 1},
	{cpu_exg, "EXG -(D3), -(D2)", 1},
	{cpu_exg, "EXG -(D0), -(D2)", 1},
	{cpu_exg, "EXG -(D1), -(D2)", 1},
	{cpu_exg, "EXG -(D2), -(D2)", 1},
	{cpu_exg, "EXG -(D3), -(D2)", 1},
	{cpu_exg, "EXG A0, A2", 1},
	{cpu_exg, "EXG A1, A2", 1},
	{cpu_exg, "EXG A2, A2", 1},
	{cpu_exg, "EXG A3, A2", 1},
	{cpu_exg, "EXG A0, A2", 1},
	{cpu_exg, "EXG A1, A2", 1},
	{cpu_exg, "EXG A2, A2", 1},
	{cpu_exg, "EXG A3, A2", 1},
	{cpu_and, "AND.w (A0), D2", 2},
	{cpu_and, "AND.w (A1), D2", 2},
	{cpu_and, "AND.w (A2), D2", 2},
	{cpu_and, "AND.w (A3), D2", 2},
	{cpu_and, "AND.w (A4), D2", 2},
	{cpu_and, "AND.w (A5), D2", 2},
	{cpu_and, "AND.w (A6), D2", 2},
	{cpu_and, "AND.w (A7), D2", 2},
	{cpu_and, "AND.w (A0)+, D2", 2},
	{cpu_and, "AND.w (A1)+, D2", 2},
	{cpu_and, "AND.w (A2)+, D2", 2},
	{cpu_and, "AND.w (A3)+, D2", 2},
	{cpu_and, "AND.w (A4)+, D2", 2},
	{cpu_and, "AND.w (A5)+, D2", 2},
	{cpu_and, "AND.w (A6)+, D2", 2},
	{cpu_and, "AND.w (A7)+, D2", 2},
	{cpu_and, "AND.w -(A0), D2", 2},
	{cpu_and, "AND.w -(A1), D2", 2},
	{cpu_and, "AND.w -(A2), D2", 2},
	{cpu_and, "AND.w -(A3), D2", 2},
	{cpu_and, "AND.w -(A4), D2", 2},
	{cpu_and, "AND.w -(A5), D2", 2},
	{cpu_and, "AND.w -(A6), D2", 2},
	{cpu_and, "AND.w -(A7), D2", 2},
	{cpu_and, "AND.w (d16, A0), D2", 4},
	{cpu_and, "AND.w (d16, A1), D2", 4},
	{cpu_and, "AND.w (d16, A2), D2", 4},
	{cpu_and, "AND.w (d16, A3), D2", 4},
	{cpu_and, "AND.w (d16, A4), D2", 4},
	{cpu_and, "AND.w (d16, A5), D2", 4},
	{cpu_and, "AND.w (d16, A6), D2", 4},
	{cpu_and, "AND.w (d16, A7), D2", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D2", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D2", 4},
	{cpu_and, "AND.w (xxx).W, D2", 4},
	{cpu_and, "AND.w (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A2)", 1},
	{cpu_exg, "EXG -(D1), -(A2)", 1},
	{cpu_exg, "EXG -(D2), -(A2)", 1},
	{cpu_exg, "EXG -(D3), -(A2)", 1},
	{cpu_exg, "EXG -(D0), -(A2)", 1},
	{cpu_exg, "EXG -(D1), -(A2)", 1},
	{cpu_exg, "EXG -(D2), -(A2)", 1},
	{cpu_exg, "EXG -(D3), -(A2)", 1},
	{cpu_and, "AND.l (A0), D2", 2},
	{cpu_and, "AND.l (A1), D2", 2},
	{cpu_and, "AND.l (A2), D2", 2},
	{cpu_and, "AND.l (A3), D2", 2},
	{cpu_and, "AND.l (A4), D2", 2},
	{cpu_and, "AND.l (A5), D2", 2},
	{cpu_and, "AND.l (A6), D2", 2},
	{cpu_and, "AND.l (A7), D2", 2},
	{cpu_and, "AND.l (A0)+, D2", 2},
	{cpu_and, "AND.l (A1)+, D2", 2},
	{cpu_and, "AND.l (A2)+, D2", 2},
	{cpu_and, "AND.l (A3)+, D2", 2},
	{cpu_and, "AND.l (A4)+, D2", 2},
	{cpu_and, "AND.l (A5)+, D2", 2},
	{cpu_and, "AND.l (A6)+, D2", 2},
	{cpu_and, "AND.l (A7)+, D2", 2},
	{cpu_and, "AND.l -(A0), D2", 2},
	{cpu_and, "AND.l -(A1), D2", 2},
	{cpu_and, "AND.l -(A2), D2", 2},
	{cpu_and, "AND.l -(A3), D2", 2},
	{cpu_and, "AND.l -(A4), D2", 2},
	{cpu_and, "AND.l -(A5), D2", 2},
	{cpu_and, "AND.l -(A6), D2", 2},
	{cpu_and, "AND.l -(A7), D2", 2},
	{cpu_and, "AND.l (d16, A0), D2", 4},
	{cpu_and, "AND.l (d16, A1), D2", 4},
	{cpu_and, "AND.l (d16, A2), D2", 4},
	{cpu_and, "AND.l (d16, A3), D2", 4},
	{cpu_and, "AND.l (d16, A4), D2", 4},
	{cpu_and, "AND.l (d16, A5), D2", 4},
	{cpu_and, "AND.l (d16, A6), D2", 4},
	{cpu_and, "AND.l (d16, A7), D2", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D2", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D2", 4},
	{cpu_and, "AND.l (xxx).W, D2", 4},
	{cpu_and, "AND.l (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D2, D0", 2},
	{cpu_muls, "MULS D2, D1", 2},
	{cpu_muls, "MULS D2, D2", 2},
	{cpu_muls, "MULS D2, D3", 2},
	{cpu_muls, "MULS D2, D4", 2},
	{cpu_muls, "MULS D2, D5", 2},
	{cpu_muls, "MULS D2, D6", 2},
	{cpu_muls, "MULS D2, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D2, (A0)", 2},
	{cpu_muls, "MULS D2, (A1)", 2},
	{cpu_muls, "MULS D2, (A2)", 2},
	{cpu_muls, "MULS D2, (A3)", 2},
	{cpu_muls, "MULS D2, (A4)", 2},
	{cpu_muls, "MULS D2, (A5)", 2},
	{cpu_muls, "MULS D2, (A6)", 2},
	{cpu_muls, "MULS D2, (A7)", 2},
	{cpu_muls, "MULS D2, (A0)+", 2},
	{cpu_muls, "MULS D2, (A1)+", 2},
	{cpu_muls, "MULS D2, (A2)+", 2},
	{cpu_muls, "MULS D2, (A3)+", 2},
	{cpu_muls, "MULS D2, (A4)+", 2},
	{cpu_muls, "MULS D2, (A5)+", 2},
	{cpu_muls, "MULS D2, (A6)+", 2},
	{cpu_muls, "MULS D2, (A7)+", 2},
	{cpu_muls, "MULS D2, -(A0)", 2},
	{cpu_muls, "MULS D2, -(A1)", 2},
	{cpu_muls, "MULS D2, -(A2)", 2},
	{cpu_muls, "MULS D2, -(A3)", 2},
	{cpu_muls, "MULS D2, -(A4)", 2},
	{cpu_muls, "MULS D2, -(A5)", 2},
	{cpu_muls, "MULS D2, -(A6)", 2},
	{cpu_muls, "MULS D2, -(A7)", 2},
	{cpu_muls, "MULS D2, (d16, A0)", 4},
	{cpu_muls, "MULS D2, (d16, A1)", 4},
	{cpu_muls, "MULS D2, (d16, A2)", 4},
	{cpu_muls, "MULS D2, (d16, A3)", 4},
	{cpu_muls, "MULS D2, (d16, A4)", 4},
	{cpu_muls, "MULS D2, (d16, A5)", 4},
	{cpu_muls, "MULS D2, (d16, A6)", 4},
	{cpu_muls, "MULS D2, (d16, A7)", 4},
	{cpu_muls, "MULS D2, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D2, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D2, (xxx).W", 4},
	{cpu_muls, "MULS D2, (xxx).L", 6},
	{cpu_muls, "MULS D2, (d16, PC)", 4},
	{cpu_muls, "MULS D2, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D3, D0", 2},
	{cpu_and, "AND.b D3, D1", 2},
	{cpu_and, "AND.b D3, D2", 2},
	{cpu_and, "AND.b D3, D3", 2},
	{cpu_and, "AND.b D3, D4", 2},
	{cpu_and, "AND.b D3, D5", 2},
	{cpu_and, "AND.b D3, D6", 2},
	{cpu_and, "AND.b D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D3, (A0)", 2},
	{cpu_and, "AND.b D3, (A1)", 2},
	{cpu_and, "AND.b D3, (A2)", 2},
	{cpu_and, "AND.b D3, (A3)", 2},
	{cpu_and, "AND.b D3, (A4)", 2},
	{cpu_and, "AND.b D3, (A5)", 2},
	{cpu_and, "AND.b D3, (A6)", 2},
	{cpu_and, "AND.b D3, (A7)", 2},
	{cpu_and, "AND.b D3, (A0)+", 2},
	{cpu_and, "AND.b D3, (A1)+", 2},
	{cpu_and, "AND.b D3, (A2)+", 2},
	{cpu_and, "AND.b D3, (A3)+", 2},
	{cpu_and, "AND.b D3, (A4)+", 2},
	{cpu_and, "AND.b D3, (A5)+", 2},
	{cpu_and, "AND.b D3, (A6)+", 2},
	{cpu_and, "AND.b D3, (A7)+", 2},
	{cpu_and, "AND.b D3, -(A0)", 2},
	{cpu_and, "AND.b D3, -(A1)", 2},
	{cpu_and, "AND.b D3, -(A2)", 2},
	{cpu_and, "AND.b D3, -(A3)", 2},
	{cpu_and, "AND.b D3, -(A4)", 2},
	{cpu_and, "AND.b D3, -(A5)", 2},
	{cpu_and, "AND.b D3, -(A6)", 2},
	{cpu_and, "AND.b D3, -(A7)", 2},
	{cpu_and, "AND.b D3, (d16, A0)", 4},
	{cpu_and, "AND.b D3, (d16, A1)", 4},
	{cpu_and, "AND.b D3, (d16, A2)", 4},
	{cpu_and, "AND.b D3, (d16, A3)", 4},
	{cpu_and, "AND.b D3, (d16, A4)", 4},
	{cpu_and, "AND.b D3, (d16, A5)", 4},
	{cpu_and, "AND.b D3, (d16, A6)", 4},
	{cpu_and, "AND.b D3, (d16, A7)", 4},
	{cpu_and, "AND.b D3, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D3, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D3, (xxx).W", 4},
	{cpu_and, "AND.b D3, (xxx).L", 6},
	{cpu_and, "AND.b D3, (d16, PC)", 4},
	{cpu_and, "AND.b D3, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D3, D0", 2},
	{cpu_and, "AND.w D3, D1", 2},
	{cpu_and, "AND.w D3, D2", 2},
	{cpu_and, "AND.w D3, D3", 2},
	{cpu_and, "AND.w D3, D4", 2},
	{cpu_and, "AND.w D3, D5", 2},
	{cpu_and, "AND.w D3, D6", 2},
	{cpu_and, "AND.w D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D3, (A0)", 2},
	{cpu_and, "AND.w D3, (A1)", 2},
	{cpu_and, "AND.w D3, (A2)", 2},
	{cpu_and, "AND.w D3, (A3)", 2},
	{cpu_and, "AND.w D3, (A4)", 2},
	{cpu_and, "AND.w D3, (A5)", 2},
	{cpu_and, "AND.w D3, (A6)", 2},
	{cpu_and, "AND.w D3, (A7)", 2},
	{cpu_and, "AND.w D3, (A0)+", 2},
	{cpu_and, "AND.w D3, (A1)+", 2},
	{cpu_and, "AND.w D3, (A2)+", 2},
	{cpu_and, "AND.w D3, (A3)+", 2},
	{cpu_and, "AND.w D3, (A4)+", 2},
	{cpu_and, "AND.w D3, (A5)+", 2},
	{cpu_and, "AND.w D3, (A6)+", 2},
	{cpu_and, "AND.w D3, (A7)+", 2},
	{cpu_and, "AND.w D3, -(A0)", 2},
	{cpu_and, "AND.w D3, -(A1)", 2},
	{cpu_and, "AND.w D3, -(A2)", 2},
	{cpu_and, "AND.w D3, -(A3)", 2},
	{cpu_and, "AND.w D3, -(A4)", 2},
	{cpu_and, "AND.w D3, -(A5)", 2},
	{cpu_and, "AND.w D3, -(A6)", 2},
	{cpu_and, "AND.w D3, -(A7)", 2},
	{cpu_and, "AND.w D3, (d16, A0)", 4},
	{cpu_and, "AND.w D3, (d16, A1)", 4},
	{cpu_and, "AND.w D3, (d16, A2)", 4},
	{cpu_and, "AND.w D3, (d16, A3)", 4},
	{cpu_and, "AND.w D3, (d16, A4)", 4},
	{cpu_and, "AND.w D3, (d16, A5)", 4},
	{cpu_and, "AND.w D3, (d16, A6)", 4},
	{cpu_and, "AND.w D3, (d16, A7)", 4},
	{cpu_and, "AND.w D3, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D3, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D3, (xxx).W", 4},
	{cpu_and, "AND.w D3, (xxx).L", 6},
	{cpu_and, "AND.w D3, (d16, PC)", 4},
	{cpu_and, "AND.w D3, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D3, D0", 2},
	{cpu_and, "AND.l D3, D1", 2},
	{cpu_and, "AND.l D3, D2", 2},
	{cpu_and, "AND.l D3, D3", 2},
	{cpu_and, "AND.l D3, D4", 2},
	{cpu_and, "AND.l D3, D5", 2},
	{cpu_and, "AND.l D3, D6", 2},
	{cpu_and, "AND.l D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D3, (A0)", 2},
	{cpu_and, "AND.l D3, (A1)", 2},
	{cpu_and, "AND.l D3, (A2)", 2},
	{cpu_and, "AND.l D3, (A3)", 2},
	{cpu_and, "AND.l D3, (A4)", 2},
	{cpu_and, "AND.l D3, (A5)", 2},
	{cpu_and, "AND.l D3, (A6)", 2},
	{cpu_and, "AND.l D3, (A7)", 2},
	{cpu_and, "AND.l D3, (A0)+", 2},
	{cpu_and, "AND.l D3, (A1)+", 2},
	{cpu_and, "AND.l D3, (A2)+", 2},
	{cpu_and, "AND.l D3, (A3)+", 2},
	{cpu_and, "AND.l D3, (A4)+", 2},
	{cpu_and, "AND.l D3, (A5)+", 2},
	{cpu_and, "AND.l D3, (A6)+", 2},
	{cpu_and, "AND.l D3, (A7)+", 2},
	{cpu_and, "AND.l D3, -(A0)", 2},
	{cpu_and, "AND.l D3, -(A1)", 2},
	{cpu_and, "AND.l D3, -(A2)", 2},
	{cpu_and, "AND.l D3, -(A3)", 2},
	{cpu_and, "AND.l D3, -(A4)", 2},
	{cpu_and, "AND.l D3, -(A5)", 2},
	{cpu_and, "AND.l D3, -(A6)", 2},
	{cpu_and, "AND.l D3, -(A7)", 2},
	{cpu_and, "AND.l D3, (d16, A0)", 4},
	{cpu_and, "AND.l D3, (d16, A1)", 4},
	{cpu_and, "AND.l D3, (d16, A2)", 4},
	{cpu_and, "AND.l D3, (d16, A3)", 4},
	{cpu_and, "AND.l D3, (d16, A4)", 4},
	{cpu_and, "AND.l D3, (d16, A5)", 4},
	{cpu_and, "AND.l D3, (d16, A6)", 4},
	{cpu_and, "AND.l D3, (d16, A7)", 4},
	{cpu_and, "AND.l D3, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D3, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D3, (xxx).W", 4},
	{cpu_and, "AND.l D3, (xxx).L", 6},
	{cpu_and, "AND.l D3, (d16, PC)", 4},
	{cpu_and, "AND.l D3, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D3, D0", 2},
	{cpu_mulu, "MULU D3, D1", 2},
	{cpu_mulu, "MULU D3, D2", 2},
	{cpu_mulu, "MULU D3, D3", 2},
	{cpu_mulu, "MULU D3, D4", 2},
	{cpu_mulu, "MULU D3, D5", 2},
	{cpu_mulu, "MULU D3, D6", 2},
	{cpu_mulu, "MULU D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D3, (A0)", 2},
	{cpu_mulu, "MULU D3, (A1)", 2},
	{cpu_mulu, "MULU D3, (A2)", 2},
	{cpu_mulu, "MULU D3, (A3)", 2},
	{cpu_mulu, "MULU D3, (A4)", 2},
	{cpu_mulu, "MULU D3, (A5)", 2},
	{cpu_mulu, "MULU D3, (A6)", 2},
	{cpu_mulu, "MULU D3, (A7)", 2},
	{cpu_mulu, "MULU D3, (A0)+", 2},
	{cpu_mulu, "MULU D3, (A1)+", 2},
	{cpu_mulu, "MULU D3, (A2)+", 2},
	{cpu_mulu, "MULU D3, (A3)+", 2},
	{cpu_mulu, "MULU D3, (A4)+", 2},
	{cpu_mulu, "MULU D3, (A5)+", 2},
	{cpu_mulu, "MULU D3, (A6)+", 2},
	{cpu_mulu, "MULU D3, (A7)+", 2},
	{cpu_mulu, "MULU D3, -(A0)", 2},
	{cpu_mulu, "MULU D3, -(A1)", 2},
	{cpu_mulu, "MULU D3, -(A2)", 2},
	{cpu_mulu, "MULU D3, -(A3)", 2},
	{cpu_mulu, "MULU D3, -(A4)", 2},
	{cpu_mulu, "MULU D3, -(A5)", 2},
	{cpu_mulu, "MULU D3, -(A6)", 2},
	{cpu_mulu, "MULU D3, -(A7)", 2},
	{cpu_mulu, "MULU D3, (d16, A0)", 4},
	{cpu_mulu, "MULU D3, (d16, A1)", 4},
	{cpu_mulu, "MULU D3, (d16, A2)", 4},
	{cpu_mulu, "MULU D3, (d16, A3)", 4},
	{cpu_mulu, "MULU D3, (d16, A4)", 4},
	{cpu_mulu, "MULU D3, (d16, A5)", 4},
	{cpu_mulu, "MULU D3, (d16, A6)", 4},
	{cpu_mulu, "MULU D3, (d16, A7)", 4},
	{cpu_mulu, "MULU D3, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D3, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D3, (xxx).W", 4},
	{cpu_mulu, "MULU D3, (xxx).L", 6},
	{cpu_mulu, "MULU D3, (d16, PC)", 4},
	{cpu_mulu, "MULU D3, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D3", 0},
	{cpu_abcd, "ABCD D1, D3", 0},
	{cpu_abcd, "ABCD D2, D3", 0},
	{cpu_abcd, "ABCD D3, D3", 0},
	{cpu_abcd, "ABCD D4, D3", 0},
	{cpu_abcd, "ABCD D5, D3", 0},
	{cpu_abcd, "ABCD D6, D3", 0},
	{cpu_abcd, "ABCD D7, D3", 0},
	{cpu_abcd, "ABCD -(A0), -(A3)", 0},
	{cpu_abcd, "ABCD -(A1), -(A3)", 0},
	{cpu_abcd, "ABCD -(A2), -(A3)", 0},
	{cpu_abcd, "ABCD -(A3), -(A3)", 0},
	{cpu_abcd, "ABCD -(A4), -(A3)", 0},
	{cpu_abcd, "ABCD -(A5), -(A3)", 0},
	{cpu_abcd, "ABCD -(A6), -(A3)", 0},
	{cpu_abcd, "ABCD -(A7), -(A3)", 0},
	{cpu_and, "AND.b (A0), D3", 2},
	{cpu_and, "AND.b (A1), D3", 2},
	{cpu_and, "AND.b (A2), D3", 2},
	{cpu_and, "AND.b (A3), D3", 2},
	{cpu_and, "AND.b (A4), D3", 2},
	{cpu_and, "AND.b (A5), D3", 2},
	{cpu_and, "AND.b (A6), D3", 2},
	{cpu_and, "AND.b (A7), D3", 2},
	{cpu_and, "AND.b (A0)+, D3", 2},
	{cpu_and, "AND.b (A1)+, D3", 2},
	{cpu_and, "AND.b (A2)+, D3", 2},
	{cpu_and, "AND.b (A3)+, D3", 2},
	{cpu_and, "AND.b (A4)+, D3", 2},
	{cpu_and, "AND.b (A5)+, D3", 2},
	{cpu_and, "AND.b (A6)+, D3", 2},
	{cpu_and, "AND.b (A7)+, D3", 2},
	{cpu_and, "AND.b -(A0), D3", 2},
	{cpu_and, "AND.b -(A1), D3", 2},
	{cpu_and, "AND.b -(A2), D3", 2},
	{cpu_and, "AND.b -(A3), D3", 2},
	{cpu_and, "AND.b -(A4), D3", 2},
	{cpu_and, "AND.b -(A5), D3", 2},
	{cpu_and, "AND.b -(A6), D3", 2},
	{cpu_and, "AND.b -(A7), D3", 2},
	{cpu_and, "AND.b (d16, A0), D3", 4},
	{cpu_and, "AND.b (d16, A1), D3", 4},
	{cpu_and, "AND.b (d16, A2), D3", 4},
	{cpu_and, "AND.b (d16, A3), D3", 4},
	{cpu_and, "AND.b (d16, A4), D3", 4},
	{cpu_and, "AND.b (d16, A5), D3", 4},
	{cpu_and, "AND.b (d16, A6), D3", 4},
	{cpu_and, "AND.b (d16, A7), D3", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D3", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D3", 4},
	{cpu_and, "AND.b (xxx).W, D3", 4},
	{cpu_and, "AND.b (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D3)", 1},
	{cpu_exg, "EXG -(D1), -(D3)", 1},
	{cpu_exg, "EXG -(D2), -(D3)", 1},
	{cpu_exg, "EXG -(D3), -(D3)", 1},
	{cpu_exg, "EXG -(D0), -(D3)", 1},
	{cpu_exg, "EXG -(D1), -(D3)", 1},
	{cpu_exg, "EXG -(D2), -(D3)", 1},
	{cpu_exg, "EXG -(D3), -(D3)", 1},
	{cpu_exg, "EXG A0, A3", 1},
	{cpu_exg, "EXG A1, A3", 1},
	{cpu_exg, "EXG A2, A3", 1},
	{cpu_exg, "EXG A3, A3", 1},
	{cpu_exg, "EXG A0, A3", 1},
	{cpu_exg, "EXG A1, A3", 1},
	{cpu_exg, "EXG A2, A3", 1},
	{cpu_exg, "EXG A3, A3", 1},
	{cpu_and, "AND.w (A0), D3", 2},
	{cpu_and, "AND.w (A1), D3", 2},
	{cpu_and, "AND.w (A2), D3", 2},
	{cpu_and, "AND.w (A3), D3", 2},
	{cpu_and, "AND.w (A4), D3", 2},
	{cpu_and, "AND.w (A5), D3", 2},
	{cpu_and, "AND.w (A6), D3", 2},
	{cpu_and, "AND.w (A7), D3", 2},
	{cpu_and, "AND.w (A0)+, D3", 2},
	{cpu_and, "AND.w (A1)+, D3", 2},
	{cpu_and, "AND.w (A2)+, D3", 2},
	{cpu_and, "AND.w (A3)+, D3", 2},
	{cpu_and, "AND.w (A4)+, D3", 2},
	{cpu_and, "AND.w (A5)+, D3", 2},
	{cpu_and, "AND.w (A6)+, D3", 2},
	{cpu_and, "AND.w (A7)+, D3", 2},
	{cpu_and, "AND.w -(A0), D3", 2},
	{cpu_and, "AND.w -(A1), D3", 2},
	{cpu_and, "AND.w -(A2), D3", 2},
	{cpu_and, "AND.w -(A3), D3", 2},
	{cpu_and, "AND.w -(A4), D3", 2},
	{cpu_and, "AND.w -(A5), D3", 2},
	{cpu_and, "AND.w -(A6), D3", 2},
	{cpu_and, "AND.w -(A7), D3", 2},
	{cpu_and, "AND.w (d16, A0), D3", 4},
	{cpu_and, "AND.w (d16, A1), D3", 4},
	{cpu_and, "AND.w (d16, A2), D3", 4},
	{cpu_and, "AND.w (d16, A3), D3", 4},
	{cpu_and, "AND.w (d16, A4), D3", 4},
	{cpu_and, "AND.w (d16, A5), D3", 4},
	{cpu_and, "AND.w (d16, A6), D3", 4},
	{cpu_and, "AND.w (d16, A7), D3", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D3", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D3", 4},
	{cpu_and, "AND.w (xxx).W, D3", 4},
	{cpu_and, "AND.w (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A3)", 1},
	{cpu_exg, "EXG -(D1), -(A3)", 1},
	{cpu_exg, "EXG -(D2), -(A3)", 1},
	{cpu_exg, "EXG -(D3), -(A3)", 1},
	{cpu_exg, "EXG -(D0), -(A3)", 1},
	{cpu_exg, "EXG -(D1), -(A3)", 1},
	{cpu_exg, "EXG -(D2), -(A3)", 1},
	{cpu_exg, "EXG -(D3), -(A3)", 1},
	{cpu_and, "AND.l (A0), D3", 2},
	{cpu_and, "AND.l (A1), D3", 2},
	{cpu_and, "AND.l (A2), D3", 2},
	{cpu_and, "AND.l (A3), D3", 2},
	{cpu_and, "AND.l (A4), D3", 2},
	{cpu_and, "AND.l (A5), D3", 2},
	{cpu_and, "AND.l (A6), D3", 2},
	{cpu_and, "AND.l (A7), D3", 2},
	{cpu_and, "AND.l (A0)+, D3", 2},
	{cpu_and, "AND.l (A1)+, D3", 2},
	{cpu_and, "AND.l (A2)+, D3", 2},
	{cpu_and, "AND.l (A3)+, D3", 2},
	{cpu_and, "AND.l (A4)+, D3", 2},
	{cpu_and, "AND.l (A5)+, D3", 2},
	{cpu_and, "AND.l (A6)+, D3", 2},
	{cpu_and, "AND.l (A7)+, D3", 2},
	{cpu_and, "AND.l -(A0), D3", 2},
	{cpu_and, "AND.l -(A1), D3", 2},
	{cpu_and, "AND.l -(A2), D3", 2},
	{cpu_and, "AND.l -(A3), D3", 2},
	{cpu_and, "AND.l -(A4), D3", 2},
	{cpu_and, "AND.l -(A5), D3", 2},
	{cpu_and, "AND.l -(A6), D3", 2},
	{cpu_and, "AND.l -(A7), D3", 2},
	{cpu_and, "AND.l (d16, A0), D3", 4},
	{cpu_and, "AND.l (d16, A1), D3", 4},
	{cpu_and, "AND.l (d16, A2), D3", 4},
	{cpu_and, "AND.l (d16, A3), D3", 4},
	{cpu_and, "AND.l (d16, A4), D3", 4},
	{cpu_and, "AND.l (d16, A5), D3", 4},
	{cpu_and, "AND.l (d16, A6), D3", 4},
	{cpu_and, "AND.l (d16, A7), D3", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D3", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D3", 4},
	{cpu_and, "AND.l (xxx).W, D3", 4},
	{cpu_and, "AND.l (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D3, D0", 2},
	{cpu_muls, "MULS D3, D1", 2},
	{cpu_muls, "MULS D3, D2", 2},
	{cpu_muls, "MULS D3, D3", 2},
	{cpu_muls, "MULS D3, D4", 2},
	{cpu_muls, "MULS D3, D5", 2},
	{cpu_muls, "MULS D3, D6", 2},
	{cpu_muls, "MULS D3, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D3, (A0)", 2},
	{cpu_muls, "MULS D3, (A1)", 2},
	{cpu_muls, "MULS D3, (A2)", 2},
	{cpu_muls, "MULS D3, (A3)", 2},
	{cpu_muls, "MULS D3, (A4)", 2},
	{cpu_muls, "MULS D3, (A5)", 2},
	{cpu_muls, "MULS D3, (A6)", 2},
	{cpu_muls, "MULS D3, (A7)", 2},
	{cpu_muls, "MULS D3, (A0)+", 2},
	{cpu_muls, "MULS D3, (A1)+", 2},
	{cpu_muls, "MULS D3, (A2)+", 2},
	{cpu_muls, "MULS D3, (A3)+", 2},
	{cpu_muls, "MULS D3, (A4)+", 2},
	{cpu_muls, "MULS D3, (A5)+", 2},
	{cpu_muls, "MULS D3, (A6)+", 2},
	{cpu_muls, "MULS D3, (A7)+", 2},
	{cpu_muls, "MULS D3, -(A0)", 2},
	{cpu_muls, "MULS D3, -(A1)", 2},
	{cpu_muls, "MULS D3, -(A2)", 2},
	{cpu_muls, "MULS D3, -(A3)", 2},
	{cpu_muls, "MULS D3, -(A4)", 2},
	{cpu_muls, "MULS D3, -(A5)", 2},
	{cpu_muls, "MULS D3, -(A6)", 2},
	{cpu_muls, "MULS D3, -(A7)", 2},
	{cpu_muls, "MULS D3, (d16, A0)", 4},
	{cpu_muls, "MULS D3, (d16, A1)", 4},
	{cpu_muls, "MULS D3, (d16, A2)", 4},
	{cpu_muls, "MULS D3, (d16, A3)", 4},
	{cpu_muls, "MULS D3, (d16, A4)", 4},
	{cpu_muls, "MULS D3, (d16, A5)", 4},
	{cpu_muls, "MULS D3, (d16, A6)", 4},
	{cpu_muls, "MULS D3, (d16, A7)", 4},
	{cpu_muls, "MULS D3, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D3, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D3, (xxx).W", 4},
	{cpu_muls, "MULS D3, (xxx).L", 6},
	{cpu_muls, "MULS D3, (d16, PC)", 4},
	{cpu_muls, "MULS D3, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D4, D0", 2},
	{cpu_and, "AND.b D4, D1", 2},
	{cpu_and, "AND.b D4, D2", 2},
	{cpu_and, "AND.b D4, D3", 2},
	{cpu_and, "AND.b D4, D4", 2},
	{cpu_and, "AND.b D4, D5", 2},
	{cpu_and, "AND.b D4, D6", 2},
	{cpu_and, "AND.b D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D4, (A0)", 2},
	{cpu_and, "AND.b D4, (A1)", 2},
	{cpu_and, "AND.b D4, (A2)", 2},
	{cpu_and, "AND.b D4, (A3)", 2},
	{cpu_and, "AND.b D4, (A4)", 2},
	{cpu_and, "AND.b D4, (A5)", 2},
	{cpu_and, "AND.b D4, (A6)", 2},
	{cpu_and, "AND.b D4, (A7)", 2},
	{cpu_and, "AND.b D4, (A0)+", 2},
	{cpu_and, "AND.b D4, (A1)+", 2},
	{cpu_and, "AND.b D4, (A2)+", 2},
	{cpu_and, "AND.b D4, (A3)+", 2},
	{cpu_and, "AND.b D4, (A4)+", 2},
	{cpu_and, "AND.b D4, (A5)+", 2},
	{cpu_and, "AND.b D4, (A6)+", 2},
	{cpu_and, "AND.b D4, (A7)+", 2},
	{cpu_and, "AND.b D4, -(A0)", 2},
	{cpu_and, "AND.b D4, -(A1)", 2},
	{cpu_and, "AND.b D4, -(A2)", 2},
	{cpu_and, "AND.b D4, -(A3)", 2},
	{cpu_and, "AND.b D4, -(A4)", 2},
	{cpu_and, "AND.b D4, -(A5)", 2},
	{cpu_and, "AND.b D4, -(A6)", 2},
	{cpu_and, "AND.b D4, -(A7)", 2},
	{cpu_and, "AND.b D4, (d16, A0)", 4},
	{cpu_and, "AND.b D4, (d16, A1)", 4},
	{cpu_and, "AND.b D4, (d16, A2)", 4},
	{cpu_and, "AND.b D4, (d16, A3)", 4},
	{cpu_and, "AND.b D4, (d16, A4)", 4},
	{cpu_and, "AND.b D4, (d16, A5)", 4},
	{cpu_and, "AND.b D4, (d16, A6)", 4},
	{cpu_and, "AND.b D4, (d16, A7)", 4},
	{cpu_and, "AND.b D4, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D4, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D4, (xxx).W", 4},
	{cpu_and, "AND.b D4, (xxx).L", 6},
	{cpu_and, "AND.b D4, (d16, PC)", 4},
	{cpu_and, "AND.b D4, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D4, D0", 2},
	{cpu_and, "AND.w D4, D1", 2},
	{cpu_and, "AND.w D4, D2", 2},
	{cpu_and, "AND.w D4, D3", 2},
	{cpu_and, "AND.w D4, D4", 2},
	{cpu_and, "AND.w D4, D5", 2},
	{cpu_and, "AND.w D4, D6", 2},
	{cpu_and, "AND.w D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D4, (A0)", 2},
	{cpu_and, "AND.w D4, (A1)", 2},
	{cpu_and, "AND.w D4, (A2)", 2},
	{cpu_and, "AND.w D4, (A3)", 2},
	{cpu_and, "AND.w D4, (A4)", 2},
	{cpu_and, "AND.w D4, (A5)", 2},
	{cpu_and, "AND.w D4, (A6)", 2},
	{cpu_and, "AND.w D4, (A7)", 2},
	{cpu_and, "AND.w D4, (A0)+", 2},
	{cpu_and, "AND.w D4, (A1)+", 2},
	{cpu_and, "AND.w D4, (A2)+", 2},
	{cpu_and, "AND.w D4, (A3)+", 2},
	{cpu_and, "AND.w D4, (A4)+", 2},
	{cpu_and, "AND.w D4, (A5)+", 2},
	{cpu_and, "AND.w D4, (A6)+", 2},
	{cpu_and, "AND.w D4, (A7)+", 2},
	{cpu_and, "AND.w D4, -(A0)", 2},
	{cpu_and, "AND.w D4, -(A1)", 2},
	{cpu_and, "AND.w D4, -(A2)", 2},
	{cpu_and, "AND.w D4, -(A3)", 2},
	{cpu_and, "AND.w D4, -(A4)", 2},
	{cpu_and, "AND.w D4, -(A5)", 2},
	{cpu_and, "AND.w D4, -(A6)", 2},
	{cpu_and, "AND.w D4, -(A7)", 2},
	{cpu_and, "AND.w D4, (d16, A0)", 4},
	{cpu_and, "AND.w D4, (d16, A1)", 4},
	{cpu_and, "AND.w D4, (d16, A2)", 4},
	{cpu_and, "AND.w D4, (d16, A3)", 4},
	{cpu_and, "AND.w D4, (d16, A4)", 4},
	{cpu_and, "AND.w D4, (d16, A5)", 4},
	{cpu_and, "AND.w D4, (d16, A6)", 4},
	{cpu_and, "AND.w D4, (d16, A7)", 4},
	{cpu_and, "AND.w D4, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D4, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D4, (xxx).W", 4},
	{cpu_and, "AND.w D4, (xxx).L", 6},
	{cpu_and, "AND.w D4, (d16, PC)", 4},
	{cpu_and, "AND.w D4, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D4, D0", 2},
	{cpu_and, "AND.l D4, D1", 2},
	{cpu_and, "AND.l D4, D2", 2},
	{cpu_and, "AND.l D4, D3", 2},
	{cpu_and, "AND.l D4, D4", 2},
	{cpu_and, "AND.l D4, D5", 2},
	{cpu_and, "AND.l D4, D6", 2},
	{cpu_and, "AND.l D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D4, (A0)", 2},
	{cpu_and, "AND.l D4, (A1)", 2},
	{cpu_and, "AND.l D4, (A2)", 2},
	{cpu_and, "AND.l D4, (A3)", 2},
	{cpu_and, "AND.l D4, (A4)", 2},
	{cpu_and, "AND.l D4, (A5)", 2},
	{cpu_and, "AND.l D4, (A6)", 2},
	{cpu_and, "AND.l D4, (A7)", 2},
	{cpu_and, "AND.l D4, (A0)+", 2},
	{cpu_and, "AND.l D4, (A1)+", 2},
	{cpu_and, "AND.l D4, (A2)+", 2},
	{cpu_and, "AND.l D4, (A3)+", 2},
	{cpu_and, "AND.l D4, (A4)+", 2},
	{cpu_and, "AND.l D4, (A5)+", 2},
	{cpu_and, "AND.l D4, (A6)+", 2},
	{cpu_and, "AND.l D4, (A7)+", 2},
	{cpu_and, "AND.l D4, -(A0)", 2},
	{cpu_and, "AND.l D4, -(A1)", 2},
	{cpu_and, "AND.l D4, -(A2)", 2},
	{cpu_and, "AND.l D4, -(A3)", 2},
	{cpu_and, "AND.l D4, -(A4)", 2},
	{cpu_and, "AND.l D4, -(A5)", 2},
	{cpu_and, "AND.l D4, -(A6)", 2},
	{cpu_and, "AND.l D4, -(A7)", 2},
	{cpu_and, "AND.l D4, (d16, A0)", 4},
	{cpu_and, "AND.l D4, (d16, A1)", 4},
	{cpu_and, "AND.l D4, (d16, A2)", 4},
	{cpu_and, "AND.l D4, (d16, A3)", 4},
	{cpu_and, "AND.l D4, (d16, A4)", 4},
	{cpu_and, "AND.l D4, (d16, A5)", 4},
	{cpu_and, "AND.l D4, (d16, A6)", 4},
	{cpu_and, "AND.l D4, (d16, A7)", 4},
	{cpu_and, "AND.l D4, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D4, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D4, (xxx).W", 4},
	{cpu_and, "AND.l D4, (xxx).L", 6},
	{cpu_and, "AND.l D4, (d16, PC)", 4},
	{cpu_and, "AND.l D4, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D4, D0", 2},
	{cpu_mulu, "MULU D4, D1", 2},
	{cpu_mulu, "MULU D4, D2", 2},
	{cpu_mulu, "MULU D4, D3", 2},
	{cpu_mulu, "MULU D4, D4", 2},
	{cpu_mulu, "MULU D4, D5", 2},
	{cpu_mulu, "MULU D4, D6", 2},
	{cpu_mulu, "MULU D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D4, (A0)", 2},
	{cpu_mulu, "MULU D4, (A1)", 2},
	{cpu_mulu, "MULU D4, (A2)", 2},
	{cpu_mulu, "MULU D4, (A3)", 2},
	{cpu_mulu, "MULU D4, (A4)", 2},
	{cpu_mulu, "MULU D4, (A5)", 2},
	{cpu_mulu, "MULU D4, (A6)", 2},
	{cpu_mulu, "MULU D4, (A7)", 2},
	{cpu_mulu, "MULU D4, (A0)+", 2},
	{cpu_mulu, "MULU D4, (A1)+", 2},
	{cpu_mulu, "MULU D4, (A2)+", 2},
	{cpu_mulu, "MULU D4, (A3)+", 2},
	{cpu_mulu, "MULU D4, (A4)+", 2},
	{cpu_mulu, "MULU D4, (A5)+", 2},
	{cpu_mulu, "MULU D4, (A6)+", 2},
	{cpu_mulu, "MULU D4, (A7)+", 2},
	{cpu_mulu, "MULU D4, -(A0)", 2},
	{cpu_mulu, "MULU D4, -(A1)", 2},
	{cpu_mulu, "MULU D4, -(A2)", 2},
	{cpu_mulu, "MULU D4, -(A3)", 2},
	{cpu_mulu, "MULU D4, -(A4)", 2},
	{cpu_mulu, "MULU D4, -(A5)", 2},
	{cpu_mulu, "MULU D4, -(A6)", 2},
	{cpu_mulu, "MULU D4, -(A7)", 2},
	{cpu_mulu, "MULU D4, (d16, A0)", 4},
	{cpu_mulu, "MULU D4, (d16, A1)", 4},
	{cpu_mulu, "MULU D4, (d16, A2)", 4},
	{cpu_mulu, "MULU D4, (d16, A3)", 4},
	{cpu_mulu, "MULU D4, (d16, A4)", 4},
	{cpu_mulu, "MULU D4, (d16, A5)", 4},
	{cpu_mulu, "MULU D4, (d16, A6)", 4},
	{cpu_mulu, "MULU D4, (d16, A7)", 4},
	{cpu_mulu, "MULU D4, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D4, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D4, (xxx).W", 4},
	{cpu_mulu, "MULU D4, (xxx).L", 6},
	{cpu_mulu, "MULU D4, (d16, PC)", 4},
	{cpu_mulu, "MULU D4, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D4", 0},
	{cpu_abcd, "ABCD D1, D4", 0},
	{cpu_abcd, "ABCD D2, D4", 0},
	{cpu_abcd, "ABCD D3, D4", 0},
	{cpu_abcd, "ABCD D4, D4", 0},
	{cpu_abcd, "ABCD D5, D4", 0},
	{cpu_abcd, "ABCD D6, D4", 0},
	{cpu_abcd, "ABCD D7, D4", 0},
	{cpu_abcd, "ABCD -(A0), -(A4)", 0},
	{cpu_abcd, "ABCD -(A1), -(A4)", 0},
	{cpu_abcd, "ABCD -(A2), -(A4)", 0},
	{cpu_abcd, "ABCD -(A3), -(A4)", 0},
	{cpu_abcd, "ABCD -(A4), -(A4)", 0},
	{cpu_abcd, "ABCD -(A5), -(A4)", 0},
	{cpu_abcd, "ABCD -(A6), -(A4)", 0},
	{cpu_abcd, "ABCD -(A7), -(A4)", 0},
	{cpu_and, "AND.b (A0), D4", 2},
	{cpu_and, "AND.b (A1), D4", 2},
	{cpu_and, "AND.b (A2), D4", 2},
	{cpu_and, "AND.b (A3), D4", 2},
	{cpu_and, "AND.b (A4), D4", 2},
	{cpu_and, "AND.b (A5), D4", 2},
	{cpu_and, "AND.b (A6), D4", 2},
	{cpu_and, "AND.b (A7), D4", 2},
	{cpu_and, "AND.b (A0)+, D4", 2},
	{cpu_and, "AND.b (A1)+, D4", 2},
	{cpu_and, "AND.b (A2)+, D4", 2},
	{cpu_and, "AND.b (A3)+, D4", 2},
	{cpu_and, "AND.b (A4)+, D4", 2},
	{cpu_and, "AND.b (A5)+, D4", 2},
	{cpu_and, "AND.b (A6)+, D4", 2},
	{cpu_and, "AND.b (A7)+, D4", 2},
	{cpu_and, "AND.b -(A0), D4", 2},
	{cpu_and, "AND.b -(A1), D4", 2},
	{cpu_and, "AND.b -(A2), D4", 2},
	{cpu_and, "AND.b -(A3), D4", 2},
	{cpu_and, "AND.b -(A4), D4", 2},
	{cpu_and, "AND.b -(A5), D4", 2},
	{cpu_and, "AND.b -(A6), D4", 2},
	{cpu_and, "AND.b -(A7), D4", 2},
	{cpu_and, "AND.b (d16, A0), D4", 4},
	{cpu_and, "AND.b (d16, A1), D4", 4},
	{cpu_and, "AND.b (d16, A2), D4", 4},
	{cpu_and, "AND.b (d16, A3), D4", 4},
	{cpu_and, "AND.b (d16, A4), D4", 4},
	{cpu_and, "AND.b (d16, A5), D4", 4},
	{cpu_and, "AND.b (d16, A6), D4", 4},
	{cpu_and, "AND.b (d16, A7), D4", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D4", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D4", 4},
	{cpu_and, "AND.b (xxx).W, D4", 4},
	{cpu_and, "AND.b (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D4)", 1},
	{cpu_exg, "EXG -(D1), -(D4)", 1},
	{cpu_exg, "EXG -(D2), -(D4)", 1},
	{cpu_exg, "EXG -(D3), -(D4)", 1},
	{cpu_exg, "EXG -(D0), -(D4)", 1},
	{cpu_exg, "EXG -(D1), -(D4)", 1},
	{cpu_exg, "EXG -(D2), -(D4)", 1},
	{cpu_exg, "EXG -(D3), -(D4)", 1},
	{cpu_exg, "EXG A0, A4", 1},
	{cpu_exg, "EXG A1, A4", 1},
	{cpu_exg, "EXG A2, A4", 1},
	{cpu_exg, "EXG A3, A4", 1},
	{cpu_exg, "EXG A0, A4", 1},
	{cpu_exg, "EXG A1, A4", 1},
	{cpu_exg, "EXG A2, A4", 1},
	{cpu_exg, "EXG A3, A4", 1},
	{cpu_and, "AND.w (A0), D4", 2},
	{cpu_and, "AND.w (A1), D4", 2},
	{cpu_and, "AND.w (A2), D4", 2},
	{cpu_and, "AND.w (A3), D4", 2},
	{cpu_and, "AND.w (A4), D4", 2},
	{cpu_and, "AND.w (A5), D4", 2},
	{cpu_and, "AND.w (A6), D4", 2},
	{cpu_and, "AND.w (A7), D4", 2},
	{cpu_and, "AND.w (A0)+, D4", 2},
	{cpu_and, "AND.w (A1)+, D4", 2},
	{cpu_and, "AND.w (A2)+, D4", 2},
	{cpu_and, "AND.w (A3)+, D4", 2},
	{cpu_and, "AND.w (A4)+, D4", 2},
	{cpu_and, "AND.w (A5)+, D4", 2},
	{cpu_and, "AND.w (A6)+, D4", 2},
	{cpu_and, "AND.w (A7)+, D4", 2},
	{cpu_and, "AND.w -(A0), D4", 2},
	{cpu_and, "AND.w -(A1), D4", 2},
	{cpu_and, "AND.w -(A2), D4", 2},
	{cpu_and, "AND.w -(A3), D4", 2},
	{cpu_and, "AND.w -(A4), D4", 2},
	{cpu_and, "AND.w -(A5), D4", 2},
	{cpu_and, "AND.w -(A6), D4", 2},
	{cpu_and, "AND.w -(A7), D4", 2},
	{cpu_and, "AND.w (d16, A0), D4", 4},
	{cpu_and, "AND.w (d16, A1), D4", 4},
	{cpu_and, "AND.w (d16, A2), D4", 4},
	{cpu_and, "AND.w (d16, A3), D4", 4},
	{cpu_and, "AND.w (d16, A4), D4", 4},
	{cpu_and, "AND.w (d16, A5), D4", 4},
	{cpu_and, "AND.w (d16, A6), D4", 4},
	{cpu_and, "AND.w (d16, A7), D4", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D4", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D4", 4},
	{cpu_and, "AND.w (xxx).W, D4", 4},
	{cpu_and, "AND.w (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A4)", 1},
	{cpu_exg, "EXG -(D1), -(A4)", 1},
	{cpu_exg, "EXG -(D2), -(A4)", 1},
	{cpu_exg, "EXG -(D3), -(A4)", 1},
	{cpu_exg, "EXG -(D0), -(A4)", 1},
	{cpu_exg, "EXG -(D1), -(A4)", 1},
	{cpu_exg, "EXG -(D2), -(A4)", 1},
	{cpu_exg, "EXG -(D3), -(A4)", 1},
	{cpu_and, "AND.l (A0), D4", 2},
	{cpu_and, "AND.l (A1), D4", 2},
	{cpu_and, "AND.l (A2), D4", 2},
	{cpu_and, "AND.l (A3), D4", 2},
	{cpu_and, "AND.l (A4), D4", 2},
	{cpu_and, "AND.l (A5), D4", 2},
	{cpu_and, "AND.l (A6), D4", 2},
	{cpu_and, "AND.l (A7), D4", 2},
	{cpu_and, "AND.l (A0)+, D4", 2},
	{cpu_and, "AND.l (A1)+, D4", 2},
	{cpu_and, "AND.l (A2)+, D4", 2},
	{cpu_and, "AND.l (A3)+, D4", 2},
	{cpu_and, "AND.l (A4)+, D4", 2},
	{cpu_and, "AND.l (A5)+, D4", 2},
	{cpu_and, "AND.l (A6)+, D4", 2},
	{cpu_and, "AND.l (A7)+, D4", 2},
	{cpu_and, "AND.l -(A0), D4", 2},
	{cpu_and, "AND.l -(A1), D4", 2},
	{cpu_and, "AND.l -(A2), D4", 2},
	{cpu_and, "AND.l -(A3), D4", 2},
	{cpu_and, "AND.l -(A4), D4", 2},
	{cpu_and, "AND.l -(A5), D4", 2},
	{cpu_and, "AND.l -(A6), D4", 2},
	{cpu_and, "AND.l -(A7), D4", 2},
	{cpu_and, "AND.l (d16, A0), D4", 4},
	{cpu_and, "AND.l (d16, A1), D4", 4},
	{cpu_and, "AND.l (d16, A2), D4", 4},
	{cpu_and, "AND.l (d16, A3), D4", 4},
	{cpu_and, "AND.l (d16, A4), D4", 4},
	{cpu_and, "AND.l (d16, A5), D4", 4},
	{cpu_and, "AND.l (d16, A6), D4", 4},
	{cpu_and, "AND.l (d16, A7), D4", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D4", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D4", 4},
	{cpu_and, "AND.l (xxx).W, D4", 4},
	{cpu_and, "AND.l (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D4, D0", 2},
	{cpu_muls, "MULS D4, D1", 2},
	{cpu_muls, "MULS D4, D2", 2},
	{cpu_muls, "MULS D4, D3", 2},
	{cpu_muls, "MULS D4, D4", 2},
	{cpu_muls, "MULS D4, D5", 2},
	{cpu_muls, "MULS D4, D6", 2},
	{cpu_muls, "MULS D4, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D4, (A0)", 2},
	{cpu_muls, "MULS D4, (A1)", 2},
	{cpu_muls, "MULS D4, (A2)", 2},
	{cpu_muls, "MULS D4, (A3)", 2},
	{cpu_muls, "MULS D4, (A4)", 2},
	{cpu_muls, "MULS D4, (A5)", 2},
	{cpu_muls, "MULS D4, (A6)", 2},
	{cpu_muls, "MULS D4, (A7)", 2},
	{cpu_muls, "MULS D4, (A0)+", 2},
	{cpu_muls, "MULS D4, (A1)+", 2},
	{cpu_muls, "MULS D4, (A2)+", 2},
	{cpu_muls, "MULS D4, (A3)+", 2},
	{cpu_muls, "MULS D4, (A4)+", 2},
	{cpu_muls, "MULS D4, (A5)+", 2},
	{cpu_muls, "MULS D4, (A6)+", 2},
	{cpu_muls, "MULS D4, (A7)+", 2},
	{cpu_muls, "MULS D4, -(A0)", 2},
	{cpu_muls, "MULS D4, -(A1)", 2},
	{cpu_muls, "MULS D4, -(A2)", 2},
	{cpu_muls, "MULS D4, -(A3)", 2},
	{cpu_muls, "MULS D4, -(A4)", 2},
	{cpu_muls, "MULS D4, -(A5)", 2},
	{cpu_muls, "MULS D4, -(A6)", 2},
	{cpu_muls, "MULS D4, -(A7)", 2},
	{cpu_muls, "MULS D4, (d16, A0)", 4},
	{cpu_muls, "MULS D4, (d16, A1)", 4},
	{cpu_muls, "MULS D4, (d16, A2)", 4},
	{cpu_muls, "MULS D4, (d16, A3)", 4},
	{cpu_muls, "MULS D4, (d16, A4)", 4},
	{cpu_muls, "MULS D4, (d16, A5)", 4},
	{cpu_muls, "MULS D4, (d16, A6)", 4},
	{cpu_muls, "MULS D4, (d16, A7)", 4},
	{cpu_muls, "MULS D4, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D4, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D4, (xxx).W", 4},
	{cpu_muls, "MULS D4, (xxx).L", 6},
	{cpu_muls, "MULS D4, (d16, PC)", 4},
	{cpu_muls, "MULS D4, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D5, D0", 2},
	{cpu_and, "AND.b D5, D1", 2},
	{cpu_and, "AND.b D5, D2", 2},
	{cpu_and, "AND.b D5, D3", 2},
	{cpu_and, "AND.b D5, D4", 2},
	{cpu_and, "AND.b D5, D5", 2},
	{cpu_and, "AND.b D5, D6", 2},
	{cpu_and, "AND.b D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D5, (A0)", 2},
	{cpu_and, "AND.b D5, (A1)", 2},
	{cpu_and, "AND.b D5, (A2)", 2},
	{cpu_and, "AND.b D5, (A3)", 2},
	{cpu_and, "AND.b D5, (A4)", 2},
	{cpu_and, "AND.b D5, (A5)", 2},
	{cpu_and, "AND.b D5, (A6)", 2},
	{cpu_and, "AND.b D5, (A7)", 2},
	{cpu_and, "AND.b D5, (A0)+", 2},
	{cpu_and, "AND.b D5, (A1)+", 2},
	{cpu_and, "AND.b D5, (A2)+", 2},
	{cpu_and, "AND.b D5, (A3)+", 2},
	{cpu_and, "AND.b D5, (A4)+", 2},
	{cpu_and, "AND.b D5, (A5)+", 2},
	{cpu_and, "AND.b D5, (A6)+", 2},
	{cpu_and, "AND.b D5, (A7)+", 2},
	{cpu_and, "AND.b D5, -(A0)", 2},
	{cpu_and, "AND.b D5, -(A1)", 2},
	{cpu_and, "AND.b D5, -(A2)", 2},
	{cpu_and, "AND.b D5, -(A3)", 2},
	{cpu_and, "AND.b D5, -(A4)", 2},
	{cpu_and, "AND.b D5, -(A5)", 2},
	{cpu_and, "AND.b D5, -(A6)", 2},
	{cpu_and, "AND.b D5, -(A7)", 2},
	{cpu_and, "AND.b D5, (d16, A0)", 4},
	{cpu_and, "AND.b D5, (d16, A1)", 4},
	{cpu_and, "AND.b D5, (d16, A2)", 4},
	{cpu_and, "AND.b D5, (d16, A3)", 4},
	{cpu_and, "AND.b D5, (d16, A4)", 4},
	{cpu_and, "AND.b D5, (d16, A5)", 4},
	{cpu_and, "AND.b D5, (d16, A6)", 4},
	{cpu_and, "AND.b D5, (d16, A7)", 4},
	{cpu_and, "AND.b D5, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D5, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D5, (xxx).W", 4},
	{cpu_and, "AND.b D5, (xxx).L", 6},
	{cpu_and, "AND.b D5, (d16, PC)", 4},
	{cpu_and, "AND.b D5, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D5, D0", 2},
	{cpu_and, "AND.w D5, D1", 2},
	{cpu_and, "AND.w D5, D2", 2},
	{cpu_and, "AND.w D5, D3", 2},
	{cpu_and, "AND.w D5, D4", 2},
	{cpu_and, "AND.w D5, D5", 2},
	{cpu_and, "AND.w D5, D6", 2},
	{cpu_and, "AND.w D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D5, (A0)", 2},
	{cpu_and, "AND.w D5, (A1)", 2},
	{cpu_and, "AND.w D5, (A2)", 2},
	{cpu_and, "AND.w D5, (A3)", 2},
	{cpu_and, "AND.w D5, (A4)", 2},
	{cpu_and, "AND.w D5, (A5)", 2},
	{cpu_and, "AND.w D5, (A6)", 2},
	{cpu_and, "AND.w D5, (A7)", 2},
	{cpu_and, "AND.w D5, (A0)+", 2},
	{cpu_and, "AND.w D5, (A1)+", 2},
	{cpu_and, "AND.w D5, (A2)+", 2},
	{cpu_and, "AND.w D5, (A3)+", 2},
	{cpu_and, "AND.w D5, (A4)+", 2},
	{cpu_and, "AND.w D5, (A5)+", 2},
	{cpu_and, "AND.w D5, (A6)+", 2},
	{cpu_and, "AND.w D5, (A7)+", 2},
	{cpu_and, "AND.w D5, -(A0)", 2},
	{cpu_and, "AND.w D5, -(A1)", 2},
	{cpu_and, "AND.w D5, -(A2)", 2},
	{cpu_and, "AND.w D5, -(A3)", 2},
	{cpu_and, "AND.w D5, -(A4)", 2},
	{cpu_and, "AND.w D5, -(A5)", 2},
	{cpu_and, "AND.w D5, -(A6)", 2},
	{cpu_and, "AND.w D5, -(A7)", 2},
	{cpu_and, "AND.w D5, (d16, A0)", 4},
	{cpu_and, "AND.w D5, (d16, A1)", 4},
	{cpu_and, "AND.w D5, (d16, A2)", 4},
	{cpu_and, "AND.w D5, (d16, A3)", 4},
	{cpu_and, "AND.w D5, (d16, A4)", 4},
	{cpu_and, "AND.w D5, (d16, A5)", 4},
	{cpu_and, "AND.w D5, (d16, A6)", 4},
	{cpu_and, "AND.w D5, (d16, A7)", 4},
	{cpu_and, "AND.w D5, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D5, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D5, (xxx).W", 4},
	{cpu_and, "AND.w D5, (xxx).L", 6},
	{cpu_and, "AND.w D5, (d16, PC)", 4},
	{cpu_and, "AND.w D5, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D5, D0", 2},
	{cpu_and, "AND.l D5, D1", 2},
	{cpu_and, "AND.l D5, D2", 2},
	{cpu_and, "AND.l D5, D3", 2},
	{cpu_and, "AND.l D5, D4", 2},
	{cpu_and, "AND.l D5, D5", 2},
	{cpu_and, "AND.l D5, D6", 2},
	{cpu_and, "AND.l D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D5, (A0)", 2},
	{cpu_and, "AND.l D5, (A1)", 2},
	{cpu_and, "AND.l D5, (A2)", 2},
	{cpu_and, "AND.l D5, (A3)", 2},
	{cpu_and, "AND.l D5, (A4)", 2},
	{cpu_and, "AND.l D5, (A5)", 2},
	{cpu_and, "AND.l D5, (A6)", 2},
	{cpu_and, "AND.l D5, (A7)", 2},
	{cpu_and, "AND.l D5, (A0)+", 2},
	{cpu_and, "AND.l D5, (A1)+", 2},
	{cpu_and, "AND.l D5, (A2)+", 2},
	{cpu_and, "AND.l D5, (A3)+", 2},
	{cpu_and, "AND.l D5, (A4)+", 2},
	{cpu_and, "AND.l D5, (A5)+", 2},
	{cpu_and, "AND.l D5, (A6)+", 2},
	{cpu_and, "AND.l D5, (A7)+", 2},
	{cpu_and, "AND.l D5, -(A0)", 2},
	{cpu_and, "AND.l D5, -(A1)", 2},
	{cpu_and, "AND.l D5, -(A2)", 2},
	{cpu_and, "AND.l D5, -(A3)", 2},
	{cpu_and, "AND.l D5, -(A4)", 2},
	{cpu_and, "AND.l D5, -(A5)", 2},
	{cpu_and, "AND.l D5, -(A6)", 2},
	{cpu_and, "AND.l D5, -(A7)", 2},
	{cpu_and, "AND.l D5, (d16, A0)", 4},
	{cpu_and, "AND.l D5, (d16, A1)", 4},
	{cpu_and, "AND.l D5, (d16, A2)", 4},
	{cpu_and, "AND.l D5, (d16, A3)", 4},
	{cpu_and, "AND.l D5, (d16, A4)", 4},
	{cpu_and, "AND.l D5, (d16, A5)", 4},
	{cpu_and, "AND.l D5, (d16, A6)", 4},
	{cpu_and, "AND.l D5, (d16, A7)", 4},
	{cpu_and, "AND.l D5, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D5, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D5, (xxx).W", 4},
	{cpu_and, "AND.l D5, (xxx).L", 6},
	{cpu_and, "AND.l D5, (d16, PC)", 4},
	{cpu_and, "AND.l D5, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D5, D0", 2},
	{cpu_mulu, "MULU D5, D1", 2},
	{cpu_mulu, "MULU D5, D2", 2},
	{cpu_mulu, "MULU D5, D3", 2},
	{cpu_mulu, "MULU D5, D4", 2},
	{cpu_mulu, "MULU D5, D5", 2},
	{cpu_mulu, "MULU D5, D6", 2},
	{cpu_mulu, "MULU D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D5, (A0)", 2},
	{cpu_mulu, "MULU D5, (A1)", 2},
	{cpu_mulu, "MULU D5, (A2)", 2},
	{cpu_mulu, "MULU D5, (A3)", 2},
	{cpu_mulu, "MULU D5, (A4)", 2},
	{cpu_mulu, "MULU D5, (A5)", 2},
	{cpu_mulu, "MULU D5, (A6)", 2},
	{cpu_mulu, "MULU D5, (A7)", 2},
	{cpu_mulu, "MULU D5, (A0)+", 2},
	{cpu_mulu, "MULU D5, (A1)+", 2},
	{cpu_mulu, "MULU D5, (A2)+", 2},
	{cpu_mulu, "MULU D5, (A3)+", 2},
	{cpu_mulu, "MULU D5, (A4)+", 2},
	{cpu_mulu, "MULU D5, (A5)+", 2},
	{cpu_mulu, "MULU D5, (A6)+", 2},
	{cpu_mulu, "MULU D5, (A7)+", 2},
	{cpu_mulu, "MULU D5, -(A0)", 2},
	{cpu_mulu, "MULU D5, -(A1)", 2},
	{cpu_mulu, "MULU D5, -(A2)", 2},
	{cpu_mulu, "MULU D5, -(A3)", 2},
	{cpu_mulu, "MULU D5, -(A4)", 2},
	{cpu_mulu, "MULU D5, -(A5)", 2},
	{cpu_mulu, "MULU D5, -(A6)", 2},
	{cpu_mulu, "MULU D5, -(A7)", 2},
	{cpu_mulu, "MULU D5, (d16, A0)", 4},
	{cpu_mulu, "MULU D5, (d16, A1)", 4},
	{cpu_mulu, "MULU D5, (d16, A2)", 4},
	{cpu_mulu, "MULU D5, (d16, A3)", 4},
	{cpu_mulu, "MULU D5, (d16, A4)", 4},
	{cpu_mulu, "MULU D5, (d16, A5)", 4},
	{cpu_mulu, "MULU D5, (d16, A6)", 4},
	{cpu_mulu, "MULU D5, (d16, A7)", 4},
	{cpu_mulu, "MULU D5, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D5, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D5, (xxx).W", 4},
	{cpu_mulu, "MULU D5, (xxx).L", 6},
	{cpu_mulu, "MULU D5, (d16, PC)", 4},
	{cpu_mulu, "MULU D5, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D5", 0},
	{cpu_abcd, "ABCD D1, D5", 0},
	{cpu_abcd, "ABCD D2, D5", 0},
	{cpu_abcd, "ABCD D3, D5", 0},
	{cpu_abcd, "ABCD D4, D5", 0},
	{cpu_abcd, "ABCD D5, D5", 0},
	{cpu_abcd, "ABCD D6, D5", 0},
	{cpu_abcd, "ABCD D7, D5", 0},
	{cpu_abcd, "ABCD -(A0), -(A5)", 0},
	{cpu_abcd, "ABCD -(A1), -(A5)", 0},
	{cpu_abcd, "ABCD -(A2), -(A5)", 0},
	{cpu_abcd, "ABCD -(A3), -(A5)", 0},
	{cpu_abcd, "ABCD -(A4), -(A5)", 0},
	{cpu_abcd, "ABCD -(A5), -(A5)", 0},
	{cpu_abcd, "ABCD -(A6), -(A5)", 0},
	{cpu_abcd, "ABCD -(A7), -(A5)", 0},
	{cpu_and, "AND.b (A0), D5", 2},
	{cpu_and, "AND.b (A1), D5", 2},
	{cpu_and, "AND.b (A2), D5", 2},
	{cpu_and, "AND.b (A3), D5", 2},
	{cpu_and, "AND.b (A4), D5", 2},
	{cpu_and, "AND.b (A5), D5", 2},
	{cpu_and, "AND.b (A6), D5", 2},
	{cpu_and, "AND.b (A7), D5", 2},
	{cpu_and, "AND.b (A0)+, D5", 2},
	{cpu_and, "AND.b (A1)+, D5", 2},
	{cpu_and, "AND.b (A2)+, D5", 2},
	{cpu_and, "AND.b (A3)+, D5", 2},
	{cpu_and, "AND.b (A4)+, D5", 2},
	{cpu_and, "AND.b (A5)+, D5", 2},
	{cpu_and, "AND.b (A6)+, D5", 2},
	{cpu_and, "AND.b (A7)+, D5", 2},
	{cpu_and, "AND.b -(A0), D5", 2},
	{cpu_and, "AND.b -(A1), D5", 2},
	{cpu_and, "AND.b -(A2), D5", 2},
	{cpu_and, "AND.b -(A3), D5", 2},
	{cpu_and, "AND.b -(A4), D5", 2},
	{cpu_and, "AND.b -(A5), D5", 2},
	{cpu_and, "AND.b -(A6), D5", 2},
	{cpu_and, "AND.b -(A7), D5", 2},
	{cpu_and, "AND.b (d16, A0), D5", 4},
	{cpu_and, "AND.b (d16, A1), D5", 4},
	{cpu_and, "AND.b (d16, A2), D5", 4},
	{cpu_and, "AND.b (d16, A3), D5", 4},
	{cpu_and, "AND.b (d16, A4), D5", 4},
	{cpu_and, "AND.b (d16, A5), D5", 4},
	{cpu_and, "AND.b (d16, A6), D5", 4},
	{cpu_and, "AND.b (d16, A7), D5", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D5", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D5", 4},
	{cpu_and, "AND.b (xxx).W, D5", 4},
	{cpu_and, "AND.b (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D5)", 1},
	{cpu_exg, "EXG -(D1), -(D5)", 1},
	{cpu_exg, "EXG -(D2), -(D5)", 1},
	{cpu_exg, "EXG -(D3), -(D5)", 1},
	{cpu_exg, "EXG -(D0), -(D5)", 1},
	{cpu_exg, "EXG -(D1), -(D5)", 1},
	{cpu_exg, "EXG -(D2), -(D5)", 1},
	{cpu_exg, "EXG -(D3), -(D5)", 1},
	{cpu_exg, "EXG A0, A5", 1},
	{cpu_exg, "EXG A1, A5", 1},
	{cpu_exg, "EXG A2, A5", 1},
	{cpu_exg, "EXG A3, A5", 1},
	{cpu_exg, "EXG A0, A5", 1},
	{cpu_exg, "EXG A1, A5", 1},
	{cpu_exg, "EXG A2, A5", 1},
	{cpu_exg, "EXG A3, A5", 1},
	{cpu_and, "AND.w (A0), D5", 2},
	{cpu_and, "AND.w (A1), D5", 2},
	{cpu_and, "AND.w (A2), D5", 2},
	{cpu_and, "AND.w (A3), D5", 2},
	{cpu_and, "AND.w (A4), D5", 2},
	{cpu_and, "AND.w (A5), D5", 2},
	{cpu_and, "AND.w (A6), D5", 2},
	{cpu_and, "AND.w (A7), D5", 2},
	{cpu_and, "AND.w (A0)+, D5", 2},
	{cpu_and, "AND.w (A1)+, D5", 2},
	{cpu_and, "AND.w (A2)+, D5", 2},
	{cpu_and, "AND.w (A3)+, D5", 2},
	{cpu_and, "AND.w (A4)+, D5", 2},
	{cpu_and, "AND.w (A5)+, D5", 2},
	{cpu_and, "AND.w (A6)+, D5", 2},
	{cpu_and, "AND.w (A7)+, D5", 2},
	{cpu_and, "AND.w -(A0), D5", 2},
	{cpu_and, "AND.w -(A1), D5", 2},
	{cpu_and, "AND.w -(A2), D5", 2},
	{cpu_and, "AND.w -(A3), D5", 2},
	{cpu_and, "AND.w -(A4), D5", 2},
	{cpu_and, "AND.w -(A5), D5", 2},
	{cpu_and, "AND.w -(A6), D5", 2},
	{cpu_and, "AND.w -(A7), D5", 2},
	{cpu_and, "AND.w (d16, A0), D5", 4},
	{cpu_and, "AND.w (d16, A1), D5", 4},
	{cpu_and, "AND.w (d16, A2), D5", 4},
	{cpu_and, "AND.w (d16, A3), D5", 4},
	{cpu_and, "AND.w (d16, A4), D5", 4},
	{cpu_and, "AND.w (d16, A5), D5", 4},
	{cpu_and, "AND.w (d16, A6), D5", 4},
	{cpu_and, "AND.w (d16, A7), D5", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D5", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D5", 4},
	{cpu_and, "AND.w (xxx).W, D5", 4},
	{cpu_and, "AND.w (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A5)", 1},
	{cpu_exg, "EXG -(D1), -(A5)", 1},
	{cpu_exg, "EXG -(D2), -(A5)", 1},
	{cpu_exg, "EXG -(D3), -(A5)", 1},
	{cpu_exg, "EXG -(D0), -(A5)", 1},
	{cpu_exg, "EXG -(D1), -(A5)", 1},
	{cpu_exg, "EXG -(D2), -(A5)", 1},
	{cpu_exg, "EXG -(D3), -(A5)", 1},
	{cpu_and, "AND.l (A0), D5", 2},
	{cpu_and, "AND.l (A1), D5", 2},
	{cpu_and, "AND.l (A2), D5", 2},
	{cpu_and, "AND.l (A3), D5", 2},
	{cpu_and, "AND.l (A4), D5", 2},
	{cpu_and, "AND.l (A5), D5", 2},
	{cpu_and, "AND.l (A6), D5", 2},
	{cpu_and, "AND.l (A7), D5", 2},
	{cpu_and, "AND.l (A0)+, D5", 2},
	{cpu_and, "AND.l (A1)+, D5", 2},
	{cpu_and, "AND.l (A2)+, D5", 2},
	{cpu_and, "AND.l (A3)+, D5", 2},
	{cpu_and, "AND.l (A4)+, D5", 2},
	{cpu_and, "AND.l (A5)+, D5", 2},
	{cpu_and, "AND.l (A6)+, D5", 2},
	{cpu_and, "AND.l (A7)+, D5", 2},
	{cpu_and, "AND.l -(A0), D5", 2},
	{cpu_and, "AND.l -(A1), D5", 2},
	{cpu_and, "AND.l -(A2), D5", 2},
	{cpu_and, "AND.l -(A3), D5", 2},
	{cpu_and, "AND.l -(A4), D5", 2},
	{cpu_and, "AND.l -(A5), D5", 2},
	{cpu_and, "AND.l -(A6), D5", 2},
	{cpu_and, "AND.l -(A7), D5", 2},
	{cpu_and, "AND.l (d16, A0), D5", 4},
	{cpu_and, "AND.l (d16, A1), D5", 4},
	{cpu_and, "AND.l (d16, A2), D5", 4},
	{cpu_and, "AND.l (d16, A3), D5", 4},
	{cpu_and, "AND.l (d16, A4), D5", 4},
	{cpu_and, "AND.l (d16, A5), D5", 4},
	{cpu_and, "AND.l (d16, A6), D5", 4},
	{cpu_and, "AND.l (d16, A7), D5", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D5", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D5", 4},
	{cpu_and, "AND.l (xxx).W, D5", 4},
	{cpu_and, "AND.l (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D5, D0", 2},
	{cpu_muls, "MULS D5, D1", 2},
	{cpu_muls, "MULS D5, D2", 2},
	{cpu_muls, "MULS D5, D3", 2},
	{cpu_muls, "MULS D5, D4", 2},
	{cpu_muls, "MULS D5, D5", 2},
	{cpu_muls, "MULS D5, D6", 2},
	{cpu_muls, "MULS D5, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D5, (A0)", 2},
	{cpu_muls, "MULS D5, (A1)", 2},
	{cpu_muls, "MULS D5, (A2)", 2},
	{cpu_muls, "MULS D5, (A3)", 2},
	{cpu_muls, "MULS D5, (A4)", 2},
	{cpu_muls, "MULS D5, (A5)", 2},
	{cpu_muls, "MULS D5, (A6)", 2},
	{cpu_muls, "MULS D5, (A7)", 2},
	{cpu_muls, "MULS D5, (A0)+", 2},
	{cpu_muls, "MULS D5, (A1)+", 2},
	{cpu_muls, "MULS D5, (A2)+", 2},
	{cpu_muls, "MULS D5, (A3)+", 2},
	{cpu_muls, "MULS D5, (A4)+", 2},
	{cpu_muls, "MULS D5, (A5)+", 2},
	{cpu_muls, "MULS D5, (A6)+", 2},
	{cpu_muls, "MULS D5, (A7)+", 2},
	{cpu_muls, "MULS D5, -(A0)", 2},
	{cpu_muls, "MULS D5, -(A1)", 2},
	{cpu_muls, "MULS D5, -(A2)", 2},
	{cpu_muls, "MULS D5, -(A3)", 2},
	{cpu_muls, "MULS D5, -(A4)", 2},
	{cpu_muls, "MULS D5, -(A5)", 2},
	{cpu_muls, "MULS D5, -(A6)", 2},
	{cpu_muls, "MULS D5, -(A7)", 2},
	{cpu_muls, "MULS D5, (d16, A0)", 4},
	{cpu_muls, "MULS D5, (d16, A1)", 4},
	{cpu_muls, "MULS D5, (d16, A2)", 4},
	{cpu_muls, "MULS D5, (d16, A3)", 4},
	{cpu_muls, "MULS D5, (d16, A4)", 4},
	{cpu_muls, "MULS D5, (d16, A5)", 4},
	{cpu_muls, "MULS D5, (d16, A6)", 4},
	{cpu_muls, "MULS D5, (d16, A7)", 4},
	{cpu_muls, "MULS D5, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D5, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D5, (xxx).W", 4},
	{cpu_muls, "MULS D5, (xxx).L", 6},
	{cpu_muls, "MULS D5, (d16, PC)", 4},
	{cpu_muls, "MULS D5, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D6, D0", 2},
	{cpu_and, "AND.b D6, D1", 2},
	{cpu_and, "AND.b D6, D2", 2},
	{cpu_and, "AND.b D6, D3", 2},
	{cpu_and, "AND.b D6, D4", 2},
	{cpu_and, "AND.b D6, D5", 2},
	{cpu_and, "AND.b D6, D6", 2},
	{cpu_and, "AND.b D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D6, (A0)", 2},
	{cpu_and, "AND.b D6, (A1)", 2},
	{cpu_and, "AND.b D6, (A2)", 2},
	{cpu_and, "AND.b D6, (A3)", 2},
	{cpu_and, "AND.b D6, (A4)", 2},
	{cpu_and, "AND.b D6, (A5)", 2},
	{cpu_and, "AND.b D6, (A6)", 2},
	{cpu_and, "AND.b D6, (A7)", 2},
	{cpu_and, "AND.b D6, (A0)+", 2},
	{cpu_and, "AND.b D6, (A1)+", 2},
	{cpu_and, "AND.b D6, (A2)+", 2},
	{cpu_and, "AND.b D6, (A3)+", 2},
	{cpu_and, "AND.b D6, (A4)+", 2},
	{cpu_and, "AND.b D6, (A5)+", 2},
	{cpu_and, "AND.b D6, (A6)+", 2},
	{cpu_and, "AND.b D6, (A7)+", 2},
	{cpu_and, "AND.b D6, -(A0)", 2},
	{cpu_and, "AND.b D6, -(A1)", 2},
	{cpu_and, "AND.b D6, -(A2)", 2},
	{cpu_and, "AND.b D6, -(A3)", 2},
	{cpu_and, "AND.b D6, -(A4)", 2},
	{cpu_and, "AND.b D6, -(A5)", 2},
	{cpu_and, "AND.b D6, -(A6)", 2},
	{cpu_and, "AND.b D6, -(A7)", 2},
	{cpu_and, "AND.b D6, (d16, A0)", 4},
	{cpu_and, "AND.b D6, (d16, A1)", 4},
	{cpu_and, "AND.b D6, (d16, A2)", 4},
	{cpu_and, "AND.b D6, (d16, A3)", 4},
	{cpu_and, "AND.b D6, (d16, A4)", 4},
	{cpu_and, "AND.b D6, (d16, A5)", 4},
	{cpu_and, "AND.b D6, (d16, A6)", 4},
	{cpu_and, "AND.b D6, (d16, A7)", 4},
	{cpu_and, "AND.b D6, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D6, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D6, (xxx).W", 4},
	{cpu_and, "AND.b D6, (xxx).L", 6},
	{cpu_and, "AND.b D6, (d16, PC)", 4},
	{cpu_and, "AND.b D6, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D6, D0", 2},
	{cpu_and, "AND.w D6, D1", 2},
	{cpu_and, "AND.w D6, D2", 2},
	{cpu_and, "AND.w D6, D3", 2},
	{cpu_and, "AND.w D6, D4", 2},
	{cpu_and, "AND.w D6, D5", 2},
	{cpu_and, "AND.w D6, D6", 2},
	{cpu_and, "AND.w D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D6, (A0)", 2},
	{cpu_and, "AND.w D6, (A1)", 2},
	{cpu_and, "AND.w D6, (A2)", 2},
	{cpu_and, "AND.w D6, (A3)", 2},
	{cpu_and, "AND.w D6, (A4)", 2},
	{cpu_and, "AND.w D6, (A5)", 2},
	{cpu_and, "AND.w D6, (A6)", 2},
	{cpu_and, "AND.w D6, (A7)", 2},
	{cpu_and, "AND.w D6, (A0)+", 2},
	{cpu_and, "AND.w D6, (A1)+", 2},
	{cpu_and, "AND.w D6, (A2)+", 2},
	{cpu_and, "AND.w D6, (A3)+", 2},
	{cpu_and, "AND.w D6, (A4)+", 2},
	{cpu_and, "AND.w D6, (A5)+", 2},
	{cpu_and, "AND.w D6, (A6)+", 2},
	{cpu_and, "AND.w D6, (A7)+", 2},
	{cpu_and, "AND.w D6, -(A0)", 2},
	{cpu_and, "AND.w D6, -(A1)", 2},
	{cpu_and, "AND.w D6, -(A2)", 2},
	{cpu_and, "AND.w D6, -(A3)", 2},
	{cpu_and, "AND.w D6, -(A4)", 2},
	{cpu_and, "AND.w D6, -(A5)", 2},
	{cpu_and, "AND.w D6, -(A6)", 2},
	{cpu_and, "AND.w D6, -(A7)", 2},
	{cpu_and, "AND.w D6, (d16, A0)", 4},
	{cpu_and, "AND.w D6, (d16, A1)", 4},
	{cpu_and, "AND.w D6, (d16, A2)", 4},
	{cpu_and, "AND.w D6, (d16, A3)", 4},
	{cpu_and, "AND.w D6, (d16, A4)", 4},
	{cpu_and, "AND.w D6, (d16, A5)", 4},
	{cpu_and, "AND.w D6, (d16, A6)", 4},
	{cpu_and, "AND.w D6, (d16, A7)", 4},
	{cpu_and, "AND.w D6, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D6, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D6, (xxx).W", 4},
	{cpu_and, "AND.w D6, (xxx).L", 6},
	{cpu_and, "AND.w D6, (d16, PC)", 4},
	{cpu_and, "AND.w D6, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D6, D0", 2},
	{cpu_and, "AND.l D6, D1", 2},
	{cpu_and, "AND.l D6, D2", 2},
	{cpu_and, "AND.l D6, D3", 2},
	{cpu_and, "AND.l D6, D4", 2},
	{cpu_and, "AND.l D6, D5", 2},
	{cpu_and, "AND.l D6, D6", 2},
	{cpu_and, "AND.l D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D6, (A0)", 2},
	{cpu_and, "AND.l D6, (A1)", 2},
	{cpu_and, "AND.l D6, (A2)", 2},
	{cpu_and, "AND.l D6, (A3)", 2},
	{cpu_and, "AND.l D6, (A4)", 2},
	{cpu_and, "AND.l D6, (A5)", 2},
	{cpu_and, "AND.l D6, (A6)", 2},
	{cpu_and, "AND.l D6, (A7)", 2},
	{cpu_and, "AND.l D6, (A0)+", 2},
	{cpu_and, "AND.l D6, (A1)+", 2},
	{cpu_and, "AND.l D6, (A2)+", 2},
	{cpu_and, "AND.l D6, (A3)+", 2},
	{cpu_and, "AND.l D6, (A4)+", 2},
	{cpu_and, "AND.l D6, (A5)+", 2},
	{cpu_and, "AND.l D6, (A6)+", 2},
	{cpu_and, "AND.l D6, (A7)+", 2},
	{cpu_and, "AND.l D6, -(A0)", 2},
	{cpu_and, "AND.l D6, -(A1)", 2},
	{cpu_and, "AND.l D6, -(A2)", 2},
	{cpu_and, "AND.l D6, -(A3)", 2},
	{cpu_and, "AND.l D6, -(A4)", 2},
	{cpu_and, "AND.l D6, -(A5)", 2},
	{cpu_and, "AND.l D6, -(A6)", 2},
	{cpu_and, "AND.l D6, -(A7)", 2},
	{cpu_and, "AND.l D6, (d16, A0)", 4},
	{cpu_and, "AND.l D6, (d16, A1)", 4},
	{cpu_and, "AND.l D6, (d16, A2)", 4},
	{cpu_and, "AND.l D6, (d16, A3)", 4},
	{cpu_and, "AND.l D6, (d16, A4)", 4},
	{cpu_and, "AND.l D6, (d16, A5)", 4},
	{cpu_and, "AND.l D6, (d16, A6)", 4},
	{cpu_and, "AND.l D6, (d16, A7)", 4},
	{cpu_and, "AND.l D6, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D6, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D6, (xxx).W", 4},
	{cpu_and, "AND.l D6, (xxx).L", 6},
	{cpu_and, "AND.l D6, (d16, PC)", 4},
	{cpu_and, "AND.l D6, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D6, D0", 2},
	{cpu_mulu, "MULU D6, D1", 2},
	{cpu_mulu, "MULU D6, D2", 2},
	{cpu_mulu, "MULU D6, D3", 2},
	{cpu_mulu, "MULU D6, D4", 2},
	{cpu_mulu, "MULU D6, D5", 2},
	{cpu_mulu, "MULU D6, D6", 2},
	{cpu_mulu, "MULU D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D6, (A0)", 2},
	{cpu_mulu, "MULU D6, (A1)", 2},
	{cpu_mulu, "MULU D6, (A2)", 2},
	{cpu_mulu, "MULU D6, (A3)", 2},
	{cpu_mulu, "MULU D6, (A4)", 2},
	{cpu_mulu, "MULU D6, (A5)", 2},
	{cpu_mulu, "MULU D6, (A6)", 2},
	{cpu_mulu, "MULU D6, (A7)", 2},
	{cpu_mulu, "MULU D6, (A0)+", 2},
	{cpu_mulu, "MULU D6, (A1)+", 2},
	{cpu_mulu, "MULU D6, (A2)+", 2},
	{cpu_mulu, "MULU D6, (A3)+", 2},
	{cpu_mulu, "MULU D6, (A4)+", 2},
	{cpu_mulu, "MULU D6, (A5)+", 2},
	{cpu_mulu, "MULU D6, (A6)+", 2},
	{cpu_mulu, "MULU D6, (A7)+", 2},
	{cpu_mulu, "MULU D6, -(A0)", 2},
	{cpu_mulu, "MULU D6, -(A1)", 2},
	{cpu_mulu, "MULU D6, -(A2)", 2},
	{cpu_mulu, "MULU D6, -(A3)", 2},
	{cpu_mulu, "MULU D6, -(A4)", 2},
	{cpu_mulu, "MULU D6, -(A5)", 2},
	{cpu_mulu, "MULU D6, -(A6)", 2},
	{cpu_mulu, "MULU D6, -(A7)", 2},
	{cpu_mulu, "MULU D6, (d16, A0)", 4},
	{cpu_mulu, "MULU D6, (d16, A1)", 4},
	{cpu_mulu, "MULU D6, (d16, A2)", 4},
	{cpu_mulu, "MULU D6, (d16, A3)", 4},
	{cpu_mulu, "MULU D6, (d16, A4)", 4},
	{cpu_mulu, "MULU D6, (d16, A5)", 4},
	{cpu_mulu, "MULU D6, (d16, A6)", 4},
	{cpu_mulu, "MULU D6, (d16, A7)", 4},
	{cpu_mulu, "MULU D6, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D6, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D6, (xxx).W", 4},
	{cpu_mulu, "MULU D6, (xxx).L", 6},
	{cpu_mulu, "MULU D6, (d16, PC)", 4},
	{cpu_mulu, "MULU D6, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D6", 0},
	{cpu_abcd, "ABCD D1, D6", 0},
	{cpu_abcd, "ABCD D2, D6", 0},
	{cpu_abcd, "ABCD D3, D6", 0},
	{cpu_abcd, "ABCD D4, D6", 0},
	{cpu_abcd, "ABCD D5, D6", 0},
	{cpu_abcd, "ABCD D6, D6", 0},
	{cpu_abcd, "ABCD D7, D6", 0},
	{cpu_abcd, "ABCD -(A0), -(A6)", 0},
	{cpu_abcd, "ABCD -(A1), -(A6)", 0},
	{cpu_abcd, "ABCD -(A2), -(A6)", 0},
	{cpu_abcd, "ABCD -(A3), -(A6)", 0},
	{cpu_abcd, "ABCD -(A4), -(A6)", 0},
	{cpu_abcd, "ABCD -(A5), -(A6)", 0},
	{cpu_abcd, "ABCD -(A6), -(A6)", 0},
	{cpu_abcd, "ABCD -(A7), -(A6)", 0},
	{cpu_and, "AND.b (A0), D6", 2},
	{cpu_and, "AND.b (A1), D6", 2},
	{cpu_and, "AND.b (A2), D6", 2},
	{cpu_and, "AND.b (A3), D6", 2},
	{cpu_and, "AND.b (A4), D6", 2},
	{cpu_and, "AND.b (A5), D6", 2},
	{cpu_and, "AND.b (A6), D6", 2},
	{cpu_and, "AND.b (A7), D6", 2},
	{cpu_and, "AND.b (A0)+, D6", 2},
	{cpu_and, "AND.b (A1)+, D6", 2},
	{cpu_and, "AND.b (A2)+, D6", 2},
	{cpu_and, "AND.b (A3)+, D6", 2},
	{cpu_and, "AND.b (A4)+, D6", 2},
	{cpu_and, "AND.b (A5)+, D6", 2},
	{cpu_and, "AND.b (A6)+, D6", 2},
	{cpu_and, "AND.b (A7)+, D6", 2},
	{cpu_and, "AND.b -(A0), D6", 2},
	{cpu_and, "AND.b -(A1), D6", 2},
	{cpu_and, "AND.b -(A2), D6", 2},
	{cpu_and, "AND.b -(A3), D6", 2},
	{cpu_and, "AND.b -(A4), D6", 2},
	{cpu_and, "AND.b -(A5), D6", 2},
	{cpu_and, "AND.b -(A6), D6", 2},
	{cpu_and, "AND.b -(A7), D6", 2},
	{cpu_and, "AND.b (d16, A0), D6", 4},
	{cpu_and, "AND.b (d16, A1), D6", 4},
	{cpu_and, "AND.b (d16, A2), D6", 4},
	{cpu_and, "AND.b (d16, A3), D6", 4},
	{cpu_and, "AND.b (d16, A4), D6", 4},
	{cpu_and, "AND.b (d16, A5), D6", 4},
	{cpu_and, "AND.b (d16, A6), D6", 4},
	{cpu_and, "AND.b (d16, A7), D6", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D6", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D6", 4},
	{cpu_and, "AND.b (xxx).W, D6", 4},
	{cpu_and, "AND.b (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D6)", 1},
	{cpu_exg, "EXG -(D1), -(D6)", 1},
	{cpu_exg, "EXG -(D2), -(D6)", 1},
	{cpu_exg, "EXG -(D3), -(D6)", 1},
	{cpu_exg, "EXG -(D0), -(D6)", 1},
	{cpu_exg, "EXG -(D1), -(D6)", 1},
	{cpu_exg, "EXG -(D2), -(D6)", 1},
	{cpu_exg, "EXG -(D3), -(D6)", 1},
	{cpu_exg, "EXG A0, A6", 1},
	{cpu_exg, "EXG A1, A6", 1},
	{cpu_exg, "EXG A2, A6", 1},
	{cpu_exg, "EXG A3, A6", 1},
	{cpu_exg, "EXG A0, A6", 1},
	{cpu_exg, "EXG A1, A6", 1},
	{cpu_exg, "EXG A2, A6", 1},
	{cpu_exg, "EXG A3, A6", 1},
	{cpu_and, "AND.w (A0), D6", 2},
	{cpu_and, "AND.w (A1), D6", 2},
	{cpu_and, "AND.w (A2), D6", 2},
	{cpu_and, "AND.w (A3), D6", 2},
	{cpu_and, "AND.w (A4), D6", 2},
	{cpu_and, "AND.w (A5), D6", 2},
	{cpu_and, "AND.w (A6), D6", 2},
	{cpu_and, "AND.w (A7), D6", 2},
	{cpu_and, "AND.w (A0)+, D6", 2},
	{cpu_and, "AND.w (A1)+, D6", 2},
	{cpu_and, "AND.w (A2)+, D6", 2},
	{cpu_and, "AND.w (A3)+, D6", 2},
	{cpu_and, "AND.w (A4)+, D6", 2},
	{cpu_and, "AND.w (A5)+, D6", 2},
	{cpu_and, "AND.w (A6)+, D6", 2},
	{cpu_and, "AND.w (A7)+, D6", 2},
	{cpu_and, "AND.w -(A0), D6", 2},
	{cpu_and, "AND.w -(A1), D6", 2},
	{cpu_and, "AND.w -(A2), D6", 2},
	{cpu_and, "AND.w -(A3), D6", 2},
	{cpu_and, "AND.w -(A4), D6", 2},
	{cpu_and, "AND.w -(A5), D6", 2},
	{cpu_and, "AND.w -(A6), D6", 2},
	{cpu_and, "AND.w -(A7), D6", 2},
	{cpu_and, "AND.w (d16, A0), D6", 4},
	{cpu_and, "AND.w (d16, A1), D6", 4},
	{cpu_and, "AND.w (d16, A2), D6", 4},
	{cpu_and, "AND.w (d16, A3), D6", 4},
	{cpu_and, "AND.w (d16, A4), D6", 4},
	{cpu_and, "AND.w (d16, A5), D6", 4},
	{cpu_and, "AND.w (d16, A6), D6", 4},
	{cpu_and, "AND.w (d16, A7), D6", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D6", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D6", 4},
	{cpu_and, "AND.w (xxx).W, D6", 4},
	{cpu_and, "AND.w (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A6)", 1},
	{cpu_exg, "EXG -(D1), -(A6)", 1},
	{cpu_exg, "EXG -(D2), -(A6)", 1},
	{cpu_exg, "EXG -(D3), -(A6)", 1},
	{cpu_exg, "EXG -(D0), -(A6)", 1},
	{cpu_exg, "EXG -(D1), -(A6)", 1},
	{cpu_exg, "EXG -(D2), -(A6)", 1},
	{cpu_exg, "EXG -(D3), -(A6)", 1},
	{cpu_and, "AND.l (A0), D6", 2},
	{cpu_and, "AND.l (A1), D6", 2},
	{cpu_and, "AND.l (A2), D6", 2},
	{cpu_and, "AND.l (A3), D6", 2},
	{cpu_and, "AND.l (A4), D6", 2},
	{cpu_and, "AND.l (A5), D6", 2},
	{cpu_and, "AND.l (A6), D6", 2},
	{cpu_and, "AND.l (A7), D6", 2},
	{cpu_and, "AND.l (A0)+, D6", 2},
	{cpu_and, "AND.l (A1)+, D6", 2},
	{cpu_and, "AND.l (A2)+, D6", 2},
	{cpu_and, "AND.l (A3)+, D6", 2},
	{cpu_and, "AND.l (A4)+, D6", 2},
	{cpu_and, "AND.l (A5)+, D6", 2},
	{cpu_and, "AND.l (A6)+, D6", 2},
	{cpu_and, "AND.l (A7)+, D6", 2},
	{cpu_and, "AND.l -(A0), D6", 2},
	{cpu_and, "AND.l -(A1), D6", 2},
	{cpu_and, "AND.l -(A2), D6", 2},
	{cpu_and, "AND.l -(A3), D6", 2},
	{cpu_and, "AND.l -(A4), D6", 2},
	{cpu_and, "AND.l -(A5), D6", 2},
	{cpu_and, "AND.l -(A6), D6", 2},
	{cpu_and, "AND.l -(A7), D6", 2},
	{cpu_and, "AND.l (d16, A0), D6", 4},
	{cpu_and, "AND.l (d16, A1), D6", 4},
	{cpu_and, "AND.l (d16, A2), D6", 4},
	{cpu_and, "AND.l (d16, A3), D6", 4},
	{cpu_and, "AND.l (d16, A4), D6", 4},
	{cpu_and, "AND.l (d16, A5), D6", 4},
	{cpu_and, "AND.l (d16, A6), D6", 4},
	{cpu_and, "AND.l (d16, A7), D6", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D6", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D6", 4},
	{cpu_and, "AND.l (xxx).W, D6", 4},
	{cpu_and, "AND.l (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D6, D0", 2},
	{cpu_muls, "MULS D6, D1", 2},
	{cpu_muls, "MULS D6, D2", 2},
	{cpu_muls, "MULS D6, D3", 2},
	{cpu_muls, "MULS D6, D4", 2},
	{cpu_muls, "MULS D6, D5", 2},
	{cpu_muls, "MULS D6, D6", 2},
	{cpu_muls, "MULS D6, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D6, (A0)", 2},
	{cpu_muls, "MULS D6, (A1)", 2},
	{cpu_muls, "MULS D6, (A2)", 2},
	{cpu_muls, "MULS D6, (A3)", 2},
	{cpu_muls, "MULS D6, (A4)", 2},
	{cpu_muls, "MULS D6, (A5)", 2},
	{cpu_muls, "MULS D6, (A6)", 2},
	{cpu_muls, "MULS D6, (A7)", 2},
	{cpu_muls, "MULS D6, (A0)+", 2},
	{cpu_muls, "MULS D6, (A1)+", 2},
	{cpu_muls, "MULS D6, (A2)+", 2},
	{cpu_muls, "MULS D6, (A3)+", 2},
	{cpu_muls, "MULS D6, (A4)+", 2},
	{cpu_muls, "MULS D6, (A5)+", 2},
	{cpu_muls, "MULS D6, (A6)+", 2},
	{cpu_muls, "MULS D6, (A7)+", 2},
	{cpu_muls, "MULS D6, -(A0)", 2},
	{cpu_muls, "MULS D6, -(A1)", 2},
	{cpu_muls, "MULS D6, -(A2)", 2},
	{cpu_muls, "MULS D6, -(A3)", 2},
	{cpu_muls, "MULS D6, -(A4)", 2},
	{cpu_muls, "MULS D6, -(A5)", 2},
	{cpu_muls, "MULS D6, -(A6)", 2},
	{cpu_muls, "MULS D6, -(A7)", 2},
	{cpu_muls, "MULS D6, (d16, A0)", 4},
	{cpu_muls, "MULS D6, (d16, A1)", 4},
	{cpu_muls, "MULS D6, (d16, A2)", 4},
	{cpu_muls, "MULS D6, (d16, A3)", 4},
	{cpu_muls, "MULS D6, (d16, A4)", 4},
	{cpu_muls, "MULS D6, (d16, A5)", 4},
	{cpu_muls, "MULS D6, (d16, A6)", 4},
	{cpu_muls, "MULS D6, (d16, A7)", 4},
	{cpu_muls, "MULS D6, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D6, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D6, (xxx).W", 4},
	{cpu_muls, "MULS D6, (xxx).L", 6},
	{cpu_muls, "MULS D6, (d16, PC)", 4},
	{cpu_muls, "MULS D6, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D7, D0", 2},
	{cpu_and, "AND.b D7, D1", 2},
	{cpu_and, "AND.b D7, D2", 2},
	{cpu_and, "AND.b D7, D3", 2},
	{cpu_and, "AND.b D7, D4", 2},
	{cpu_and, "AND.b D7, D5", 2},
	{cpu_and, "AND.b D7, D6", 2},
	{cpu_and, "AND.b D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.b D7, (A0)", 2},
	{cpu_and, "AND.b D7, (A1)", 2},
	{cpu_and, "AND.b D7, (A2)", 2},
	{cpu_and, "AND.b D7, (A3)", 2},
	{cpu_and, "AND.b D7, (A4)", 2},
	{cpu_and, "AND.b D7, (A5)", 2},
	{cpu_and, "AND.b D7, (A6)", 2},
	{cpu_and, "AND.b D7, (A7)", 2},
	{cpu_and, "AND.b D7, (A0)+", 2},
	{cpu_and, "AND.b D7, (A1)+", 2},
	{cpu_and, "AND.b D7, (A2)+", 2},
	{cpu_and, "AND.b D7, (A3)+", 2},
	{cpu_and, "AND.b D7, (A4)+", 2},
	{cpu_and, "AND.b D7, (A5)+", 2},
	{cpu_and, "AND.b D7, (A6)+", 2},
	{cpu_and, "AND.b D7, (A7)+", 2},
	{cpu_and, "AND.b D7, -(A0)", 2},
	{cpu_and, "AND.b D7, -(A1)", 2},
	{cpu_and, "AND.b D7, -(A2)", 2},
	{cpu_and, "AND.b D7, -(A3)", 2},
	{cpu_and, "AND.b D7, -(A4)", 2},
	{cpu_and, "AND.b D7, -(A5)", 2},
	{cpu_and, "AND.b D7, -(A6)", 2},
	{cpu_and, "AND.b D7, -(A7)", 2},
	{cpu_and, "AND.b D7, (d16, A0)", 4},
	{cpu_and, "AND.b D7, (d16, A1)", 4},
	{cpu_and, "AND.b D7, (d16, A2)", 4},
	{cpu_and, "AND.b D7, (d16, A3)", 4},
	{cpu_and, "AND.b D7, (d16, A4)", 4},
	{cpu_and, "AND.b D7, (d16, A5)", 4},
	{cpu_and, "AND.b D7, (d16, A6)", 4},
	{cpu_and, "AND.b D7, (d16, A7)", 4},
	{cpu_and, "AND.b D7, (d8, A0, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A1, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A2, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A3, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A4, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A5, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A6, Xn)", 4},
	{cpu_and, "AND.b D7, (d8, A7, Xn)", 4},
	{cpu_and, "AND.b D7, (xxx).W", 4},
	{cpu_and, "AND.b D7, (xxx).L", 6},
	{cpu_and, "AND.b D7, (d16, PC)", 4},
	{cpu_and, "AND.b D7, (d16, PC, Xn)", 4},
	{cpu_and, "AND.b D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D7, D0", 2},
	{cpu_and, "AND.w D7, D1", 2},
	{cpu_and, "AND.w D7, D2", 2},
	{cpu_and, "AND.w D7, D3", 2},
	{cpu_and, "AND.w D7, D4", 2},
	{cpu_and, "AND.w D7, D5", 2},
	{cpu_and, "AND.w D7, D6", 2},
	{cpu_and, "AND.w D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.w D7, (A0)", 2},
	{cpu_and, "AND.w D7, (A1)", 2},
	{cpu_and, "AND.w D7, (A2)", 2},
	{cpu_and, "AND.w D7, (A3)", 2},
	{cpu_and, "AND.w D7, (A4)", 2},
	{cpu_and, "AND.w D7, (A5)", 2},
	{cpu_and, "AND.w D7, (A6)", 2},
	{cpu_and, "AND.w D7, (A7)", 2},
	{cpu_and, "AND.w D7, (A0)+", 2},
	{cpu_and, "AND.w D7, (A1)+", 2},
	{cpu_and, "AND.w D7, (A2)+", 2},
	{cpu_and, "AND.w D7, (A3)+", 2},
	{cpu_and, "AND.w D7, (A4)+", 2},
	{cpu_and, "AND.w D7, (A5)+", 2},
	{cpu_and, "AND.w D7, (A6)+", 2},
	{cpu_and, "AND.w D7, (A7)+", 2},
	{cpu_and, "AND.w D7, -(A0)", 2},
	{cpu_and, "AND.w D7, -(A1)", 2},
	{cpu_and, "AND.w D7, -(A2)", 2},
	{cpu_and, "AND.w D7, -(A3)", 2},
	{cpu_and, "AND.w D7, -(A4)", 2},
	{cpu_and, "AND.w D7, -(A5)", 2},
	{cpu_and, "AND.w D7, -(A6)", 2},
	{cpu_and, "AND.w D7, -(A7)", 2},
	{cpu_and, "AND.w D7, (d16, A0)", 4},
	{cpu_and, "AND.w D7, (d16, A1)", 4},
	{cpu_and, "AND.w D7, (d16, A2)", 4},
	{cpu_and, "AND.w D7, (d16, A3)", 4},
	{cpu_and, "AND.w D7, (d16, A4)", 4},
	{cpu_and, "AND.w D7, (d16, A5)", 4},
	{cpu_and, "AND.w D7, (d16, A6)", 4},
	{cpu_and, "AND.w D7, (d16, A7)", 4},
	{cpu_and, "AND.w D7, (d8, A0, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A1, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A2, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A3, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A4, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A5, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A6, Xn)", 4},
	{cpu_and, "AND.w D7, (d8, A7, Xn)", 4},
	{cpu_and, "AND.w D7, (xxx).W", 4},
	{cpu_and, "AND.w D7, (xxx).L", 6},
	{cpu_and, "AND.w D7, (d16, PC)", 4},
	{cpu_and, "AND.w D7, (d16, PC, Xn)", 4},
	{cpu_and, "AND.w D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D7, D0", 2},
	{cpu_and, "AND.l D7, D1", 2},
	{cpu_and, "AND.l D7, D2", 2},
	{cpu_and, "AND.l D7, D3", 2},
	{cpu_and, "AND.l D7, D4", 2},
	{cpu_and, "AND.l D7, D5", 2},
	{cpu_and, "AND.l D7, D6", 2},
	{cpu_and, "AND.l D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_and, "AND.l D7, (A0)", 2},
	{cpu_and, "AND.l D7, (A1)", 2},
	{cpu_and, "AND.l D7, (A2)", 2},
	{cpu_and, "AND.l D7, (A3)", 2},
	{cpu_and, "AND.l D7, (A4)", 2},
	{cpu_and, "AND.l D7, (A5)", 2},
	{cpu_and, "AND.l D7, (A6)", 2},
	{cpu_and, "AND.l D7, (A7)", 2},
	{cpu_and, "AND.l D7, (A0)+", 2},
	{cpu_and, "AND.l D7, (A1)+", 2},
	{cpu_and, "AND.l D7, (A2)+", 2},
	{cpu_and, "AND.l D7, (A3)+", 2},
	{cpu_and, "AND.l D7, (A4)+", 2},
	{cpu_and, "AND.l D7, (A5)+", 2},
	{cpu_and, "AND.l D7, (A6)+", 2},
	{cpu_and, "AND.l D7, (A7)+", 2},
	{cpu_and, "AND.l D7, -(A0)", 2},
	{cpu_and, "AND.l D7, -(A1)", 2},
	{cpu_and, "AND.l D7, -(A2)", 2},
	{cpu_and, "AND.l D7, -(A3)", 2},
	{cpu_and, "AND.l D7, -(A4)", 2},
	{cpu_and, "AND.l D7, -(A5)", 2},
	{cpu_and, "AND.l D7, -(A6)", 2},
	{cpu_and, "AND.l D7, -(A7)", 2},
	{cpu_and, "AND.l D7, (d16, A0)", 4},
	{cpu_and, "AND.l D7, (d16, A1)", 4},
	{cpu_and, "AND.l D7, (d16, A2)", 4},
	{cpu_and, "AND.l D7, (d16, A3)", 4},
	{cpu_and, "AND.l D7, (d16, A4)", 4},
	{cpu_and, "AND.l D7, (d16, A5)", 4},
	{cpu_and, "AND.l D7, (d16, A6)", 4},
	{cpu_and, "AND.l D7, (d16, A7)", 4},
	{cpu_and, "AND.l D7, (d8, A0, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A1, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A2, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A3, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A4, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A5, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A6, Xn)", 4},
	{cpu_and, "AND.l D7, (d8, A7, Xn)", 4},
	{cpu_and, "AND.l D7, (xxx).W", 4},
	{cpu_and, "AND.l D7, (xxx).L", 6},
	{cpu_and, "AND.l D7, (d16, PC)", 4},
	{cpu_and, "AND.l D7, (d16, PC, Xn)", 4},
	{cpu_and, "AND.l D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D7, D0", 2},
	{cpu_mulu, "MULU D7, D1", 2},
	{cpu_mulu, "MULU D7, D2", 2},
	{cpu_mulu, "MULU D7, D3", 2},
	{cpu_mulu, "MULU D7, D4", 2},
	{cpu_mulu, "MULU D7, D5", 2},
	{cpu_mulu, "MULU D7, D6", 2},
	{cpu_mulu, "MULU D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_mulu, "MULU D7, (A0)", 2},
	{cpu_mulu, "MULU D7, (A1)", 2},
	{cpu_mulu, "MULU D7, (A2)", 2},
	{cpu_mulu, "MULU D7, (A3)", 2},
	{cpu_mulu, "MULU D7, (A4)", 2},
	{cpu_mulu, "MULU D7, (A5)", 2},
	{cpu_mulu, "MULU D7, (A6)", 2},
	{cpu_mulu, "MULU D7, (A7)", 2},
	{cpu_mulu, "MULU D7, (A0)+", 2},
	{cpu_mulu, "MULU D7, (A1)+", 2},
	{cpu_mulu, "MULU D7, (A2)+", 2},
	{cpu_mulu, "MULU D7, (A3)+", 2},
	{cpu_mulu, "MULU D7, (A4)+", 2},
	{cpu_mulu, "MULU D7, (A5)+", 2},
	{cpu_mulu, "MULU D7, (A6)+", 2},
	{cpu_mulu, "MULU D7, (A7)+", 2},
	{cpu_mulu, "MULU D7, -(A0)", 2},
	{cpu_mulu, "MULU D7, -(A1)", 2},
	{cpu_mulu, "MULU D7, -(A2)", 2},
	{cpu_mulu, "MULU D7, -(A3)", 2},
	{cpu_mulu, "MULU D7, -(A4)", 2},
	{cpu_mulu, "MULU D7, -(A5)", 2},
	{cpu_mulu, "MULU D7, -(A6)", 2},
	{cpu_mulu, "MULU D7, -(A7)", 2},
	{cpu_mulu, "MULU D7, (d16, A0)", 4},
	{cpu_mulu, "MULU D7, (d16, A1)", 4},
	{cpu_mulu, "MULU D7, (d16, A2)", 4},
	{cpu_mulu, "MULU D7, (d16, A3)", 4},
	{cpu_mulu, "MULU D7, (d16, A4)", 4},
	{cpu_mulu, "MULU D7, (d16, A5)", 4},
	{cpu_mulu, "MULU D7, (d16, A6)", 4},
	{cpu_mulu, "MULU D7, (d16, A7)", 4},
	{cpu_mulu, "MULU D7, (d8, A0, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A1, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A2, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A3, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A4, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A5, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A6, Xn)", 4},
	{cpu_mulu, "MULU D7, (d8, A7, Xn)", 4},
	{cpu_mulu, "MULU D7, (xxx).W", 4},
	{cpu_mulu, "MULU D7, (xxx).L", 6},
	{cpu_mulu, "MULU D7, (d16, PC)", 4},
	{cpu_mulu, "MULU D7, (d16, PC, Xn)", 4},
	{cpu_mulu, "MULU D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_abcd, "ABCD D0, D7", 0},
	{cpu_abcd, "ABCD D1, D7", 0},
	{cpu_abcd, "ABCD D2, D7", 0},
	{cpu_abcd, "ABCD D3, D7", 0},
	{cpu_abcd, "ABCD D4, D7", 0},
	{cpu_abcd, "ABCD D5, D7", 0},
	{cpu_abcd, "ABCD D6, D7", 0},
	{cpu_abcd, "ABCD D7, D7", 0},
	{cpu_abcd, "ABCD -(A0), -(A7)", 0},
	{cpu_abcd, "ABCD -(A1), -(A7)", 0},
	{cpu_abcd, "ABCD -(A2), -(A7)", 0},
	{cpu_abcd, "ABCD -(A3), -(A7)", 0},
	{cpu_abcd, "ABCD -(A4), -(A7)", 0},
	{cpu_abcd, "ABCD -(A5), -(A7)", 0},
	{cpu_abcd, "ABCD -(A6), -(A7)", 0},
	{cpu_abcd, "ABCD -(A7), -(A7)", 0},
	{cpu_and, "AND.b (A0), D7", 2},
	{cpu_and, "AND.b (A1), D7", 2},
	{cpu_and, "AND.b (A2), D7", 2},
	{cpu_and, "AND.b (A3), D7", 2},
	{cpu_and, "AND.b (A4), D7", 2},
	{cpu_and, "AND.b (A5), D7", 2},
	{cpu_and, "AND.b (A6), D7", 2},
	{cpu_and, "AND.b (A7), D7", 2},
	{cpu_and, "AND.b (A0)+, D7", 2},
	{cpu_and, "AND.b (A1)+, D7", 2},
	{cpu_and, "AND.b (A2)+, D7", 2},
	{cpu_and, "AND.b (A3)+, D7", 2},
	{cpu_and, "AND.b (A4)+, D7", 2},
	{cpu_and, "AND.b (A5)+, D7", 2},
	{cpu_and, "AND.b (A6)+, D7", 2},
	{cpu_and, "AND.b (A7)+, D7", 2},
	{cpu_and, "AND.b -(A0), D7", 2},
	{cpu_and, "AND.b -(A1), D7", 2},
	{cpu_and, "AND.b -(A2), D7", 2},
	{cpu_and, "AND.b -(A3), D7", 2},
	{cpu_and, "AND.b -(A4), D7", 2},
	{cpu_and, "AND.b -(A5), D7", 2},
	{cpu_and, "AND.b -(A6), D7", 2},
	{cpu_and, "AND.b -(A7), D7", 2},
	{cpu_and, "AND.b (d16, A0), D7", 4},
	{cpu_and, "AND.b (d16, A1), D7", 4},
	{cpu_and, "AND.b (d16, A2), D7", 4},
	{cpu_and, "AND.b (d16, A3), D7", 4},
	{cpu_and, "AND.b (d16, A4), D7", 4},
	{cpu_and, "AND.b (d16, A5), D7", 4},
	{cpu_and, "AND.b (d16, A6), D7", 4},
	{cpu_and, "AND.b (d16, A7), D7", 4},
	{cpu_and, "AND.b (d8, A0, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A1, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A2, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A3, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A4, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A5, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A6, Xn), D7", 4},
	{cpu_and, "AND.b (d8, A7, Xn), D7", 4},
	{cpu_and, "AND.b (xxx).W, D7", 4},
	{cpu_and, "AND.b (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(D7)", 1},
	{cpu_exg, "EXG -(D1), -(D7)", 1},
	{cpu_exg, "EXG -(D2), -(D7)", 1},
	{cpu_exg, "EXG -(D3), -(D7)", 1},
	{cpu_exg, "EXG -(D0), -(D7)", 1},
	{cpu_exg, "EXG -(D1), -(D7)", 1},
	{cpu_exg, "EXG -(D2), -(D7)", 1},
	{cpu_exg, "EXG -(D3), -(D7)", 1},
	{cpu_exg, "EXG A0, A7", 1},
	{cpu_exg, "EXG A1, A7", 1},
	{cpu_exg, "EXG A2, A7", 1},
	{cpu_exg, "EXG A3, A7", 1},
	{cpu_exg, "EXG A0, A7", 1},
	{cpu_exg, "EXG A1, A7", 1},
	{cpu_exg, "EXG A2, A7", 1},
	{cpu_exg, "EXG A3, A7", 1},
	{cpu_and, "AND.w (A0), D7", 2},
	{cpu_and, "AND.w (A1), D7", 2},
	{cpu_and, "AND.w (A2), D7", 2},
	{cpu_and, "AND.w (A3), D7", 2},
	{cpu_and, "AND.w (A4), D7", 2},
	{cpu_and, "AND.w (A5), D7", 2},
	{cpu_and, "AND.w (A6), D7", 2},
	{cpu_and, "AND.w (A7), D7", 2},
	{cpu_and, "AND.w (A0)+, D7", 2},
	{cpu_and, "AND.w (A1)+, D7", 2},
	{cpu_and, "AND.w (A2)+, D7", 2},
	{cpu_and, "AND.w (A3)+, D7", 2},
	{cpu_and, "AND.w (A4)+, D7", 2},
	{cpu_and, "AND.w (A5)+, D7", 2},
	{cpu_and, "AND.w (A6)+, D7", 2},
	{cpu_and, "AND.w (A7)+, D7", 2},
	{cpu_and, "AND.w -(A0), D7", 2},
	{cpu_and, "AND.w -(A1), D7", 2},
	{cpu_and, "AND.w -(A2), D7", 2},
	{cpu_and, "AND.w -(A3), D7", 2},
	{cpu_and, "AND.w -(A4), D7", 2},
	{cpu_and, "AND.w -(A5), D7", 2},
	{cpu_and, "AND.w -(A6), D7", 2},
	{cpu_and, "AND.w -(A7), D7", 2},
	{cpu_and, "AND.w (d16, A0), D7", 4},
	{cpu_and, "AND.w (d16, A1), D7", 4},
	{cpu_and, "AND.w (d16, A2), D7", 4},
	{cpu_and, "AND.w (d16, A3), D7", 4},
	{cpu_and, "AND.w (d16, A4), D7", 4},
	{cpu_and, "AND.w (d16, A5), D7", 4},
	{cpu_and, "AND.w (d16, A6), D7", 4},
	{cpu_and, "AND.w (d16, A7), D7", 4},
	{cpu_and, "AND.w (d8, A0, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A1, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A2, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A3, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A4, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A5, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A6, Xn), D7", 4},
	{cpu_and, "AND.w (d8, A7, Xn), D7", 4},
	{cpu_and, "AND.w (xxx).W, D7", 4},
	{cpu_and, "AND.w (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_exg, "EXG -(D0), -(A7)", 1},
	{cpu_exg, "EXG -(D1), -(A7)", 1},
	{cpu_exg, "EXG -(D2), -(A7)", 1},
	{cpu_exg, "EXG -(D3), -(A7)", 1},
	{cpu_exg, "EXG -(D0), -(A7)", 1},
	{cpu_exg, "EXG -(D1), -(A7)", 1},
	{cpu_exg, "EXG -(D2), -(A7)", 1},
	{cpu_exg, "EXG -(D3), -(A7)", 1},
	{cpu_and, "AND.l (A0), D7", 2},
	{cpu_and, "AND.l (A1), D7", 2},
	{cpu_and, "AND.l (A2), D7", 2},
	{cpu_and, "AND.l (A3), D7", 2},
	{cpu_and, "AND.l (A4), D7", 2},
	{cpu_and, "AND.l (A5), D7", 2},
	{cpu_and, "AND.l (A6), D7", 2},
	{cpu_and, "AND.l (A7), D7", 2},
	{cpu_and, "AND.l (A0)+, D7", 2},
	{cpu_and, "AND.l (A1)+, D7", 2},
	{cpu_and, "AND.l (A2)+, D7", 2},
	{cpu_and, "AND.l (A3)+, D7", 2},
	{cpu_and, "AND.l (A4)+, D7", 2},
	{cpu_and, "AND.l (A5)+, D7", 2},
	{cpu_and, "AND.l (A6)+, D7", 2},
	{cpu_and, "AND.l (A7)+, D7", 2},
	{cpu_and, "AND.l -(A0), D7", 2},
	{cpu_and, "AND.l -(A1), D7", 2},
	{cpu_and, "AND.l -(A2), D7", 2},
	{cpu_and, "AND.l -(A3), D7", 2},
	{cpu_and, "AND.l -(A4), D7", 2},
	{cpu_and, "AND.l -(A5), D7", 2},
	{cpu_and, "AND.l -(A6), D7", 2},
	{cpu_and, "AND.l -(A7), D7", 2},
	{cpu_and, "AND.l (d16, A0), D7", 4},
	{cpu_and, "AND.l (d16, A1), D7", 4},
	{cpu_and, "AND.l (d16, A2), D7", 4},
	{cpu_and, "AND.l (d16, A3), D7", 4},
	{cpu_and, "AND.l (d16, A4), D7", 4},
	{cpu_and, "AND.l (d16, A5), D7", 4},
	{cpu_and, "AND.l (d16, A6), D7", 4},
	{cpu_and, "AND.l (d16, A7), D7", 4},
	{cpu_and, "AND.l (d8, A0, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A1, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A2, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A3, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A4, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A5, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A6, Xn), D7", 4},
	{cpu_and, "AND.l (d8, A7, Xn), D7", 4},
	{cpu_and, "AND.l (xxx).W, D7", 4},
	{cpu_and, "AND.l (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D7, D0", 2},
	{cpu_muls, "MULS D7, D1", 2},
	{cpu_muls, "MULS D7, D2", 2},
	{cpu_muls, "MULS D7, D3", 2},
	{cpu_muls, "MULS D7, D4", 2},
	{cpu_muls, "MULS D7, D5", 2},
	{cpu_muls, "MULS D7, D6", 2},
	{cpu_muls, "MULS D7, D7", 2},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_muls, "MULS D7, (A0)", 2},
	{cpu_muls, "MULS D7, (A1)", 2},
	{cpu_muls, "MULS D7, (A2)", 2},
	{cpu_muls, "MULS D7, (A3)", 2},
	{cpu_muls, "MULS D7, (A4)", 2},
	{cpu_muls, "MULS D7, (A5)", 2},
	{cpu_muls, "MULS D7, (A6)", 2},
	{cpu_muls, "MULS D7, (A7)", 2},
	{cpu_muls, "MULS D7, (A0)+", 2},
	{cpu_muls, "MULS D7, (A1)+", 2},
	{cpu_muls, "MULS D7, (A2)+", 2},
	{cpu_muls, "MULS D7, (A3)+", 2},
	{cpu_muls, "MULS D7, (A4)+", 2},
	{cpu_muls, "MULS D7, (A5)+", 2},
	{cpu_muls, "MULS D7, (A6)+", 2},
	{cpu_muls, "MULS D7, (A7)+", 2},
	{cpu_muls, "MULS D7, -(A0)", 2},
	{cpu_muls, "MULS D7, -(A1)", 2},
	{cpu_muls, "MULS D7, -(A2)", 2},
	{cpu_muls, "MULS D7, -(A3)", 2},
	{cpu_muls, "MULS D7, -(A4)", 2},
	{cpu_muls, "MULS D7, -(A5)", 2},
	{cpu_muls, "MULS D7, -(A6)", 2},
	{cpu_muls, "MULS D7, -(A7)", 2},
	{cpu_muls, "MULS D7, (d16, A0)", 4},
	{cpu_muls, "MULS D7, (d16, A1)", 4},
	{cpu_muls, "MULS D7, (d16, A2)", 4},
	{cpu_muls, "MULS D7, (d16, A3)", 4},
	{cpu_muls, "MULS D7, (d16, A4)", 4},
	{cpu_muls, "MULS D7, (d16, A5)", 4},
	{cpu_muls, "MULS D7, (d16, A6)", 4},
	{cpu_muls, "MULS D7, (d16, A7)", 4},
	{cpu_muls, "MULS D7, (d8, A0, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A1, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A2, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A3, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A4, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A5, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A6, Xn)", 4},
	{cpu_muls, "MULS D7, (d8, A7, Xn)", 4},
	{cpu_muls, "MULS D7, (xxx).W", 4},
	{cpu_muls, "MULS D7, (xxx).L", 6},
	{cpu_muls, "MULS D7, (d16, PC)", 4},
	{cpu_muls, "MULS D7, (d16, PC, Xn)", 4},
	{cpu_muls, "MULS D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D0, D0", 2},
	{cpu_add, "ADD.b D0, D1", 2},
	{cpu_add, "ADD.b D0, D2", 2},
	{cpu_add, "ADD.b D0, D3", 2},
	{cpu_add, "ADD.b D0, D4", 2},
	{cpu_add, "ADD.b D0, D5", 2},
	{cpu_add, "ADD.b D0, D6", 2},
	{cpu_add, "ADD.b D0, D7", 2},
	{cpu_add, "ADD.b D0, A0", 2},
	{cpu_add, "ADD.b D0, A1", 2},
	{cpu_add, "ADD.b D0, A2", 2},
	{cpu_add, "ADD.b D0, A3", 2},
	{cpu_add, "ADD.b D0, A4", 2},
	{cpu_add, "ADD.b D0, A5", 2},
	{cpu_add, "ADD.b D0, A6", 2},
	{cpu_add, "ADD.b D0, A7", 2},
	{cpu_add, "ADD.b D0, (A0)", 2},
	{cpu_add, "ADD.b D0, (A1)", 2},
	{cpu_add, "ADD.b D0, (A2)", 2},
	{cpu_add, "ADD.b D0, (A3)", 2},
	{cpu_add, "ADD.b D0, (A4)", 2},
	{cpu_add, "ADD.b D0, (A5)", 2},
	{cpu_add, "ADD.b D0, (A6)", 2},
	{cpu_add, "ADD.b D0, (A7)", 2},
	{cpu_add, "ADD.b D0, (A0)+", 2},
	{cpu_add, "ADD.b D0, (A1)+", 2},
	{cpu_add, "ADD.b D0, (A2)+", 2},
	{cpu_add, "ADD.b D0, (A3)+", 2},
	{cpu_add, "ADD.b D0, (A4)+", 2},
	{cpu_add, "ADD.b D0, (A5)+", 2},
	{cpu_add, "ADD.b D0, (A6)+", 2},
	{cpu_add, "ADD.b D0, (A7)+", 2},
	{cpu_add, "ADD.b D0, -(A0)", 2},
	{cpu_add, "ADD.b D0, -(A1)", 2},
	{cpu_add, "ADD.b D0, -(A2)", 2},
	{cpu_add, "ADD.b D0, -(A3)", 2},
	{cpu_add, "ADD.b D0, -(A4)", 2},
	{cpu_add, "ADD.b D0, -(A5)", 2},
	{cpu_add, "ADD.b D0, -(A6)", 2},
	{cpu_add, "ADD.b D0, -(A7)", 2},
	{cpu_add, "ADD.b D0, (d16, A0)", 4},
	{cpu_add, "ADD.b D0, (d16, A1)", 4},
	{cpu_add, "ADD.b D0, (d16, A2)", 4},
	{cpu_add, "ADD.b D0, (d16, A3)", 4},
	{cpu_add, "ADD.b D0, (d16, A4)", 4},
	{cpu_add, "ADD.b D0, (d16, A5)", 4},
	{cpu_add, "ADD.b D0, (d16, A6)", 4},
	{cpu_add, "ADD.b D0, (d16, A7)", 4},
	{cpu_add, "ADD.b D0, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D0, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D0, (xxx).W", 4},
	{cpu_add, "ADD.b D0, (xxx).L", 6},
	{cpu_add, "ADD.b D0, (d16, PC)", 4},
	{cpu_add, "ADD.b D0, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D0, D0", 2},
	{cpu_add, "ADD.w D0, D1", 2},
	{cpu_add, "ADD.w D0, D2", 2},
	{cpu_add, "ADD.w D0, D3", 2},
	{cpu_add, "ADD.w D0, D4", 2},
	{cpu_add, "ADD.w D0, D5", 2},
	{cpu_add, "ADD.w D0, D6", 2},
	{cpu_add, "ADD.w D0, D7", 2},
	{cpu_add, "ADD.w D0, A0", 2},
	{cpu_add, "ADD.w D0, A1", 2},
	{cpu_add, "ADD.w D0, A2", 2},
	{cpu_add, "ADD.w D0, A3", 2},
	{cpu_add, "ADD.w D0, A4", 2},
	{cpu_add, "ADD.w D0, A5", 2},
	{cpu_add, "ADD.w D0, A6", 2},
	{cpu_add, "ADD.w D0, A7", 2},
	{cpu_add, "ADD.w D0, (A0)", 2},
	{cpu_add, "ADD.w D0, (A1)", 2},
	{cpu_add, "ADD.w D0, (A2)", 2},
	{cpu_add, "ADD.w D0, (A3)", 2},
	{cpu_add, "ADD.w D0, (A4)", 2},
	{cpu_add, "ADD.w D0, (A5)", 2},
	{cpu_add, "ADD.w D0, (A6)", 2},
	{cpu_add, "ADD.w D0, (A7)", 2},
	{cpu_add, "ADD.w D0, (A0)+", 2},
	{cpu_add, "ADD.w D0, (A1)+", 2},
	{cpu_add, "ADD.w D0, (A2)+", 2},
	{cpu_add, "ADD.w D0, (A3)+", 2},
	{cpu_add, "ADD.w D0, (A4)+", 2},
	{cpu_add, "ADD.w D0, (A5)+", 2},
	{cpu_add, "ADD.w D0, (A6)+", 2},
	{cpu_add, "ADD.w D0, (A7)+", 2},
	{cpu_add, "ADD.w D0, -(A0)", 2},
	{cpu_add, "ADD.w D0, -(A1)", 2},
	{cpu_add, "ADD.w D0, -(A2)", 2},
	{cpu_add, "ADD.w D0, -(A3)", 2},
	{cpu_add, "ADD.w D0, -(A4)", 2},
	{cpu_add, "ADD.w D0, -(A5)", 2},
	{cpu_add, "ADD.w D0, -(A6)", 2},
	{cpu_add, "ADD.w D0, -(A7)", 2},
	{cpu_add, "ADD.w D0, (d16, A0)", 4},
	{cpu_add, "ADD.w D0, (d16, A1)", 4},
	{cpu_add, "ADD.w D0, (d16, A2)", 4},
	{cpu_add, "ADD.w D0, (d16, A3)", 4},
	{cpu_add, "ADD.w D0, (d16, A4)", 4},
	{cpu_add, "ADD.w D0, (d16, A5)", 4},
	{cpu_add, "ADD.w D0, (d16, A6)", 4},
	{cpu_add, "ADD.w D0, (d16, A7)", 4},
	{cpu_add, "ADD.w D0, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D0, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D0, (xxx).W", 4},
	{cpu_add, "ADD.w D0, (xxx).L", 6},
	{cpu_add, "ADD.w D0, (d16, PC)", 4},
	{cpu_add, "ADD.w D0, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D0, D0", 2},
	{cpu_add, "ADD.l D0, D1", 2},
	{cpu_add, "ADD.l D0, D2", 2},
	{cpu_add, "ADD.l D0, D3", 2},
	{cpu_add, "ADD.l D0, D4", 2},
	{cpu_add, "ADD.l D0, D5", 2},
	{cpu_add, "ADD.l D0, D6", 2},
	{cpu_add, "ADD.l D0, D7", 2},
	{cpu_add, "ADD.l D0, A0", 2},
	{cpu_add, "ADD.l D0, A1", 2},
	{cpu_add, "ADD.l D0, A2", 2},
	{cpu_add, "ADD.l D0, A3", 2},
	{cpu_add, "ADD.l D0, A4", 2},
	{cpu_add, "ADD.l D0, A5", 2},
	{cpu_add, "ADD.l D0, A6", 2},
	{cpu_add, "ADD.l D0, A7", 2},
	{cpu_add, "ADD.l D0, (A0)", 2},
	{cpu_add, "ADD.l D0, (A1)", 2},
	{cpu_add, "ADD.l D0, (A2)", 2},
	{cpu_add, "ADD.l D0, (A3)", 2},
	{cpu_add, "ADD.l D0, (A4)", 2},
	{cpu_add, "ADD.l D0, (A5)", 2},
	{cpu_add, "ADD.l D0, (A6)", 2},
	{cpu_add, "ADD.l D0, (A7)", 2},
	{cpu_add, "ADD.l D0, (A0)+", 2},
	{cpu_add, "ADD.l D0, (A1)+", 2},
	{cpu_add, "ADD.l D0, (A2)+", 2},
	{cpu_add, "ADD.l D0, (A3)+", 2},
	{cpu_add, "ADD.l D0, (A4)+", 2},
	{cpu_add, "ADD.l D0, (A5)+", 2},
	{cpu_add, "ADD.l D0, (A6)+", 2},
	{cpu_add, "ADD.l D0, (A7)+", 2},
	{cpu_add, "ADD.l D0, -(A0)", 2},
	{cpu_add, "ADD.l D0, -(A1)", 2},
	{cpu_add, "ADD.l D0, -(A2)", 2},
	{cpu_add, "ADD.l D0, -(A3)", 2},
	{cpu_add, "ADD.l D0, -(A4)", 2},
	{cpu_add, "ADD.l D0, -(A5)", 2},
	{cpu_add, "ADD.l D0, -(A6)", 2},
	{cpu_add, "ADD.l D0, -(A7)", 2},
	{cpu_add, "ADD.l D0, (d16, A0)", 4},
	{cpu_add, "ADD.l D0, (d16, A1)", 4},
	{cpu_add, "ADD.l D0, (d16, A2)", 4},
	{cpu_add, "ADD.l D0, (d16, A3)", 4},
	{cpu_add, "ADD.l D0, (d16, A4)", 4},
	{cpu_add, "ADD.l D0, (d16, A5)", 4},
	{cpu_add, "ADD.l D0, (d16, A6)", 4},
	{cpu_add, "ADD.l D0, (d16, A7)", 4},
	{cpu_add, "ADD.l D0, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D0, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D0, (xxx).W", 4},
	{cpu_add, "ADD.l D0, (xxx).L", 6},
	{cpu_add, "ADD.l D0, (d16, PC)", 4},
	{cpu_add, "ADD.l D0, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D0, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A0", 2},
	{cpu_adda, "ADDA.w D1, A0", 2},
	{cpu_adda, "ADDA.w D2, A0", 2},
	{cpu_adda, "ADDA.w D3, A0", 2},
	{cpu_adda, "ADDA.w D4, A0", 2},
	{cpu_adda, "ADDA.w D5, A0", 2},
	{cpu_adda, "ADDA.w D6, A0", 2},
	{cpu_adda, "ADDA.w D7, A0", 2},
	{cpu_adda, "ADDA.w A0, A0", 2},
	{cpu_adda, "ADDA.w A1, A0", 2},
	{cpu_adda, "ADDA.w A2, A0", 2},
	{cpu_adda, "ADDA.w A3, A0", 2},
	{cpu_adda, "ADDA.w A4, A0", 2},
	{cpu_adda, "ADDA.w A5, A0", 2},
	{cpu_adda, "ADDA.w A6, A0", 2},
	{cpu_adda, "ADDA.w A7, A0", 2},
	{cpu_adda, "ADDA.w (A0), A0", 2},
	{cpu_adda, "ADDA.w (A1), A0", 2},
	{cpu_adda, "ADDA.w (A2), A0", 2},
	{cpu_adda, "ADDA.w (A3), A0", 2},
	{cpu_adda, "ADDA.w (A4), A0", 2},
	{cpu_adda, "ADDA.w (A5), A0", 2},
	{cpu_adda, "ADDA.w (A6), A0", 2},
	{cpu_adda, "ADDA.w (A7), A0", 2},
	{cpu_adda, "ADDA.w (A0)+, A0", 2},
	{cpu_adda, "ADDA.w (A1)+, A0", 2},
	{cpu_adda, "ADDA.w (A2)+, A0", 2},
	{cpu_adda, "ADDA.w (A3)+, A0", 2},
	{cpu_adda, "ADDA.w (A4)+, A0", 2},
	{cpu_adda, "ADDA.w (A5)+, A0", 2},
	{cpu_adda, "ADDA.w (A6)+, A0", 2},
	{cpu_adda, "ADDA.w (A7)+, A0", 2},
	{cpu_adda, "ADDA.w -(A0), A0", 2},
	{cpu_adda, "ADDA.w -(A1), A0", 2},
	{cpu_adda, "ADDA.w -(A2), A0", 2},
	{cpu_adda, "ADDA.w -(A3), A0", 2},
	{cpu_adda, "ADDA.w -(A4), A0", 2},
	{cpu_adda, "ADDA.w -(A5), A0", 2},
	{cpu_adda, "ADDA.w -(A6), A0", 2},
	{cpu_adda, "ADDA.w -(A7), A0", 2},
	{cpu_adda, "ADDA.w (d16, A0), A0", 4},
	{cpu_adda, "ADDA.w (d16, A1), A0", 4},
	{cpu_adda, "ADDA.w (d16, A2), A0", 4},
	{cpu_adda, "ADDA.w (d16, A3), A0", 4},
	{cpu_adda, "ADDA.w (d16, A4), A0", 4},
	{cpu_adda, "ADDA.w (d16, A5), A0", 4},
	{cpu_adda, "ADDA.w (d16, A6), A0", 4},
	{cpu_adda, "ADDA.w (d16, A7), A0", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A0", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A0", 4},
	{cpu_adda, "ADDA.w (xxx).W, A0", 4},
	{cpu_adda, "ADDA.w (xxx).L, A0", 6},
	{cpu_adda, "ADDA.w (d16, PC), A0", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A0", 4},
	{cpu_adda, "ADDA.w #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.b D0, D0", 1},
	{cpu_addx, "ADDX.b D1, D0", 1},
	{cpu_addx, "ADDX.b D2, D0", 1},
	{cpu_addx, "ADDX.b D3, D0", 1},
	{cpu_addx, "ADDX.b D0, D0", 1},
	{cpu_addx, "ADDX.b D1, D0", 1},
	{cpu_addx, "ADDX.b D2, D0", 1},
	{cpu_addx, "ADDX.b D3, D0", 1},
	{cpu_add, "ADD.b (A0), D0", 2},
	{cpu_add, "ADD.b (A1), D0", 2},
	{cpu_add, "ADD.b (A2), D0", 2},
	{cpu_add, "ADD.b (A3), D0", 2},
	{cpu_add, "ADD.b (A4), D0", 2},
	{cpu_add, "ADD.b (A5), D0", 2},
	{cpu_add, "ADD.b (A6), D0", 2},
	{cpu_add, "ADD.b (A7), D0", 2},
	{cpu_add, "ADD.b (A0)+, D0", 2},
	{cpu_add, "ADD.b (A1)+, D0", 2},
	{cpu_add, "ADD.b (A2)+, D0", 2},
	{cpu_add, "ADD.b (A3)+, D0", 2},
	{cpu_add, "ADD.b (A4)+, D0", 2},
	{cpu_add, "ADD.b (A5)+, D0", 2},
	{cpu_add, "ADD.b (A6)+, D0", 2},
	{cpu_add, "ADD.b (A7)+, D0", 2},
	{cpu_add, "ADD.b -(A0), D0", 2},
	{cpu_add, "ADD.b -(A1), D0", 2},
	{cpu_add, "ADD.b -(A2), D0", 2},
	{cpu_add, "ADD.b -(A3), D0", 2},
	{cpu_add, "ADD.b -(A4), D0", 2},
	{cpu_add, "ADD.b -(A5), D0", 2},
	{cpu_add, "ADD.b -(A6), D0", 2},
	{cpu_add, "ADD.b -(A7), D0", 2},
	{cpu_add, "ADD.b (d16, A0), D0", 4},
	{cpu_add, "ADD.b (d16, A1), D0", 4},
	{cpu_add, "ADD.b (d16, A2), D0", 4},
	{cpu_add, "ADD.b (d16, A3), D0", 4},
	{cpu_add, "ADD.b (d16, A4), D0", 4},
	{cpu_add, "ADD.b (d16, A5), D0", 4},
	{cpu_add, "ADD.b (d16, A6), D0", 4},
	{cpu_add, "ADD.b (d16, A7), D0", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D0", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D0", 4},
	{cpu_add, "ADD.b (xxx).W, D0", 4},
	{cpu_add, "ADD.b (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.w D0, D0", 1},
	{cpu_addx, "ADDX.w D1, D0", 1},
	{cpu_addx, "ADDX.w D2, D0", 1},
	{cpu_addx, "ADDX.w D3, D0", 1},
	{cpu_addx, "ADDX.w D0, D0", 1},
	{cpu_addx, "ADDX.w D1, D0", 1},
	{cpu_addx, "ADDX.w D2, D0", 1},
	{cpu_addx, "ADDX.w D3, D0", 1},
	{cpu_add, "ADD.w (A0), D0", 2},
	{cpu_add, "ADD.w (A1), D0", 2},
	{cpu_add, "ADD.w (A2), D0", 2},
	{cpu_add, "ADD.w (A3), D0", 2},
	{cpu_add, "ADD.w (A4), D0", 2},
	{cpu_add, "ADD.w (A5), D0", 2},
	{cpu_add, "ADD.w (A6), D0", 2},
	{cpu_add, "ADD.w (A7), D0", 2},
	{cpu_add, "ADD.w (A0)+, D0", 2},
	{cpu_add, "ADD.w (A1)+, D0", 2},
	{cpu_add, "ADD.w (A2)+, D0", 2},
	{cpu_add, "ADD.w (A3)+, D0", 2},
	{cpu_add, "ADD.w (A4)+, D0", 2},
	{cpu_add, "ADD.w (A5)+, D0", 2},
	{cpu_add, "ADD.w (A6)+, D0", 2},
	{cpu_add, "ADD.w (A7)+, D0", 2},
	{cpu_add, "ADD.w -(A0), D0", 2},
	{cpu_add, "ADD.w -(A1), D0", 2},
	{cpu_add, "ADD.w -(A2), D0", 2},
	{cpu_add, "ADD.w -(A3), D0", 2},
	{cpu_add, "ADD.w -(A4), D0", 2},
	{cpu_add, "ADD.w -(A5), D0", 2},
	{cpu_add, "ADD.w -(A6), D0", 2},
	{cpu_add, "ADD.w -(A7), D0", 2},
	{cpu_add, "ADD.w (d16, A0), D0", 4},
	{cpu_add, "ADD.w (d16, A1), D0", 4},
	{cpu_add, "ADD.w (d16, A2), D0", 4},
	{cpu_add, "ADD.w (d16, A3), D0", 4},
	{cpu_add, "ADD.w (d16, A4), D0", 4},
	{cpu_add, "ADD.w (d16, A5), D0", 4},
	{cpu_add, "ADD.w (d16, A6), D0", 4},
	{cpu_add, "ADD.w (d16, A7), D0", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D0", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D0", 4},
	{cpu_add, "ADD.w (xxx).W, D0", 4},
	{cpu_add, "ADD.w (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A0)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A0)", 1},
	{cpu_addx, "ADDX.l D0, D0", 1},
	{cpu_addx, "ADDX.l D1, D0", 1},
	{cpu_addx, "ADDX.l D2, D0", 1},
	{cpu_addx, "ADDX.l D3, D0", 1},
	{cpu_addx, "ADDX.l D0, D0", 1},
	{cpu_addx, "ADDX.l D1, D0", 1},
	{cpu_addx, "ADDX.l D2, D0", 1},
	{cpu_addx, "ADDX.l D3, D0", 1},
	{cpu_add, "ADD.l (A0), D0", 2},
	{cpu_add, "ADD.l (A1), D0", 2},
	{cpu_add, "ADD.l (A2), D0", 2},
	{cpu_add, "ADD.l (A3), D0", 2},
	{cpu_add, "ADD.l (A4), D0", 2},
	{cpu_add, "ADD.l (A5), D0", 2},
	{cpu_add, "ADD.l (A6), D0", 2},
	{cpu_add, "ADD.l (A7), D0", 2},
	{cpu_add, "ADD.l (A0)+, D0", 2},
	{cpu_add, "ADD.l (A1)+, D0", 2},
	{cpu_add, "ADD.l (A2)+, D0", 2},
	{cpu_add, "ADD.l (A3)+, D0", 2},
	{cpu_add, "ADD.l (A4)+, D0", 2},
	{cpu_add, "ADD.l (A5)+, D0", 2},
	{cpu_add, "ADD.l (A6)+, D0", 2},
	{cpu_add, "ADD.l (A7)+, D0", 2},
	{cpu_add, "ADD.l -(A0), D0", 2},
	{cpu_add, "ADD.l -(A1), D0", 2},
	{cpu_add, "ADD.l -(A2), D0", 2},
	{cpu_add, "ADD.l -(A3), D0", 2},
	{cpu_add, "ADD.l -(A4), D0", 2},
	{cpu_add, "ADD.l -(A5), D0", 2},
	{cpu_add, "ADD.l -(A6), D0", 2},
	{cpu_add, "ADD.l -(A7), D0", 2},
	{cpu_add, "ADD.l (d16, A0), D0", 4},
	{cpu_add, "ADD.l (d16, A1), D0", 4},
	{cpu_add, "ADD.l (d16, A2), D0", 4},
	{cpu_add, "ADD.l (d16, A3), D0", 4},
	{cpu_add, "ADD.l (d16, A4), D0", 4},
	{cpu_add, "ADD.l (d16, A5), D0", 4},
	{cpu_add, "ADD.l (d16, A6), D0", 4},
	{cpu_add, "ADD.l (d16, A7), D0", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D0", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D0", 4},
	{cpu_add, "ADD.l (xxx).W, D0", 4},
	{cpu_add, "ADD.l (xxx).L, D0", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A0", 2},
	{cpu_adda, "ADDA.l D1, A0", 2},
	{cpu_adda, "ADDA.l D2, A0", 2},
	{cpu_adda, "ADDA.l D3, A0", 2},
	{cpu_adda, "ADDA.l D4, A0", 2},
	{cpu_adda, "ADDA.l D5, A0", 2},
	{cpu_adda, "ADDA.l D6, A0", 2},
	{cpu_adda, "ADDA.l D7, A0", 2},
	{cpu_adda, "ADDA.l A0, A0", 2},
	{cpu_adda, "ADDA.l A1, A0", 2},
	{cpu_adda, "ADDA.l A2, A0", 2},
	{cpu_adda, "ADDA.l A3, A0", 2},
	{cpu_adda, "ADDA.l A4, A0", 2},
	{cpu_adda, "ADDA.l A5, A0", 2},
	{cpu_adda, "ADDA.l A6, A0", 2},
	{cpu_adda, "ADDA.l A7, A0", 2},
	{cpu_adda, "ADDA.l (A0), A0", 2},
	{cpu_adda, "ADDA.l (A1), A0", 2},
	{cpu_adda, "ADDA.l (A2), A0", 2},
	{cpu_adda, "ADDA.l (A3), A0", 2},
	{cpu_adda, "ADDA.l (A4), A0", 2},
	{cpu_adda, "ADDA.l (A5), A0", 2},
	{cpu_adda, "ADDA.l (A6), A0", 2},
	{cpu_adda, "ADDA.l (A7), A0", 2},
	{cpu_adda, "ADDA.l (A0)+, A0", 2},
	{cpu_adda, "ADDA.l (A1)+, A0", 2},
	{cpu_adda, "ADDA.l (A2)+, A0", 2},
	{cpu_adda, "ADDA.l (A3)+, A0", 2},
	{cpu_adda, "ADDA.l (A4)+, A0", 2},
	{cpu_adda, "ADDA.l (A5)+, A0", 2},
	{cpu_adda, "ADDA.l (A6)+, A0", 2},
	{cpu_adda, "ADDA.l (A7)+, A0", 2},
	{cpu_adda, "ADDA.l -(A0), A0", 2},
	{cpu_adda, "ADDA.l -(A1), A0", 2},
	{cpu_adda, "ADDA.l -(A2), A0", 2},
	{cpu_adda, "ADDA.l -(A3), A0", 2},
	{cpu_adda, "ADDA.l -(A4), A0", 2},
	{cpu_adda, "ADDA.l -(A5), A0", 2},
	{cpu_adda, "ADDA.l -(A6), A0", 2},
	{cpu_adda, "ADDA.l -(A7), A0", 2},
	{cpu_adda, "ADDA.l (d16, A0), A0", 4},
	{cpu_adda, "ADDA.l (d16, A1), A0", 4},
	{cpu_adda, "ADDA.l (d16, A2), A0", 4},
	{cpu_adda, "ADDA.l (d16, A3), A0", 4},
	{cpu_adda, "ADDA.l (d16, A4), A0", 4},
	{cpu_adda, "ADDA.l (d16, A5), A0", 4},
	{cpu_adda, "ADDA.l (d16, A6), A0", 4},
	{cpu_adda, "ADDA.l (d16, A7), A0", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A0", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A0", 4},
	{cpu_adda, "ADDA.l (xxx).W, A0", 4},
	{cpu_adda, "ADDA.l (xxx).L, A0", 6},
	{cpu_adda, "ADDA.l (d16, PC), A0", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A0", 4},
	{cpu_adda, "ADDA.l #, A0", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D1, D0", 2},
	{cpu_add, "ADD.b D1, D1", 2},
	{cpu_add, "ADD.b D1, D2", 2},
	{cpu_add, "ADD.b D1, D3", 2},
	{cpu_add, "ADD.b D1, D4", 2},
	{cpu_add, "ADD.b D1, D5", 2},
	{cpu_add, "ADD.b D1, D6", 2},
	{cpu_add, "ADD.b D1, D7", 2},
	{cpu_add, "ADD.b D1, A0", 2},
	{cpu_add, "ADD.b D1, A1", 2},
	{cpu_add, "ADD.b D1, A2", 2},
	{cpu_add, "ADD.b D1, A3", 2},
	{cpu_add, "ADD.b D1, A4", 2},
	{cpu_add, "ADD.b D1, A5", 2},
	{cpu_add, "ADD.b D1, A6", 2},
	{cpu_add, "ADD.b D1, A7", 2},
	{cpu_add, "ADD.b D1, (A0)", 2},
	{cpu_add, "ADD.b D1, (A1)", 2},
	{cpu_add, "ADD.b D1, (A2)", 2},
	{cpu_add, "ADD.b D1, (A3)", 2},
	{cpu_add, "ADD.b D1, (A4)", 2},
	{cpu_add, "ADD.b D1, (A5)", 2},
	{cpu_add, "ADD.b D1, (A6)", 2},
	{cpu_add, "ADD.b D1, (A7)", 2},
	{cpu_add, "ADD.b D1, (A0)+", 2},
	{cpu_add, "ADD.b D1, (A1)+", 2},
	{cpu_add, "ADD.b D1, (A2)+", 2},
	{cpu_add, "ADD.b D1, (A3)+", 2},
	{cpu_add, "ADD.b D1, (A4)+", 2},
	{cpu_add, "ADD.b D1, (A5)+", 2},
	{cpu_add, "ADD.b D1, (A6)+", 2},
	{cpu_add, "ADD.b D1, (A7)+", 2},
	{cpu_add, "ADD.b D1, -(A0)", 2},
	{cpu_add, "ADD.b D1, -(A1)", 2},
	{cpu_add, "ADD.b D1, -(A2)", 2},
	{cpu_add, "ADD.b D1, -(A3)", 2},
	{cpu_add, "ADD.b D1, -(A4)", 2},
	{cpu_add, "ADD.b D1, -(A5)", 2},
	{cpu_add, "ADD.b D1, -(A6)", 2},
	{cpu_add, "ADD.b D1, -(A7)", 2},
	{cpu_add, "ADD.b D1, (d16, A0)", 4},
	{cpu_add, "ADD.b D1, (d16, A1)", 4},
	{cpu_add, "ADD.b D1, (d16, A2)", 4},
	{cpu_add, "ADD.b D1, (d16, A3)", 4},
	{cpu_add, "ADD.b D1, (d16, A4)", 4},
	{cpu_add, "ADD.b D1, (d16, A5)", 4},
	{cpu_add, "ADD.b D1, (d16, A6)", 4},
	{cpu_add, "ADD.b D1, (d16, A7)", 4},
	{cpu_add, "ADD.b D1, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D1, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D1, (xxx).W", 4},
	{cpu_add, "ADD.b D1, (xxx).L", 6},
	{cpu_add, "ADD.b D1, (d16, PC)", 4},
	{cpu_add, "ADD.b D1, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D1, D0", 2},
	{cpu_add, "ADD.w D1, D1", 2},
	{cpu_add, "ADD.w D1, D2", 2},
	{cpu_add, "ADD.w D1, D3", 2},
	{cpu_add, "ADD.w D1, D4", 2},
	{cpu_add, "ADD.w D1, D5", 2},
	{cpu_add, "ADD.w D1, D6", 2},
	{cpu_add, "ADD.w D1, D7", 2},
	{cpu_add, "ADD.w D1, A0", 2},
	{cpu_add, "ADD.w D1, A1", 2},
	{cpu_add, "ADD.w D1, A2", 2},
	{cpu_add, "ADD.w D1, A3", 2},
	{cpu_add, "ADD.w D1, A4", 2},
	{cpu_add, "ADD.w D1, A5", 2},
	{cpu_add, "ADD.w D1, A6", 2},
	{cpu_add, "ADD.w D1, A7", 2},
	{cpu_add, "ADD.w D1, (A0)", 2},
	{cpu_add, "ADD.w D1, (A1)", 2},
	{cpu_add, "ADD.w D1, (A2)", 2},
	{cpu_add, "ADD.w D1, (A3)", 2},
	{cpu_add, "ADD.w D1, (A4)", 2},
	{cpu_add, "ADD.w D1, (A5)", 2},
	{cpu_add, "ADD.w D1, (A6)", 2},
	{cpu_add, "ADD.w D1, (A7)", 2},
	{cpu_add, "ADD.w D1, (A0)+", 2},
	{cpu_add, "ADD.w D1, (A1)+", 2},
	{cpu_add, "ADD.w D1, (A2)+", 2},
	{cpu_add, "ADD.w D1, (A3)+", 2},
	{cpu_add, "ADD.w D1, (A4)+", 2},
	{cpu_add, "ADD.w D1, (A5)+", 2},
	{cpu_add, "ADD.w D1, (A6)+", 2},
	{cpu_add, "ADD.w D1, (A7)+", 2},
	{cpu_add, "ADD.w D1, -(A0)", 2},
	{cpu_add, "ADD.w D1, -(A1)", 2},
	{cpu_add, "ADD.w D1, -(A2)", 2},
	{cpu_add, "ADD.w D1, -(A3)", 2},
	{cpu_add, "ADD.w D1, -(A4)", 2},
	{cpu_add, "ADD.w D1, -(A5)", 2},
	{cpu_add, "ADD.w D1, -(A6)", 2},
	{cpu_add, "ADD.w D1, -(A7)", 2},
	{cpu_add, "ADD.w D1, (d16, A0)", 4},
	{cpu_add, "ADD.w D1, (d16, A1)", 4},
	{cpu_add, "ADD.w D1, (d16, A2)", 4},
	{cpu_add, "ADD.w D1, (d16, A3)", 4},
	{cpu_add, "ADD.w D1, (d16, A4)", 4},
	{cpu_add, "ADD.w D1, (d16, A5)", 4},
	{cpu_add, "ADD.w D1, (d16, A6)", 4},
	{cpu_add, "ADD.w D1, (d16, A7)", 4},
	{cpu_add, "ADD.w D1, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D1, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D1, (xxx).W", 4},
	{cpu_add, "ADD.w D1, (xxx).L", 6},
	{cpu_add, "ADD.w D1, (d16, PC)", 4},
	{cpu_add, "ADD.w D1, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D1, D0", 2},
	{cpu_add, "ADD.l D1, D1", 2},
	{cpu_add, "ADD.l D1, D2", 2},
	{cpu_add, "ADD.l D1, D3", 2},
	{cpu_add, "ADD.l D1, D4", 2},
	{cpu_add, "ADD.l D1, D5", 2},
	{cpu_add, "ADD.l D1, D6", 2},
	{cpu_add, "ADD.l D1, D7", 2},
	{cpu_add, "ADD.l D1, A0", 2},
	{cpu_add, "ADD.l D1, A1", 2},
	{cpu_add, "ADD.l D1, A2", 2},
	{cpu_add, "ADD.l D1, A3", 2},
	{cpu_add, "ADD.l D1, A4", 2},
	{cpu_add, "ADD.l D1, A5", 2},
	{cpu_add, "ADD.l D1, A6", 2},
	{cpu_add, "ADD.l D1, A7", 2},
	{cpu_add, "ADD.l D1, (A0)", 2},
	{cpu_add, "ADD.l D1, (A1)", 2},
	{cpu_add, "ADD.l D1, (A2)", 2},
	{cpu_add, "ADD.l D1, (A3)", 2},
	{cpu_add, "ADD.l D1, (A4)", 2},
	{cpu_add, "ADD.l D1, (A5)", 2},
	{cpu_add, "ADD.l D1, (A6)", 2},
	{cpu_add, "ADD.l D1, (A7)", 2},
	{cpu_add, "ADD.l D1, (A0)+", 2},
	{cpu_add, "ADD.l D1, (A1)+", 2},
	{cpu_add, "ADD.l D1, (A2)+", 2},
	{cpu_add, "ADD.l D1, (A3)+", 2},
	{cpu_add, "ADD.l D1, (A4)+", 2},
	{cpu_add, "ADD.l D1, (A5)+", 2},
	{cpu_add, "ADD.l D1, (A6)+", 2},
	{cpu_add, "ADD.l D1, (A7)+", 2},
	{cpu_add, "ADD.l D1, -(A0)", 2},
	{cpu_add, "ADD.l D1, -(A1)", 2},
	{cpu_add, "ADD.l D1, -(A2)", 2},
	{cpu_add, "ADD.l D1, -(A3)", 2},
	{cpu_add, "ADD.l D1, -(A4)", 2},
	{cpu_add, "ADD.l D1, -(A5)", 2},
	{cpu_add, "ADD.l D1, -(A6)", 2},
	{cpu_add, "ADD.l D1, -(A7)", 2},
	{cpu_add, "ADD.l D1, (d16, A0)", 4},
	{cpu_add, "ADD.l D1, (d16, A1)", 4},
	{cpu_add, "ADD.l D1, (d16, A2)", 4},
	{cpu_add, "ADD.l D1, (d16, A3)", 4},
	{cpu_add, "ADD.l D1, (d16, A4)", 4},
	{cpu_add, "ADD.l D1, (d16, A5)", 4},
	{cpu_add, "ADD.l D1, (d16, A6)", 4},
	{cpu_add, "ADD.l D1, (d16, A7)", 4},
	{cpu_add, "ADD.l D1, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D1, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D1, (xxx).W", 4},
	{cpu_add, "ADD.l D1, (xxx).L", 6},
	{cpu_add, "ADD.l D1, (d16, PC)", 4},
	{cpu_add, "ADD.l D1, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D1, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A1", 2},
	{cpu_adda, "ADDA.w D1, A1", 2},
	{cpu_adda, "ADDA.w D2, A1", 2},
	{cpu_adda, "ADDA.w D3, A1", 2},
	{cpu_adda, "ADDA.w D4, A1", 2},
	{cpu_adda, "ADDA.w D5, A1", 2},
	{cpu_adda, "ADDA.w D6, A1", 2},
	{cpu_adda, "ADDA.w D7, A1", 2},
	{cpu_adda, "ADDA.w A0, A1", 2},
	{cpu_adda, "ADDA.w A1, A1", 2},
	{cpu_adda, "ADDA.w A2, A1", 2},
	{cpu_adda, "ADDA.w A3, A1", 2},
	{cpu_adda, "ADDA.w A4, A1", 2},
	{cpu_adda, "ADDA.w A5, A1", 2},
	{cpu_adda, "ADDA.w A6, A1", 2},
	{cpu_adda, "ADDA.w A7, A1", 2},
	{cpu_adda, "ADDA.w (A0), A1", 2},
	{cpu_adda, "ADDA.w (A1), A1", 2},
	{cpu_adda, "ADDA.w (A2), A1", 2},
	{cpu_adda, "ADDA.w (A3), A1", 2},
	{cpu_adda, "ADDA.w (A4), A1", 2},
	{cpu_adda, "ADDA.w (A5), A1", 2},
	{cpu_adda, "ADDA.w (A6), A1", 2},
	{cpu_adda, "ADDA.w (A7), A1", 2},
	{cpu_adda, "ADDA.w (A0)+, A1", 2},
	{cpu_adda, "ADDA.w (A1)+, A1", 2},
	{cpu_adda, "ADDA.w (A2)+, A1", 2},
	{cpu_adda, "ADDA.w (A3)+, A1", 2},
	{cpu_adda, "ADDA.w (A4)+, A1", 2},
	{cpu_adda, "ADDA.w (A5)+, A1", 2},
	{cpu_adda, "ADDA.w (A6)+, A1", 2},
	{cpu_adda, "ADDA.w (A7)+, A1", 2},
	{cpu_adda, "ADDA.w -(A0), A1", 2},
	{cpu_adda, "ADDA.w -(A1), A1", 2},
	{cpu_adda, "ADDA.w -(A2), A1", 2},
	{cpu_adda, "ADDA.w -(A3), A1", 2},
	{cpu_adda, "ADDA.w -(A4), A1", 2},
	{cpu_adda, "ADDA.w -(A5), A1", 2},
	{cpu_adda, "ADDA.w -(A6), A1", 2},
	{cpu_adda, "ADDA.w -(A7), A1", 2},
	{cpu_adda, "ADDA.w (d16, A0), A1", 4},
	{cpu_adda, "ADDA.w (d16, A1), A1", 4},
	{cpu_adda, "ADDA.w (d16, A2), A1", 4},
	{cpu_adda, "ADDA.w (d16, A3), A1", 4},
	{cpu_adda, "ADDA.w (d16, A4), A1", 4},
	{cpu_adda, "ADDA.w (d16, A5), A1", 4},
	{cpu_adda, "ADDA.w (d16, A6), A1", 4},
	{cpu_adda, "ADDA.w (d16, A7), A1", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A1", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A1", 4},
	{cpu_adda, "ADDA.w (xxx).W, A1", 4},
	{cpu_adda, "ADDA.w (xxx).L, A1", 6},
	{cpu_adda, "ADDA.w (d16, PC), A1", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A1", 4},
	{cpu_adda, "ADDA.w #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.b D0, D1", 1},
	{cpu_addx, "ADDX.b D1, D1", 1},
	{cpu_addx, "ADDX.b D2, D1", 1},
	{cpu_addx, "ADDX.b D3, D1", 1},
	{cpu_addx, "ADDX.b D0, D1", 1},
	{cpu_addx, "ADDX.b D1, D1", 1},
	{cpu_addx, "ADDX.b D2, D1", 1},
	{cpu_addx, "ADDX.b D3, D1", 1},
	{cpu_add, "ADD.b (A0), D1", 2},
	{cpu_add, "ADD.b (A1), D1", 2},
	{cpu_add, "ADD.b (A2), D1", 2},
	{cpu_add, "ADD.b (A3), D1", 2},
	{cpu_add, "ADD.b (A4), D1", 2},
	{cpu_add, "ADD.b (A5), D1", 2},
	{cpu_add, "ADD.b (A6), D1", 2},
	{cpu_add, "ADD.b (A7), D1", 2},
	{cpu_add, "ADD.b (A0)+, D1", 2},
	{cpu_add, "ADD.b (A1)+, D1", 2},
	{cpu_add, "ADD.b (A2)+, D1", 2},
	{cpu_add, "ADD.b (A3)+, D1", 2},
	{cpu_add, "ADD.b (A4)+, D1", 2},
	{cpu_add, "ADD.b (A5)+, D1", 2},
	{cpu_add, "ADD.b (A6)+, D1", 2},
	{cpu_add, "ADD.b (A7)+, D1", 2},
	{cpu_add, "ADD.b -(A0), D1", 2},
	{cpu_add, "ADD.b -(A1), D1", 2},
	{cpu_add, "ADD.b -(A2), D1", 2},
	{cpu_add, "ADD.b -(A3), D1", 2},
	{cpu_add, "ADD.b -(A4), D1", 2},
	{cpu_add, "ADD.b -(A5), D1", 2},
	{cpu_add, "ADD.b -(A6), D1", 2},
	{cpu_add, "ADD.b -(A7), D1", 2},
	{cpu_add, "ADD.b (d16, A0), D1", 4},
	{cpu_add, "ADD.b (d16, A1), D1", 4},
	{cpu_add, "ADD.b (d16, A2), D1", 4},
	{cpu_add, "ADD.b (d16, A3), D1", 4},
	{cpu_add, "ADD.b (d16, A4), D1", 4},
	{cpu_add, "ADD.b (d16, A5), D1", 4},
	{cpu_add, "ADD.b (d16, A6), D1", 4},
	{cpu_add, "ADD.b (d16, A7), D1", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D1", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D1", 4},
	{cpu_add, "ADD.b (xxx).W, D1", 4},
	{cpu_add, "ADD.b (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.w D0, D1", 1},
	{cpu_addx, "ADDX.w D1, D1", 1},
	{cpu_addx, "ADDX.w D2, D1", 1},
	{cpu_addx, "ADDX.w D3, D1", 1},
	{cpu_addx, "ADDX.w D0, D1", 1},
	{cpu_addx, "ADDX.w D1, D1", 1},
	{cpu_addx, "ADDX.w D2, D1", 1},
	{cpu_addx, "ADDX.w D3, D1", 1},
	{cpu_add, "ADD.w (A0), D1", 2},
	{cpu_add, "ADD.w (A1), D1", 2},
	{cpu_add, "ADD.w (A2), D1", 2},
	{cpu_add, "ADD.w (A3), D1", 2},
	{cpu_add, "ADD.w (A4), D1", 2},
	{cpu_add, "ADD.w (A5), D1", 2},
	{cpu_add, "ADD.w (A6), D1", 2},
	{cpu_add, "ADD.w (A7), D1", 2},
	{cpu_add, "ADD.w (A0)+, D1", 2},
	{cpu_add, "ADD.w (A1)+, D1", 2},
	{cpu_add, "ADD.w (A2)+, D1", 2},
	{cpu_add, "ADD.w (A3)+, D1", 2},
	{cpu_add, "ADD.w (A4)+, D1", 2},
	{cpu_add, "ADD.w (A5)+, D1", 2},
	{cpu_add, "ADD.w (A6)+, D1", 2},
	{cpu_add, "ADD.w (A7)+, D1", 2},
	{cpu_add, "ADD.w -(A0), D1", 2},
	{cpu_add, "ADD.w -(A1), D1", 2},
	{cpu_add, "ADD.w -(A2), D1", 2},
	{cpu_add, "ADD.w -(A3), D1", 2},
	{cpu_add, "ADD.w -(A4), D1", 2},
	{cpu_add, "ADD.w -(A5), D1", 2},
	{cpu_add, "ADD.w -(A6), D1", 2},
	{cpu_add, "ADD.w -(A7), D1", 2},
	{cpu_add, "ADD.w (d16, A0), D1", 4},
	{cpu_add, "ADD.w (d16, A1), D1", 4},
	{cpu_add, "ADD.w (d16, A2), D1", 4},
	{cpu_add, "ADD.w (d16, A3), D1", 4},
	{cpu_add, "ADD.w (d16, A4), D1", 4},
	{cpu_add, "ADD.w (d16, A5), D1", 4},
	{cpu_add, "ADD.w (d16, A6), D1", 4},
	{cpu_add, "ADD.w (d16, A7), D1", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D1", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D1", 4},
	{cpu_add, "ADD.w (xxx).W, D1", 4},
	{cpu_add, "ADD.w (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A1)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A1)", 1},
	{cpu_addx, "ADDX.l D0, D1", 1},
	{cpu_addx, "ADDX.l D1, D1", 1},
	{cpu_addx, "ADDX.l D2, D1", 1},
	{cpu_addx, "ADDX.l D3, D1", 1},
	{cpu_addx, "ADDX.l D0, D1", 1},
	{cpu_addx, "ADDX.l D1, D1", 1},
	{cpu_addx, "ADDX.l D2, D1", 1},
	{cpu_addx, "ADDX.l D3, D1", 1},
	{cpu_add, "ADD.l (A0), D1", 2},
	{cpu_add, "ADD.l (A1), D1", 2},
	{cpu_add, "ADD.l (A2), D1", 2},
	{cpu_add, "ADD.l (A3), D1", 2},
	{cpu_add, "ADD.l (A4), D1", 2},
	{cpu_add, "ADD.l (A5), D1", 2},
	{cpu_add, "ADD.l (A6), D1", 2},
	{cpu_add, "ADD.l (A7), D1", 2},
	{cpu_add, "ADD.l (A0)+, D1", 2},
	{cpu_add, "ADD.l (A1)+, D1", 2},
	{cpu_add, "ADD.l (A2)+, D1", 2},
	{cpu_add, "ADD.l (A3)+, D1", 2},
	{cpu_add, "ADD.l (A4)+, D1", 2},
	{cpu_add, "ADD.l (A5)+, D1", 2},
	{cpu_add, "ADD.l (A6)+, D1", 2},
	{cpu_add, "ADD.l (A7)+, D1", 2},
	{cpu_add, "ADD.l -(A0), D1", 2},
	{cpu_add, "ADD.l -(A1), D1", 2},
	{cpu_add, "ADD.l -(A2), D1", 2},
	{cpu_add, "ADD.l -(A3), D1", 2},
	{cpu_add, "ADD.l -(A4), D1", 2},
	{cpu_add, "ADD.l -(A5), D1", 2},
	{cpu_add, "ADD.l -(A6), D1", 2},
	{cpu_add, "ADD.l -(A7), D1", 2},
	{cpu_add, "ADD.l (d16, A0), D1", 4},
	{cpu_add, "ADD.l (d16, A1), D1", 4},
	{cpu_add, "ADD.l (d16, A2), D1", 4},
	{cpu_add, "ADD.l (d16, A3), D1", 4},
	{cpu_add, "ADD.l (d16, A4), D1", 4},
	{cpu_add, "ADD.l (d16, A5), D1", 4},
	{cpu_add, "ADD.l (d16, A6), D1", 4},
	{cpu_add, "ADD.l (d16, A7), D1", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D1", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D1", 4},
	{cpu_add, "ADD.l (xxx).W, D1", 4},
	{cpu_add, "ADD.l (xxx).L, D1", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A1", 2},
	{cpu_adda, "ADDA.l D1, A1", 2},
	{cpu_adda, "ADDA.l D2, A1", 2},
	{cpu_adda, "ADDA.l D3, A1", 2},
	{cpu_adda, "ADDA.l D4, A1", 2},
	{cpu_adda, "ADDA.l D5, A1", 2},
	{cpu_adda, "ADDA.l D6, A1", 2},
	{cpu_adda, "ADDA.l D7, A1", 2},
	{cpu_adda, "ADDA.l A0, A1", 2},
	{cpu_adda, "ADDA.l A1, A1", 2},
	{cpu_adda, "ADDA.l A2, A1", 2},
	{cpu_adda, "ADDA.l A3, A1", 2},
	{cpu_adda, "ADDA.l A4, A1", 2},
	{cpu_adda, "ADDA.l A5, A1", 2},
	{cpu_adda, "ADDA.l A6, A1", 2},
	{cpu_adda, "ADDA.l A7, A1", 2},
	{cpu_adda, "ADDA.l (A0), A1", 2},
	{cpu_adda, "ADDA.l (A1), A1", 2},
	{cpu_adda, "ADDA.l (A2), A1", 2},
	{cpu_adda, "ADDA.l (A3), A1", 2},
	{cpu_adda, "ADDA.l (A4), A1", 2},
	{cpu_adda, "ADDA.l (A5), A1", 2},
	{cpu_adda, "ADDA.l (A6), A1", 2},
	{cpu_adda, "ADDA.l (A7), A1", 2},
	{cpu_adda, "ADDA.l (A0)+, A1", 2},
	{cpu_adda, "ADDA.l (A1)+, A1", 2},
	{cpu_adda, "ADDA.l (A2)+, A1", 2},
	{cpu_adda, "ADDA.l (A3)+, A1", 2},
	{cpu_adda, "ADDA.l (A4)+, A1", 2},
	{cpu_adda, "ADDA.l (A5)+, A1", 2},
	{cpu_adda, "ADDA.l (A6)+, A1", 2},
	{cpu_adda, "ADDA.l (A7)+, A1", 2},
	{cpu_adda, "ADDA.l -(A0), A1", 2},
	{cpu_adda, "ADDA.l -(A1), A1", 2},
	{cpu_adda, "ADDA.l -(A2), A1", 2},
	{cpu_adda, "ADDA.l -(A3), A1", 2},
	{cpu_adda, "ADDA.l -(A4), A1", 2},
	{cpu_adda, "ADDA.l -(A5), A1", 2},
	{cpu_adda, "ADDA.l -(A6), A1", 2},
	{cpu_adda, "ADDA.l -(A7), A1", 2},
	{cpu_adda, "ADDA.l (d16, A0), A1", 4},
	{cpu_adda, "ADDA.l (d16, A1), A1", 4},
	{cpu_adda, "ADDA.l (d16, A2), A1", 4},
	{cpu_adda, "ADDA.l (d16, A3), A1", 4},
	{cpu_adda, "ADDA.l (d16, A4), A1", 4},
	{cpu_adda, "ADDA.l (d16, A5), A1", 4},
	{cpu_adda, "ADDA.l (d16, A6), A1", 4},
	{cpu_adda, "ADDA.l (d16, A7), A1", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A1", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A1", 4},
	{cpu_adda, "ADDA.l (xxx).W, A1", 4},
	{cpu_adda, "ADDA.l (xxx).L, A1", 6},
	{cpu_adda, "ADDA.l (d16, PC), A1", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A1", 4},
	{cpu_adda, "ADDA.l #, A1", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D2, D0", 2},
	{cpu_add, "ADD.b D2, D1", 2},
	{cpu_add, "ADD.b D2, D2", 2},
	{cpu_add, "ADD.b D2, D3", 2},
	{cpu_add, "ADD.b D2, D4", 2},
	{cpu_add, "ADD.b D2, D5", 2},
	{cpu_add, "ADD.b D2, D6", 2},
	{cpu_add, "ADD.b D2, D7", 2},
	{cpu_add, "ADD.b D2, A0", 2},
	{cpu_add, "ADD.b D2, A1", 2},
	{cpu_add, "ADD.b D2, A2", 2},
	{cpu_add, "ADD.b D2, A3", 2},
	{cpu_add, "ADD.b D2, A4", 2},
	{cpu_add, "ADD.b D2, A5", 2},
	{cpu_add, "ADD.b D2, A6", 2},
	{cpu_add, "ADD.b D2, A7", 2},
	{cpu_add, "ADD.b D2, (A0)", 2},
	{cpu_add, "ADD.b D2, (A1)", 2},
	{cpu_add, "ADD.b D2, (A2)", 2},
	{cpu_add, "ADD.b D2, (A3)", 2},
	{cpu_add, "ADD.b D2, (A4)", 2},
	{cpu_add, "ADD.b D2, (A5)", 2},
	{cpu_add, "ADD.b D2, (A6)", 2},
	{cpu_add, "ADD.b D2, (A7)", 2},
	{cpu_add, "ADD.b D2, (A0)+", 2},
	{cpu_add, "ADD.b D2, (A1)+", 2},
	{cpu_add, "ADD.b D2, (A2)+", 2},
	{cpu_add, "ADD.b D2, (A3)+", 2},
	{cpu_add, "ADD.b D2, (A4)+", 2},
	{cpu_add, "ADD.b D2, (A5)+", 2},
	{cpu_add, "ADD.b D2, (A6)+", 2},
	{cpu_add, "ADD.b D2, (A7)+", 2},
	{cpu_add, "ADD.b D2, -(A0)", 2},
	{cpu_add, "ADD.b D2, -(A1)", 2},
	{cpu_add, "ADD.b D2, -(A2)", 2},
	{cpu_add, "ADD.b D2, -(A3)", 2},
	{cpu_add, "ADD.b D2, -(A4)", 2},
	{cpu_add, "ADD.b D2, -(A5)", 2},
	{cpu_add, "ADD.b D2, -(A6)", 2},
	{cpu_add, "ADD.b D2, -(A7)", 2},
	{cpu_add, "ADD.b D2, (d16, A0)", 4},
	{cpu_add, "ADD.b D2, (d16, A1)", 4},
	{cpu_add, "ADD.b D2, (d16, A2)", 4},
	{cpu_add, "ADD.b D2, (d16, A3)", 4},
	{cpu_add, "ADD.b D2, (d16, A4)", 4},
	{cpu_add, "ADD.b D2, (d16, A5)", 4},
	{cpu_add, "ADD.b D2, (d16, A6)", 4},
	{cpu_add, "ADD.b D2, (d16, A7)", 4},
	{cpu_add, "ADD.b D2, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D2, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D2, (xxx).W", 4},
	{cpu_add, "ADD.b D2, (xxx).L", 6},
	{cpu_add, "ADD.b D2, (d16, PC)", 4},
	{cpu_add, "ADD.b D2, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D2, D0", 2},
	{cpu_add, "ADD.w D2, D1", 2},
	{cpu_add, "ADD.w D2, D2", 2},
	{cpu_add, "ADD.w D2, D3", 2},
	{cpu_add, "ADD.w D2, D4", 2},
	{cpu_add, "ADD.w D2, D5", 2},
	{cpu_add, "ADD.w D2, D6", 2},
	{cpu_add, "ADD.w D2, D7", 2},
	{cpu_add, "ADD.w D2, A0", 2},
	{cpu_add, "ADD.w D2, A1", 2},
	{cpu_add, "ADD.w D2, A2", 2},
	{cpu_add, "ADD.w D2, A3", 2},
	{cpu_add, "ADD.w D2, A4", 2},
	{cpu_add, "ADD.w D2, A5", 2},
	{cpu_add, "ADD.w D2, A6", 2},
	{cpu_add, "ADD.w D2, A7", 2},
	{cpu_add, "ADD.w D2, (A0)", 2},
	{cpu_add, "ADD.w D2, (A1)", 2},
	{cpu_add, "ADD.w D2, (A2)", 2},
	{cpu_add, "ADD.w D2, (A3)", 2},
	{cpu_add, "ADD.w D2, (A4)", 2},
	{cpu_add, "ADD.w D2, (A5)", 2},
	{cpu_add, "ADD.w D2, (A6)", 2},
	{cpu_add, "ADD.w D2, (A7)", 2},
	{cpu_add, "ADD.w D2, (A0)+", 2},
	{cpu_add, "ADD.w D2, (A1)+", 2},
	{cpu_add, "ADD.w D2, (A2)+", 2},
	{cpu_add, "ADD.w D2, (A3)+", 2},
	{cpu_add, "ADD.w D2, (A4)+", 2},
	{cpu_add, "ADD.w D2, (A5)+", 2},
	{cpu_add, "ADD.w D2, (A6)+", 2},
	{cpu_add, "ADD.w D2, (A7)+", 2},
	{cpu_add, "ADD.w D2, -(A0)", 2},
	{cpu_add, "ADD.w D2, -(A1)", 2},
	{cpu_add, "ADD.w D2, -(A2)", 2},
	{cpu_add, "ADD.w D2, -(A3)", 2},
	{cpu_add, "ADD.w D2, -(A4)", 2},
	{cpu_add, "ADD.w D2, -(A5)", 2},
	{cpu_add, "ADD.w D2, -(A6)", 2},
	{cpu_add, "ADD.w D2, -(A7)", 2},
	{cpu_add, "ADD.w D2, (d16, A0)", 4},
	{cpu_add, "ADD.w D2, (d16, A1)", 4},
	{cpu_add, "ADD.w D2, (d16, A2)", 4},
	{cpu_add, "ADD.w D2, (d16, A3)", 4},
	{cpu_add, "ADD.w D2, (d16, A4)", 4},
	{cpu_add, "ADD.w D2, (d16, A5)", 4},
	{cpu_add, "ADD.w D2, (d16, A6)", 4},
	{cpu_add, "ADD.w D2, (d16, A7)", 4},
	{cpu_add, "ADD.w D2, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D2, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D2, (xxx).W", 4},
	{cpu_add, "ADD.w D2, (xxx).L", 6},
	{cpu_add, "ADD.w D2, (d16, PC)", 4},
	{cpu_add, "ADD.w D2, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D2, D0", 2},
	{cpu_add, "ADD.l D2, D1", 2},
	{cpu_add, "ADD.l D2, D2", 2},
	{cpu_add, "ADD.l D2, D3", 2},
	{cpu_add, "ADD.l D2, D4", 2},
	{cpu_add, "ADD.l D2, D5", 2},
	{cpu_add, "ADD.l D2, D6", 2},
	{cpu_add, "ADD.l D2, D7", 2},
	{cpu_add, "ADD.l D2, A0", 2},
	{cpu_add, "ADD.l D2, A1", 2},
	{cpu_add, "ADD.l D2, A2", 2},
	{cpu_add, "ADD.l D2, A3", 2},
	{cpu_add, "ADD.l D2, A4", 2},
	{cpu_add, "ADD.l D2, A5", 2},
	{cpu_add, "ADD.l D2, A6", 2},
	{cpu_add, "ADD.l D2, A7", 2},
	{cpu_add, "ADD.l D2, (A0)", 2},
	{cpu_add, "ADD.l D2, (A1)", 2},
	{cpu_add, "ADD.l D2, (A2)", 2},
	{cpu_add, "ADD.l D2, (A3)", 2},
	{cpu_add, "ADD.l D2, (A4)", 2},
	{cpu_add, "ADD.l D2, (A5)", 2},
	{cpu_add, "ADD.l D2, (A6)", 2},
	{cpu_add, "ADD.l D2, (A7)", 2},
	{cpu_add, "ADD.l D2, (A0)+", 2},
	{cpu_add, "ADD.l D2, (A1)+", 2},
	{cpu_add, "ADD.l D2, (A2)+", 2},
	{cpu_add, "ADD.l D2, (A3)+", 2},
	{cpu_add, "ADD.l D2, (A4)+", 2},
	{cpu_add, "ADD.l D2, (A5)+", 2},
	{cpu_add, "ADD.l D2, (A6)+", 2},
	{cpu_add, "ADD.l D2, (A7)+", 2},
	{cpu_add, "ADD.l D2, -(A0)", 2},
	{cpu_add, "ADD.l D2, -(A1)", 2},
	{cpu_add, "ADD.l D2, -(A2)", 2},
	{cpu_add, "ADD.l D2, -(A3)", 2},
	{cpu_add, "ADD.l D2, -(A4)", 2},
	{cpu_add, "ADD.l D2, -(A5)", 2},
	{cpu_add, "ADD.l D2, -(A6)", 2},
	{cpu_add, "ADD.l D2, -(A7)", 2},
	{cpu_add, "ADD.l D2, (d16, A0)", 4},
	{cpu_add, "ADD.l D2, (d16, A1)", 4},
	{cpu_add, "ADD.l D2, (d16, A2)", 4},
	{cpu_add, "ADD.l D2, (d16, A3)", 4},
	{cpu_add, "ADD.l D2, (d16, A4)", 4},
	{cpu_add, "ADD.l D2, (d16, A5)", 4},
	{cpu_add, "ADD.l D2, (d16, A6)", 4},
	{cpu_add, "ADD.l D2, (d16, A7)", 4},
	{cpu_add, "ADD.l D2, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D2, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D2, (xxx).W", 4},
	{cpu_add, "ADD.l D2, (xxx).L", 6},
	{cpu_add, "ADD.l D2, (d16, PC)", 4},
	{cpu_add, "ADD.l D2, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D2, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A2", 2},
	{cpu_adda, "ADDA.w D1, A2", 2},
	{cpu_adda, "ADDA.w D2, A2", 2},
	{cpu_adda, "ADDA.w D3, A2", 2},
	{cpu_adda, "ADDA.w D4, A2", 2},
	{cpu_adda, "ADDA.w D5, A2", 2},
	{cpu_adda, "ADDA.w D6, A2", 2},
	{cpu_adda, "ADDA.w D7, A2", 2},
	{cpu_adda, "ADDA.w A0, A2", 2},
	{cpu_adda, "ADDA.w A1, A2", 2},
	{cpu_adda, "ADDA.w A2, A2", 2},
	{cpu_adda, "ADDA.w A3, A2", 2},
	{cpu_adda, "ADDA.w A4, A2", 2},
	{cpu_adda, "ADDA.w A5, A2", 2},
	{cpu_adda, "ADDA.w A6, A2", 2},
	{cpu_adda, "ADDA.w A7, A2", 2},
	{cpu_adda, "ADDA.w (A0), A2", 2},
	{cpu_adda, "ADDA.w (A1), A2", 2},
	{cpu_adda, "ADDA.w (A2), A2", 2},
	{cpu_adda, "ADDA.w (A3), A2", 2},
	{cpu_adda, "ADDA.w (A4), A2", 2},
	{cpu_adda, "ADDA.w (A5), A2", 2},
	{cpu_adda, "ADDA.w (A6), A2", 2},
	{cpu_adda, "ADDA.w (A7), A2", 2},
	{cpu_adda, "ADDA.w (A0)+, A2", 2},
	{cpu_adda, "ADDA.w (A1)+, A2", 2},
	{cpu_adda, "ADDA.w (A2)+, A2", 2},
	{cpu_adda, "ADDA.w (A3)+, A2", 2},
	{cpu_adda, "ADDA.w (A4)+, A2", 2},
	{cpu_adda, "ADDA.w (A5)+, A2", 2},
	{cpu_adda, "ADDA.w (A6)+, A2", 2},
	{cpu_adda, "ADDA.w (A7)+, A2", 2},
	{cpu_adda, "ADDA.w -(A0), A2", 2},
	{cpu_adda, "ADDA.w -(A1), A2", 2},
	{cpu_adda, "ADDA.w -(A2), A2", 2},
	{cpu_adda, "ADDA.w -(A3), A2", 2},
	{cpu_adda, "ADDA.w -(A4), A2", 2},
	{cpu_adda, "ADDA.w -(A5), A2", 2},
	{cpu_adda, "ADDA.w -(A6), A2", 2},
	{cpu_adda, "ADDA.w -(A7), A2", 2},
	{cpu_adda, "ADDA.w (d16, A0), A2", 4},
	{cpu_adda, "ADDA.w (d16, A1), A2", 4},
	{cpu_adda, "ADDA.w (d16, A2), A2", 4},
	{cpu_adda, "ADDA.w (d16, A3), A2", 4},
	{cpu_adda, "ADDA.w (d16, A4), A2", 4},
	{cpu_adda, "ADDA.w (d16, A5), A2", 4},
	{cpu_adda, "ADDA.w (d16, A6), A2", 4},
	{cpu_adda, "ADDA.w (d16, A7), A2", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A2", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A2", 4},
	{cpu_adda, "ADDA.w (xxx).W, A2", 4},
	{cpu_adda, "ADDA.w (xxx).L, A2", 6},
	{cpu_adda, "ADDA.w (d16, PC), A2", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A2", 4},
	{cpu_adda, "ADDA.w #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.b D0, D2", 1},
	{cpu_addx, "ADDX.b D1, D2", 1},
	{cpu_addx, "ADDX.b D2, D2", 1},
	{cpu_addx, "ADDX.b D3, D2", 1},
	{cpu_addx, "ADDX.b D0, D2", 1},
	{cpu_addx, "ADDX.b D1, D2", 1},
	{cpu_addx, "ADDX.b D2, D2", 1},
	{cpu_addx, "ADDX.b D3, D2", 1},
	{cpu_add, "ADD.b (A0), D2", 2},
	{cpu_add, "ADD.b (A1), D2", 2},
	{cpu_add, "ADD.b (A2), D2", 2},
	{cpu_add, "ADD.b (A3), D2", 2},
	{cpu_add, "ADD.b (A4), D2", 2},
	{cpu_add, "ADD.b (A5), D2", 2},
	{cpu_add, "ADD.b (A6), D2", 2},
	{cpu_add, "ADD.b (A7), D2", 2},
	{cpu_add, "ADD.b (A0)+, D2", 2},
	{cpu_add, "ADD.b (A1)+, D2", 2},
	{cpu_add, "ADD.b (A2)+, D2", 2},
	{cpu_add, "ADD.b (A3)+, D2", 2},
	{cpu_add, "ADD.b (A4)+, D2", 2},
	{cpu_add, "ADD.b (A5)+, D2", 2},
	{cpu_add, "ADD.b (A6)+, D2", 2},
	{cpu_add, "ADD.b (A7)+, D2", 2},
	{cpu_add, "ADD.b -(A0), D2", 2},
	{cpu_add, "ADD.b -(A1), D2", 2},
	{cpu_add, "ADD.b -(A2), D2", 2},
	{cpu_add, "ADD.b -(A3), D2", 2},
	{cpu_add, "ADD.b -(A4), D2", 2},
	{cpu_add, "ADD.b -(A5), D2", 2},
	{cpu_add, "ADD.b -(A6), D2", 2},
	{cpu_add, "ADD.b -(A7), D2", 2},
	{cpu_add, "ADD.b (d16, A0), D2", 4},
	{cpu_add, "ADD.b (d16, A1), D2", 4},
	{cpu_add, "ADD.b (d16, A2), D2", 4},
	{cpu_add, "ADD.b (d16, A3), D2", 4},
	{cpu_add, "ADD.b (d16, A4), D2", 4},
	{cpu_add, "ADD.b (d16, A5), D2", 4},
	{cpu_add, "ADD.b (d16, A6), D2", 4},
	{cpu_add, "ADD.b (d16, A7), D2", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D2", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D2", 4},
	{cpu_add, "ADD.b (xxx).W, D2", 4},
	{cpu_add, "ADD.b (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.w D0, D2", 1},
	{cpu_addx, "ADDX.w D1, D2", 1},
	{cpu_addx, "ADDX.w D2, D2", 1},
	{cpu_addx, "ADDX.w D3, D2", 1},
	{cpu_addx, "ADDX.w D0, D2", 1},
	{cpu_addx, "ADDX.w D1, D2", 1},
	{cpu_addx, "ADDX.w D2, D2", 1},
	{cpu_addx, "ADDX.w D3, D2", 1},
	{cpu_add, "ADD.w (A0), D2", 2},
	{cpu_add, "ADD.w (A1), D2", 2},
	{cpu_add, "ADD.w (A2), D2", 2},
	{cpu_add, "ADD.w (A3), D2", 2},
	{cpu_add, "ADD.w (A4), D2", 2},
	{cpu_add, "ADD.w (A5), D2", 2},
	{cpu_add, "ADD.w (A6), D2", 2},
	{cpu_add, "ADD.w (A7), D2", 2},
	{cpu_add, "ADD.w (A0)+, D2", 2},
	{cpu_add, "ADD.w (A1)+, D2", 2},
	{cpu_add, "ADD.w (A2)+, D2", 2},
	{cpu_add, "ADD.w (A3)+, D2", 2},
	{cpu_add, "ADD.w (A4)+, D2", 2},
	{cpu_add, "ADD.w (A5)+, D2", 2},
	{cpu_add, "ADD.w (A6)+, D2", 2},
	{cpu_add, "ADD.w (A7)+, D2", 2},
	{cpu_add, "ADD.w -(A0), D2", 2},
	{cpu_add, "ADD.w -(A1), D2", 2},
	{cpu_add, "ADD.w -(A2), D2", 2},
	{cpu_add, "ADD.w -(A3), D2", 2},
	{cpu_add, "ADD.w -(A4), D2", 2},
	{cpu_add, "ADD.w -(A5), D2", 2},
	{cpu_add, "ADD.w -(A6), D2", 2},
	{cpu_add, "ADD.w -(A7), D2", 2},
	{cpu_add, "ADD.w (d16, A0), D2", 4},
	{cpu_add, "ADD.w (d16, A1), D2", 4},
	{cpu_add, "ADD.w (d16, A2), D2", 4},
	{cpu_add, "ADD.w (d16, A3), D2", 4},
	{cpu_add, "ADD.w (d16, A4), D2", 4},
	{cpu_add, "ADD.w (d16, A5), D2", 4},
	{cpu_add, "ADD.w (d16, A6), D2", 4},
	{cpu_add, "ADD.w (d16, A7), D2", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D2", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D2", 4},
	{cpu_add, "ADD.w (xxx).W, D2", 4},
	{cpu_add, "ADD.w (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A2)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A2)", 1},
	{cpu_addx, "ADDX.l D0, D2", 1},
	{cpu_addx, "ADDX.l D1, D2", 1},
	{cpu_addx, "ADDX.l D2, D2", 1},
	{cpu_addx, "ADDX.l D3, D2", 1},
	{cpu_addx, "ADDX.l D0, D2", 1},
	{cpu_addx, "ADDX.l D1, D2", 1},
	{cpu_addx, "ADDX.l D2, D2", 1},
	{cpu_addx, "ADDX.l D3, D2", 1},
	{cpu_add, "ADD.l (A0), D2", 2},
	{cpu_add, "ADD.l (A1), D2", 2},
	{cpu_add, "ADD.l (A2), D2", 2},
	{cpu_add, "ADD.l (A3), D2", 2},
	{cpu_add, "ADD.l (A4), D2", 2},
	{cpu_add, "ADD.l (A5), D2", 2},
	{cpu_add, "ADD.l (A6), D2", 2},
	{cpu_add, "ADD.l (A7), D2", 2},
	{cpu_add, "ADD.l (A0)+, D2", 2},
	{cpu_add, "ADD.l (A1)+, D2", 2},
	{cpu_add, "ADD.l (A2)+, D2", 2},
	{cpu_add, "ADD.l (A3)+, D2", 2},
	{cpu_add, "ADD.l (A4)+, D2", 2},
	{cpu_add, "ADD.l (A5)+, D2", 2},
	{cpu_add, "ADD.l (A6)+, D2", 2},
	{cpu_add, "ADD.l (A7)+, D2", 2},
	{cpu_add, "ADD.l -(A0), D2", 2},
	{cpu_add, "ADD.l -(A1), D2", 2},
	{cpu_add, "ADD.l -(A2), D2", 2},
	{cpu_add, "ADD.l -(A3), D2", 2},
	{cpu_add, "ADD.l -(A4), D2", 2},
	{cpu_add, "ADD.l -(A5), D2", 2},
	{cpu_add, "ADD.l -(A6), D2", 2},
	{cpu_add, "ADD.l -(A7), D2", 2},
	{cpu_add, "ADD.l (d16, A0), D2", 4},
	{cpu_add, "ADD.l (d16, A1), D2", 4},
	{cpu_add, "ADD.l (d16, A2), D2", 4},
	{cpu_add, "ADD.l (d16, A3), D2", 4},
	{cpu_add, "ADD.l (d16, A4), D2", 4},
	{cpu_add, "ADD.l (d16, A5), D2", 4},
	{cpu_add, "ADD.l (d16, A6), D2", 4},
	{cpu_add, "ADD.l (d16, A7), D2", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D2", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D2", 4},
	{cpu_add, "ADD.l (xxx).W, D2", 4},
	{cpu_add, "ADD.l (xxx).L, D2", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A2", 2},
	{cpu_adda, "ADDA.l D1, A2", 2},
	{cpu_adda, "ADDA.l D2, A2", 2},
	{cpu_adda, "ADDA.l D3, A2", 2},
	{cpu_adda, "ADDA.l D4, A2", 2},
	{cpu_adda, "ADDA.l D5, A2", 2},
	{cpu_adda, "ADDA.l D6, A2", 2},
	{cpu_adda, "ADDA.l D7, A2", 2},
	{cpu_adda, "ADDA.l A0, A2", 2},
	{cpu_adda, "ADDA.l A1, A2", 2},
	{cpu_adda, "ADDA.l A2, A2", 2},
	{cpu_adda, "ADDA.l A3, A2", 2},
	{cpu_adda, "ADDA.l A4, A2", 2},
	{cpu_adda, "ADDA.l A5, A2", 2},
	{cpu_adda, "ADDA.l A6, A2", 2},
	{cpu_adda, "ADDA.l A7, A2", 2},
	{cpu_adda, "ADDA.l (A0), A2", 2},
	{cpu_adda, "ADDA.l (A1), A2", 2},
	{cpu_adda, "ADDA.l (A2), A2", 2},
	{cpu_adda, "ADDA.l (A3), A2", 2},
	{cpu_adda, "ADDA.l (A4), A2", 2},
	{cpu_adda, "ADDA.l (A5), A2", 2},
	{cpu_adda, "ADDA.l (A6), A2", 2},
	{cpu_adda, "ADDA.l (A7), A2", 2},
	{cpu_adda, "ADDA.l (A0)+, A2", 2},
	{cpu_adda, "ADDA.l (A1)+, A2", 2},
	{cpu_adda, "ADDA.l (A2)+, A2", 2},
	{cpu_adda, "ADDA.l (A3)+, A2", 2},
	{cpu_adda, "ADDA.l (A4)+, A2", 2},
	{cpu_adda, "ADDA.l (A5)+, A2", 2},
	{cpu_adda, "ADDA.l (A6)+, A2", 2},
	{cpu_adda, "ADDA.l (A7)+, A2", 2},
	{cpu_adda, "ADDA.l -(A0), A2", 2},
	{cpu_adda, "ADDA.l -(A1), A2", 2},
	{cpu_adda, "ADDA.l -(A2), A2", 2},
	{cpu_adda, "ADDA.l -(A3), A2", 2},
	{cpu_adda, "ADDA.l -(A4), A2", 2},
	{cpu_adda, "ADDA.l -(A5), A2", 2},
	{cpu_adda, "ADDA.l -(A6), A2", 2},
	{cpu_adda, "ADDA.l -(A7), A2", 2},
	{cpu_adda, "ADDA.l (d16, A0), A2", 4},
	{cpu_adda, "ADDA.l (d16, A1), A2", 4},
	{cpu_adda, "ADDA.l (d16, A2), A2", 4},
	{cpu_adda, "ADDA.l (d16, A3), A2", 4},
	{cpu_adda, "ADDA.l (d16, A4), A2", 4},
	{cpu_adda, "ADDA.l (d16, A5), A2", 4},
	{cpu_adda, "ADDA.l (d16, A6), A2", 4},
	{cpu_adda, "ADDA.l (d16, A7), A2", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A2", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A2", 4},
	{cpu_adda, "ADDA.l (xxx).W, A2", 4},
	{cpu_adda, "ADDA.l (xxx).L, A2", 6},
	{cpu_adda, "ADDA.l (d16, PC), A2", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A2", 4},
	{cpu_adda, "ADDA.l #, A2", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D3, D0", 2},
	{cpu_add, "ADD.b D3, D1", 2},
	{cpu_add, "ADD.b D3, D2", 2},
	{cpu_add, "ADD.b D3, D3", 2},
	{cpu_add, "ADD.b D3, D4", 2},
	{cpu_add, "ADD.b D3, D5", 2},
	{cpu_add, "ADD.b D3, D6", 2},
	{cpu_add, "ADD.b D3, D7", 2},
	{cpu_add, "ADD.b D3, A0", 2},
	{cpu_add, "ADD.b D3, A1", 2},
	{cpu_add, "ADD.b D3, A2", 2},
	{cpu_add, "ADD.b D3, A3", 2},
	{cpu_add, "ADD.b D3, A4", 2},
	{cpu_add, "ADD.b D3, A5", 2},
	{cpu_add, "ADD.b D3, A6", 2},
	{cpu_add, "ADD.b D3, A7", 2},
	{cpu_add, "ADD.b D3, (A0)", 2},
	{cpu_add, "ADD.b D3, (A1)", 2},
	{cpu_add, "ADD.b D3, (A2)", 2},
	{cpu_add, "ADD.b D3, (A3)", 2},
	{cpu_add, "ADD.b D3, (A4)", 2},
	{cpu_add, "ADD.b D3, (A5)", 2},
	{cpu_add, "ADD.b D3, (A6)", 2},
	{cpu_add, "ADD.b D3, (A7)", 2},
	{cpu_add, "ADD.b D3, (A0)+", 2},
	{cpu_add, "ADD.b D3, (A1)+", 2},
	{cpu_add, "ADD.b D3, (A2)+", 2},
	{cpu_add, "ADD.b D3, (A3)+", 2},
	{cpu_add, "ADD.b D3, (A4)+", 2},
	{cpu_add, "ADD.b D3, (A5)+", 2},
	{cpu_add, "ADD.b D3, (A6)+", 2},
	{cpu_add, "ADD.b D3, (A7)+", 2},
	{cpu_add, "ADD.b D3, -(A0)", 2},
	{cpu_add, "ADD.b D3, -(A1)", 2},
	{cpu_add, "ADD.b D3, -(A2)", 2},
	{cpu_add, "ADD.b D3, -(A3)", 2},
	{cpu_add, "ADD.b D3, -(A4)", 2},
	{cpu_add, "ADD.b D3, -(A5)", 2},
	{cpu_add, "ADD.b D3, -(A6)", 2},
	{cpu_add, "ADD.b D3, -(A7)", 2},
	{cpu_add, "ADD.b D3, (d16, A0)", 4},
	{cpu_add, "ADD.b D3, (d16, A1)", 4},
	{cpu_add, "ADD.b D3, (d16, A2)", 4},
	{cpu_add, "ADD.b D3, (d16, A3)", 4},
	{cpu_add, "ADD.b D3, (d16, A4)", 4},
	{cpu_add, "ADD.b D3, (d16, A5)", 4},
	{cpu_add, "ADD.b D3, (d16, A6)", 4},
	{cpu_add, "ADD.b D3, (d16, A7)", 4},
	{cpu_add, "ADD.b D3, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D3, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D3, (xxx).W", 4},
	{cpu_add, "ADD.b D3, (xxx).L", 6},
	{cpu_add, "ADD.b D3, (d16, PC)", 4},
	{cpu_add, "ADD.b D3, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D3, D0", 2},
	{cpu_add, "ADD.w D3, D1", 2},
	{cpu_add, "ADD.w D3, D2", 2},
	{cpu_add, "ADD.w D3, D3", 2},
	{cpu_add, "ADD.w D3, D4", 2},
	{cpu_add, "ADD.w D3, D5", 2},
	{cpu_add, "ADD.w D3, D6", 2},
	{cpu_add, "ADD.w D3, D7", 2},
	{cpu_add, "ADD.w D3, A0", 2},
	{cpu_add, "ADD.w D3, A1", 2},
	{cpu_add, "ADD.w D3, A2", 2},
	{cpu_add, "ADD.w D3, A3", 2},
	{cpu_add, "ADD.w D3, A4", 2},
	{cpu_add, "ADD.w D3, A5", 2},
	{cpu_add, "ADD.w D3, A6", 2},
	{cpu_add, "ADD.w D3, A7", 2},
	{cpu_add, "ADD.w D3, (A0)", 2},
	{cpu_add, "ADD.w D3, (A1)", 2},
	{cpu_add, "ADD.w D3, (A2)", 2},
	{cpu_add, "ADD.w D3, (A3)", 2},
	{cpu_add, "ADD.w D3, (A4)", 2},
	{cpu_add, "ADD.w D3, (A5)", 2},
	{cpu_add, "ADD.w D3, (A6)", 2},
	{cpu_add, "ADD.w D3, (A7)", 2},
	{cpu_add, "ADD.w D3, (A0)+", 2},
	{cpu_add, "ADD.w D3, (A1)+", 2},
	{cpu_add, "ADD.w D3, (A2)+", 2},
	{cpu_add, "ADD.w D3, (A3)+", 2},
	{cpu_add, "ADD.w D3, (A4)+", 2},
	{cpu_add, "ADD.w D3, (A5)+", 2},
	{cpu_add, "ADD.w D3, (A6)+", 2},
	{cpu_add, "ADD.w D3, (A7)+", 2},
	{cpu_add, "ADD.w D3, -(A0)", 2},
	{cpu_add, "ADD.w D3, -(A1)", 2},
	{cpu_add, "ADD.w D3, -(A2)", 2},
	{cpu_add, "ADD.w D3, -(A3)", 2},
	{cpu_add, "ADD.w D3, -(A4)", 2},
	{cpu_add, "ADD.w D3, -(A5)", 2},
	{cpu_add, "ADD.w D3, -(A6)", 2},
	{cpu_add, "ADD.w D3, -(A7)", 2},
	{cpu_add, "ADD.w D3, (d16, A0)", 4},
	{cpu_add, "ADD.w D3, (d16, A1)", 4},
	{cpu_add, "ADD.w D3, (d16, A2)", 4},
	{cpu_add, "ADD.w D3, (d16, A3)", 4},
	{cpu_add, "ADD.w D3, (d16, A4)", 4},
	{cpu_add, "ADD.w D3, (d16, A5)", 4},
	{cpu_add, "ADD.w D3, (d16, A6)", 4},
	{cpu_add, "ADD.w D3, (d16, A7)", 4},
	{cpu_add, "ADD.w D3, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D3, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D3, (xxx).W", 4},
	{cpu_add, "ADD.w D3, (xxx).L", 6},
	{cpu_add, "ADD.w D3, (d16, PC)", 4},
	{cpu_add, "ADD.w D3, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D3, D0", 2},
	{cpu_add, "ADD.l D3, D1", 2},
	{cpu_add, "ADD.l D3, D2", 2},
	{cpu_add, "ADD.l D3, D3", 2},
	{cpu_add, "ADD.l D3, D4", 2},
	{cpu_add, "ADD.l D3, D5", 2},
	{cpu_add, "ADD.l D3, D6", 2},
	{cpu_add, "ADD.l D3, D7", 2},
	{cpu_add, "ADD.l D3, A0", 2},
	{cpu_add, "ADD.l D3, A1", 2},
	{cpu_add, "ADD.l D3, A2", 2},
	{cpu_add, "ADD.l D3, A3", 2},
	{cpu_add, "ADD.l D3, A4", 2},
	{cpu_add, "ADD.l D3, A5", 2},
	{cpu_add, "ADD.l D3, A6", 2},
	{cpu_add, "ADD.l D3, A7", 2},
	{cpu_add, "ADD.l D3, (A0)", 2},
	{cpu_add, "ADD.l D3, (A1)", 2},
	{cpu_add, "ADD.l D3, (A2)", 2},
	{cpu_add, "ADD.l D3, (A3)", 2},
	{cpu_add, "ADD.l D3, (A4)", 2},
	{cpu_add, "ADD.l D3, (A5)", 2},
	{cpu_add, "ADD.l D3, (A6)", 2},
	{cpu_add, "ADD.l D3, (A7)", 2},
	{cpu_add, "ADD.l D3, (A0)+", 2},
	{cpu_add, "ADD.l D3, (A1)+", 2},
	{cpu_add, "ADD.l D3, (A2)+", 2},
	{cpu_add, "ADD.l D3, (A3)+", 2},
	{cpu_add, "ADD.l D3, (A4)+", 2},
	{cpu_add, "ADD.l D3, (A5)+", 2},
	{cpu_add, "ADD.l D3, (A6)+", 2},
	{cpu_add, "ADD.l D3, (A7)+", 2},
	{cpu_add, "ADD.l D3, -(A0)", 2},
	{cpu_add, "ADD.l D3, -(A1)", 2},
	{cpu_add, "ADD.l D3, -(A2)", 2},
	{cpu_add, "ADD.l D3, -(A3)", 2},
	{cpu_add, "ADD.l D3, -(A4)", 2},
	{cpu_add, "ADD.l D3, -(A5)", 2},
	{cpu_add, "ADD.l D3, -(A6)", 2},
	{cpu_add, "ADD.l D3, -(A7)", 2},
	{cpu_add, "ADD.l D3, (d16, A0)", 4},
	{cpu_add, "ADD.l D3, (d16, A1)", 4},
	{cpu_add, "ADD.l D3, (d16, A2)", 4},
	{cpu_add, "ADD.l D3, (d16, A3)", 4},
	{cpu_add, "ADD.l D3, (d16, A4)", 4},
	{cpu_add, "ADD.l D3, (d16, A5)", 4},
	{cpu_add, "ADD.l D3, (d16, A6)", 4},
	{cpu_add, "ADD.l D3, (d16, A7)", 4},
	{cpu_add, "ADD.l D3, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D3, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D3, (xxx).W", 4},
	{cpu_add, "ADD.l D3, (xxx).L", 6},
	{cpu_add, "ADD.l D3, (d16, PC)", 4},
	{cpu_add, "ADD.l D3, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D3, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A3", 2},
	{cpu_adda, "ADDA.w D1, A3", 2},
	{cpu_adda, "ADDA.w D2, A3", 2},
	{cpu_adda, "ADDA.w D3, A3", 2},
	{cpu_adda, "ADDA.w D4, A3", 2},
	{cpu_adda, "ADDA.w D5, A3", 2},
	{cpu_adda, "ADDA.w D6, A3", 2},
	{cpu_adda, "ADDA.w D7, A3", 2},
	{cpu_adda, "ADDA.w A0, A3", 2},
	{cpu_adda, "ADDA.w A1, A3", 2},
	{cpu_adda, "ADDA.w A2, A3", 2},
	{cpu_adda, "ADDA.w A3, A3", 2},
	{cpu_adda, "ADDA.w A4, A3", 2},
	{cpu_adda, "ADDA.w A5, A3", 2},
	{cpu_adda, "ADDA.w A6, A3", 2},
	{cpu_adda, "ADDA.w A7, A3", 2},
	{cpu_adda, "ADDA.w (A0), A3", 2},
	{cpu_adda, "ADDA.w (A1), A3", 2},
	{cpu_adda, "ADDA.w (A2), A3", 2},
	{cpu_adda, "ADDA.w (A3), A3", 2},
	{cpu_adda, "ADDA.w (A4), A3", 2},
	{cpu_adda, "ADDA.w (A5), A3", 2},
	{cpu_adda, "ADDA.w (A6), A3", 2},
	{cpu_adda, "ADDA.w (A7), A3", 2},
	{cpu_adda, "ADDA.w (A0)+, A3", 2},
	{cpu_adda, "ADDA.w (A1)+, A3", 2},
	{cpu_adda, "ADDA.w (A2)+, A3", 2},
	{cpu_adda, "ADDA.w (A3)+, A3", 2},
	{cpu_adda, "ADDA.w (A4)+, A3", 2},
	{cpu_adda, "ADDA.w (A5)+, A3", 2},
	{cpu_adda, "ADDA.w (A6)+, A3", 2},
	{cpu_adda, "ADDA.w (A7)+, A3", 2},
	{cpu_adda, "ADDA.w -(A0), A3", 2},
	{cpu_adda, "ADDA.w -(A1), A3", 2},
	{cpu_adda, "ADDA.w -(A2), A3", 2},
	{cpu_adda, "ADDA.w -(A3), A3", 2},
	{cpu_adda, "ADDA.w -(A4), A3", 2},
	{cpu_adda, "ADDA.w -(A5), A3", 2},
	{cpu_adda, "ADDA.w -(A6), A3", 2},
	{cpu_adda, "ADDA.w -(A7), A3", 2},
	{cpu_adda, "ADDA.w (d16, A0), A3", 4},
	{cpu_adda, "ADDA.w (d16, A1), A3", 4},
	{cpu_adda, "ADDA.w (d16, A2), A3", 4},
	{cpu_adda, "ADDA.w (d16, A3), A3", 4},
	{cpu_adda, "ADDA.w (d16, A4), A3", 4},
	{cpu_adda, "ADDA.w (d16, A5), A3", 4},
	{cpu_adda, "ADDA.w (d16, A6), A3", 4},
	{cpu_adda, "ADDA.w (d16, A7), A3", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A3", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A3", 4},
	{cpu_adda, "ADDA.w (xxx).W, A3", 4},
	{cpu_adda, "ADDA.w (xxx).L, A3", 6},
	{cpu_adda, "ADDA.w (d16, PC), A3", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A3", 4},
	{cpu_adda, "ADDA.w #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.b D0, D3", 1},
	{cpu_addx, "ADDX.b D1, D3", 1},
	{cpu_addx, "ADDX.b D2, D3", 1},
	{cpu_addx, "ADDX.b D3, D3", 1},
	{cpu_addx, "ADDX.b D0, D3", 1},
	{cpu_addx, "ADDX.b D1, D3", 1},
	{cpu_addx, "ADDX.b D2, D3", 1},
	{cpu_addx, "ADDX.b D3, D3", 1},
	{cpu_add, "ADD.b (A0), D3", 2},
	{cpu_add, "ADD.b (A1), D3", 2},
	{cpu_add, "ADD.b (A2), D3", 2},
	{cpu_add, "ADD.b (A3), D3", 2},
	{cpu_add, "ADD.b (A4), D3", 2},
	{cpu_add, "ADD.b (A5), D3", 2},
	{cpu_add, "ADD.b (A6), D3", 2},
	{cpu_add, "ADD.b (A7), D3", 2},
	{cpu_add, "ADD.b (A0)+, D3", 2},
	{cpu_add, "ADD.b (A1)+, D3", 2},
	{cpu_add, "ADD.b (A2)+, D3", 2},
	{cpu_add, "ADD.b (A3)+, D3", 2},
	{cpu_add, "ADD.b (A4)+, D3", 2},
	{cpu_add, "ADD.b (A5)+, D3", 2},
	{cpu_add, "ADD.b (A6)+, D3", 2},
	{cpu_add, "ADD.b (A7)+, D3", 2},
	{cpu_add, "ADD.b -(A0), D3", 2},
	{cpu_add, "ADD.b -(A1), D3", 2},
	{cpu_add, "ADD.b -(A2), D3", 2},
	{cpu_add, "ADD.b -(A3), D3", 2},
	{cpu_add, "ADD.b -(A4), D3", 2},
	{cpu_add, "ADD.b -(A5), D3", 2},
	{cpu_add, "ADD.b -(A6), D3", 2},
	{cpu_add, "ADD.b -(A7), D3", 2},
	{cpu_add, "ADD.b (d16, A0), D3", 4},
	{cpu_add, "ADD.b (d16, A1), D3", 4},
	{cpu_add, "ADD.b (d16, A2), D3", 4},
	{cpu_add, "ADD.b (d16, A3), D3", 4},
	{cpu_add, "ADD.b (d16, A4), D3", 4},
	{cpu_add, "ADD.b (d16, A5), D3", 4},
	{cpu_add, "ADD.b (d16, A6), D3", 4},
	{cpu_add, "ADD.b (d16, A7), D3", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D3", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D3", 4},
	{cpu_add, "ADD.b (xxx).W, D3", 4},
	{cpu_add, "ADD.b (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.w D0, D3", 1},
	{cpu_addx, "ADDX.w D1, D3", 1},
	{cpu_addx, "ADDX.w D2, D3", 1},
	{cpu_addx, "ADDX.w D3, D3", 1},
	{cpu_addx, "ADDX.w D0, D3", 1},
	{cpu_addx, "ADDX.w D1, D3", 1},
	{cpu_addx, "ADDX.w D2, D3", 1},
	{cpu_addx, "ADDX.w D3, D3", 1},
	{cpu_add, "ADD.w (A0), D3", 2},
	{cpu_add, "ADD.w (A1), D3", 2},
	{cpu_add, "ADD.w (A2), D3", 2},
	{cpu_add, "ADD.w (A3), D3", 2},
	{cpu_add, "ADD.w (A4), D3", 2},
	{cpu_add, "ADD.w (A5), D3", 2},
	{cpu_add, "ADD.w (A6), D3", 2},
	{cpu_add, "ADD.w (A7), D3", 2},
	{cpu_add, "ADD.w (A0)+, D3", 2},
	{cpu_add, "ADD.w (A1)+, D3", 2},
	{cpu_add, "ADD.w (A2)+, D3", 2},
	{cpu_add, "ADD.w (A3)+, D3", 2},
	{cpu_add, "ADD.w (A4)+, D3", 2},
	{cpu_add, "ADD.w (A5)+, D3", 2},
	{cpu_add, "ADD.w (A6)+, D3", 2},
	{cpu_add, "ADD.w (A7)+, D3", 2},
	{cpu_add, "ADD.w -(A0), D3", 2},
	{cpu_add, "ADD.w -(A1), D3", 2},
	{cpu_add, "ADD.w -(A2), D3", 2},
	{cpu_add, "ADD.w -(A3), D3", 2},
	{cpu_add, "ADD.w -(A4), D3", 2},
	{cpu_add, "ADD.w -(A5), D3", 2},
	{cpu_add, "ADD.w -(A6), D3", 2},
	{cpu_add, "ADD.w -(A7), D3", 2},
	{cpu_add, "ADD.w (d16, A0), D3", 4},
	{cpu_add, "ADD.w (d16, A1), D3", 4},
	{cpu_add, "ADD.w (d16, A2), D3", 4},
	{cpu_add, "ADD.w (d16, A3), D3", 4},
	{cpu_add, "ADD.w (d16, A4), D3", 4},
	{cpu_add, "ADD.w (d16, A5), D3", 4},
	{cpu_add, "ADD.w (d16, A6), D3", 4},
	{cpu_add, "ADD.w (d16, A7), D3", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D3", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D3", 4},
	{cpu_add, "ADD.w (xxx).W, D3", 4},
	{cpu_add, "ADD.w (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A3)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A3)", 1},
	{cpu_addx, "ADDX.l D0, D3", 1},
	{cpu_addx, "ADDX.l D1, D3", 1},
	{cpu_addx, "ADDX.l D2, D3", 1},
	{cpu_addx, "ADDX.l D3, D3", 1},
	{cpu_addx, "ADDX.l D0, D3", 1},
	{cpu_addx, "ADDX.l D1, D3", 1},
	{cpu_addx, "ADDX.l D2, D3", 1},
	{cpu_addx, "ADDX.l D3, D3", 1},
	{cpu_add, "ADD.l (A0), D3", 2},
	{cpu_add, "ADD.l (A1), D3", 2},
	{cpu_add, "ADD.l (A2), D3", 2},
	{cpu_add, "ADD.l (A3), D3", 2},
	{cpu_add, "ADD.l (A4), D3", 2},
	{cpu_add, "ADD.l (A5), D3", 2},
	{cpu_add, "ADD.l (A6), D3", 2},
	{cpu_add, "ADD.l (A7), D3", 2},
	{cpu_add, "ADD.l (A0)+, D3", 2},
	{cpu_add, "ADD.l (A1)+, D3", 2},
	{cpu_add, "ADD.l (A2)+, D3", 2},
	{cpu_add, "ADD.l (A3)+, D3", 2},
	{cpu_add, "ADD.l (A4)+, D3", 2},
	{cpu_add, "ADD.l (A5)+, D3", 2},
	{cpu_add, "ADD.l (A6)+, D3", 2},
	{cpu_add, "ADD.l (A7)+, D3", 2},
	{cpu_add, "ADD.l -(A0), D3", 2},
	{cpu_add, "ADD.l -(A1), D3", 2},
	{cpu_add, "ADD.l -(A2), D3", 2},
	{cpu_add, "ADD.l -(A3), D3", 2},
	{cpu_add, "ADD.l -(A4), D3", 2},
	{cpu_add, "ADD.l -(A5), D3", 2},
	{cpu_add, "ADD.l -(A6), D3", 2},
	{cpu_add, "ADD.l -(A7), D3", 2},
	{cpu_add, "ADD.l (d16, A0), D3", 4},
	{cpu_add, "ADD.l (d16, A1), D3", 4},
	{cpu_add, "ADD.l (d16, A2), D3", 4},
	{cpu_add, "ADD.l (d16, A3), D3", 4},
	{cpu_add, "ADD.l (d16, A4), D3", 4},
	{cpu_add, "ADD.l (d16, A5), D3", 4},
	{cpu_add, "ADD.l (d16, A6), D3", 4},
	{cpu_add, "ADD.l (d16, A7), D3", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D3", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D3", 4},
	{cpu_add, "ADD.l (xxx).W, D3", 4},
	{cpu_add, "ADD.l (xxx).L, D3", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A3", 2},
	{cpu_adda, "ADDA.l D1, A3", 2},
	{cpu_adda, "ADDA.l D2, A3", 2},
	{cpu_adda, "ADDA.l D3, A3", 2},
	{cpu_adda, "ADDA.l D4, A3", 2},
	{cpu_adda, "ADDA.l D5, A3", 2},
	{cpu_adda, "ADDA.l D6, A3", 2},
	{cpu_adda, "ADDA.l D7, A3", 2},
	{cpu_adda, "ADDA.l A0, A3", 2},
	{cpu_adda, "ADDA.l A1, A3", 2},
	{cpu_adda, "ADDA.l A2, A3", 2},
	{cpu_adda, "ADDA.l A3, A3", 2},
	{cpu_adda, "ADDA.l A4, A3", 2},
	{cpu_adda, "ADDA.l A5, A3", 2},
	{cpu_adda, "ADDA.l A6, A3", 2},
	{cpu_adda, "ADDA.l A7, A3", 2},
	{cpu_adda, "ADDA.l (A0), A3", 2},
	{cpu_adda, "ADDA.l (A1), A3", 2},
	{cpu_adda, "ADDA.l (A2), A3", 2},
	{cpu_adda, "ADDA.l (A3), A3", 2},
	{cpu_adda, "ADDA.l (A4), A3", 2},
	{cpu_adda, "ADDA.l (A5), A3", 2},
	{cpu_adda, "ADDA.l (A6), A3", 2},
	{cpu_adda, "ADDA.l (A7), A3", 2},
	{cpu_adda, "ADDA.l (A0)+, A3", 2},
	{cpu_adda, "ADDA.l (A1)+, A3", 2},
	{cpu_adda, "ADDA.l (A2)+, A3", 2},
	{cpu_adda, "ADDA.l (A3)+, A3", 2},
	{cpu_adda, "ADDA.l (A4)+, A3", 2},
	{cpu_adda, "ADDA.l (A5)+, A3", 2},
	{cpu_adda, "ADDA.l (A6)+, A3", 2},
	{cpu_adda, "ADDA.l (A7)+, A3", 2},
	{cpu_adda, "ADDA.l -(A0), A3", 2},
	{cpu_adda, "ADDA.l -(A1), A3", 2},
	{cpu_adda, "ADDA.l -(A2), A3", 2},
	{cpu_adda, "ADDA.l -(A3), A3", 2},
	{cpu_adda, "ADDA.l -(A4), A3", 2},
	{cpu_adda, "ADDA.l -(A5), A3", 2},
	{cpu_adda, "ADDA.l -(A6), A3", 2},
	{cpu_adda, "ADDA.l -(A7), A3", 2},
	{cpu_adda, "ADDA.l (d16, A0), A3", 4},
	{cpu_adda, "ADDA.l (d16, A1), A3", 4},
	{cpu_adda, "ADDA.l (d16, A2), A3", 4},
	{cpu_adda, "ADDA.l (d16, A3), A3", 4},
	{cpu_adda, "ADDA.l (d16, A4), A3", 4},
	{cpu_adda, "ADDA.l (d16, A5), A3", 4},
	{cpu_adda, "ADDA.l (d16, A6), A3", 4},
	{cpu_adda, "ADDA.l (d16, A7), A3", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A3", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A3", 4},
	{cpu_adda, "ADDA.l (xxx).W, A3", 4},
	{cpu_adda, "ADDA.l (xxx).L, A3", 6},
	{cpu_adda, "ADDA.l (d16, PC), A3", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A3", 4},
	{cpu_adda, "ADDA.l #, A3", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D4, D0", 2},
	{cpu_add, "ADD.b D4, D1", 2},
	{cpu_add, "ADD.b D4, D2", 2},
	{cpu_add, "ADD.b D4, D3", 2},
	{cpu_add, "ADD.b D4, D4", 2},
	{cpu_add, "ADD.b D4, D5", 2},
	{cpu_add, "ADD.b D4, D6", 2},
	{cpu_add, "ADD.b D4, D7", 2},
	{cpu_add, "ADD.b D4, A0", 2},
	{cpu_add, "ADD.b D4, A1", 2},
	{cpu_add, "ADD.b D4, A2", 2},
	{cpu_add, "ADD.b D4, A3", 2},
	{cpu_add, "ADD.b D4, A4", 2},
	{cpu_add, "ADD.b D4, A5", 2},
	{cpu_add, "ADD.b D4, A6", 2},
	{cpu_add, "ADD.b D4, A7", 2},
	{cpu_add, "ADD.b D4, (A0)", 2},
	{cpu_add, "ADD.b D4, (A1)", 2},
	{cpu_add, "ADD.b D4, (A2)", 2},
	{cpu_add, "ADD.b D4, (A3)", 2},
	{cpu_add, "ADD.b D4, (A4)", 2},
	{cpu_add, "ADD.b D4, (A5)", 2},
	{cpu_add, "ADD.b D4, (A6)", 2},
	{cpu_add, "ADD.b D4, (A7)", 2},
	{cpu_add, "ADD.b D4, (A0)+", 2},
	{cpu_add, "ADD.b D4, (A1)+", 2},
	{cpu_add, "ADD.b D4, (A2)+", 2},
	{cpu_add, "ADD.b D4, (A3)+", 2},
	{cpu_add, "ADD.b D4, (A4)+", 2},
	{cpu_add, "ADD.b D4, (A5)+", 2},
	{cpu_add, "ADD.b D4, (A6)+", 2},
	{cpu_add, "ADD.b D4, (A7)+", 2},
	{cpu_add, "ADD.b D4, -(A0)", 2},
	{cpu_add, "ADD.b D4, -(A1)", 2},
	{cpu_add, "ADD.b D4, -(A2)", 2},
	{cpu_add, "ADD.b D4, -(A3)", 2},
	{cpu_add, "ADD.b D4, -(A4)", 2},
	{cpu_add, "ADD.b D4, -(A5)", 2},
	{cpu_add, "ADD.b D4, -(A6)", 2},
	{cpu_add, "ADD.b D4, -(A7)", 2},
	{cpu_add, "ADD.b D4, (d16, A0)", 4},
	{cpu_add, "ADD.b D4, (d16, A1)", 4},
	{cpu_add, "ADD.b D4, (d16, A2)", 4},
	{cpu_add, "ADD.b D4, (d16, A3)", 4},
	{cpu_add, "ADD.b D4, (d16, A4)", 4},
	{cpu_add, "ADD.b D4, (d16, A5)", 4},
	{cpu_add, "ADD.b D4, (d16, A6)", 4},
	{cpu_add, "ADD.b D4, (d16, A7)", 4},
	{cpu_add, "ADD.b D4, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D4, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D4, (xxx).W", 4},
	{cpu_add, "ADD.b D4, (xxx).L", 6},
	{cpu_add, "ADD.b D4, (d16, PC)", 4},
	{cpu_add, "ADD.b D4, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D4, D0", 2},
	{cpu_add, "ADD.w D4, D1", 2},
	{cpu_add, "ADD.w D4, D2", 2},
	{cpu_add, "ADD.w D4, D3", 2},
	{cpu_add, "ADD.w D4, D4", 2},
	{cpu_add, "ADD.w D4, D5", 2},
	{cpu_add, "ADD.w D4, D6", 2},
	{cpu_add, "ADD.w D4, D7", 2},
	{cpu_add, "ADD.w D4, A0", 2},
	{cpu_add, "ADD.w D4, A1", 2},
	{cpu_add, "ADD.w D4, A2", 2},
	{cpu_add, "ADD.w D4, A3", 2},
	{cpu_add, "ADD.w D4, A4", 2},
	{cpu_add, "ADD.w D4, A5", 2},
	{cpu_add, "ADD.w D4, A6", 2},
	{cpu_add, "ADD.w D4, A7", 2},
	{cpu_add, "ADD.w D4, (A0)", 2},
	{cpu_add, "ADD.w D4, (A1)", 2},
	{cpu_add, "ADD.w D4, (A2)", 2},
	{cpu_add, "ADD.w D4, (A3)", 2},
	{cpu_add, "ADD.w D4, (A4)", 2},
	{cpu_add, "ADD.w D4, (A5)", 2},
	{cpu_add, "ADD.w D4, (A6)", 2},
	{cpu_add, "ADD.w D4, (A7)", 2},
	{cpu_add, "ADD.w D4, (A0)+", 2},
	{cpu_add, "ADD.w D4, (A1)+", 2},
	{cpu_add, "ADD.w D4, (A2)+", 2},
	{cpu_add, "ADD.w D4, (A3)+", 2},
	{cpu_add, "ADD.w D4, (A4)+", 2},
	{cpu_add, "ADD.w D4, (A5)+", 2},
	{cpu_add, "ADD.w D4, (A6)+", 2},
	{cpu_add, "ADD.w D4, (A7)+", 2},
	{cpu_add, "ADD.w D4, -(A0)", 2},
	{cpu_add, "ADD.w D4, -(A1)", 2},
	{cpu_add, "ADD.w D4, -(A2)", 2},
	{cpu_add, "ADD.w D4, -(A3)", 2},
	{cpu_add, "ADD.w D4, -(A4)", 2},
	{cpu_add, "ADD.w D4, -(A5)", 2},
	{cpu_add, "ADD.w D4, -(A6)", 2},
	{cpu_add, "ADD.w D4, -(A7)", 2},
	{cpu_add, "ADD.w D4, (d16, A0)", 4},
	{cpu_add, "ADD.w D4, (d16, A1)", 4},
	{cpu_add, "ADD.w D4, (d16, A2)", 4},
	{cpu_add, "ADD.w D4, (d16, A3)", 4},
	{cpu_add, "ADD.w D4, (d16, A4)", 4},
	{cpu_add, "ADD.w D4, (d16, A5)", 4},
	{cpu_add, "ADD.w D4, (d16, A6)", 4},
	{cpu_add, "ADD.w D4, (d16, A7)", 4},
	{cpu_add, "ADD.w D4, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D4, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D4, (xxx).W", 4},
	{cpu_add, "ADD.w D4, (xxx).L", 6},
	{cpu_add, "ADD.w D4, (d16, PC)", 4},
	{cpu_add, "ADD.w D4, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D4, D0", 2},
	{cpu_add, "ADD.l D4, D1", 2},
	{cpu_add, "ADD.l D4, D2", 2},
	{cpu_add, "ADD.l D4, D3", 2},
	{cpu_add, "ADD.l D4, D4", 2},
	{cpu_add, "ADD.l D4, D5", 2},
	{cpu_add, "ADD.l D4, D6", 2},
	{cpu_add, "ADD.l D4, D7", 2},
	{cpu_add, "ADD.l D4, A0", 2},
	{cpu_add, "ADD.l D4, A1", 2},
	{cpu_add, "ADD.l D4, A2", 2},
	{cpu_add, "ADD.l D4, A3", 2},
	{cpu_add, "ADD.l D4, A4", 2},
	{cpu_add, "ADD.l D4, A5", 2},
	{cpu_add, "ADD.l D4, A6", 2},
	{cpu_add, "ADD.l D4, A7", 2},
	{cpu_add, "ADD.l D4, (A0)", 2},
	{cpu_add, "ADD.l D4, (A1)", 2},
	{cpu_add, "ADD.l D4, (A2)", 2},
	{cpu_add, "ADD.l D4, (A3)", 2},
	{cpu_add, "ADD.l D4, (A4)", 2},
	{cpu_add, "ADD.l D4, (A5)", 2},
	{cpu_add, "ADD.l D4, (A6)", 2},
	{cpu_add, "ADD.l D4, (A7)", 2},
	{cpu_add, "ADD.l D4, (A0)+", 2},
	{cpu_add, "ADD.l D4, (A1)+", 2},
	{cpu_add, "ADD.l D4, (A2)+", 2},
	{cpu_add, "ADD.l D4, (A3)+", 2},
	{cpu_add, "ADD.l D4, (A4)+", 2},
	{cpu_add, "ADD.l D4, (A5)+", 2},
	{cpu_add, "ADD.l D4, (A6)+", 2},
	{cpu_add, "ADD.l D4, (A7)+", 2},
	{cpu_add, "ADD.l D4, -(A0)", 2},
	{cpu_add, "ADD.l D4, -(A1)", 2},
	{cpu_add, "ADD.l D4, -(A2)", 2},
	{cpu_add, "ADD.l D4, -(A3)", 2},
	{cpu_add, "ADD.l D4, -(A4)", 2},
	{cpu_add, "ADD.l D4, -(A5)", 2},
	{cpu_add, "ADD.l D4, -(A6)", 2},
	{cpu_add, "ADD.l D4, -(A7)", 2},
	{cpu_add, "ADD.l D4, (d16, A0)", 4},
	{cpu_add, "ADD.l D4, (d16, A1)", 4},
	{cpu_add, "ADD.l D4, (d16, A2)", 4},
	{cpu_add, "ADD.l D4, (d16, A3)", 4},
	{cpu_add, "ADD.l D4, (d16, A4)", 4},
	{cpu_add, "ADD.l D4, (d16, A5)", 4},
	{cpu_add, "ADD.l D4, (d16, A6)", 4},
	{cpu_add, "ADD.l D4, (d16, A7)", 4},
	{cpu_add, "ADD.l D4, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D4, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D4, (xxx).W", 4},
	{cpu_add, "ADD.l D4, (xxx).L", 6},
	{cpu_add, "ADD.l D4, (d16, PC)", 4},
	{cpu_add, "ADD.l D4, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D4, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A4", 2},
	{cpu_adda, "ADDA.w D1, A4", 2},
	{cpu_adda, "ADDA.w D2, A4", 2},
	{cpu_adda, "ADDA.w D3, A4", 2},
	{cpu_adda, "ADDA.w D4, A4", 2},
	{cpu_adda, "ADDA.w D5, A4", 2},
	{cpu_adda, "ADDA.w D6, A4", 2},
	{cpu_adda, "ADDA.w D7, A4", 2},
	{cpu_adda, "ADDA.w A0, A4", 2},
	{cpu_adda, "ADDA.w A1, A4", 2},
	{cpu_adda, "ADDA.w A2, A4", 2},
	{cpu_adda, "ADDA.w A3, A4", 2},
	{cpu_adda, "ADDA.w A4, A4", 2},
	{cpu_adda, "ADDA.w A5, A4", 2},
	{cpu_adda, "ADDA.w A6, A4", 2},
	{cpu_adda, "ADDA.w A7, A4", 2},
	{cpu_adda, "ADDA.w (A0), A4", 2},
	{cpu_adda, "ADDA.w (A1), A4", 2},
	{cpu_adda, "ADDA.w (A2), A4", 2},
	{cpu_adda, "ADDA.w (A3), A4", 2},
	{cpu_adda, "ADDA.w (A4), A4", 2},
	{cpu_adda, "ADDA.w (A5), A4", 2},
	{cpu_adda, "ADDA.w (A6), A4", 2},
	{cpu_adda, "ADDA.w (A7), A4", 2},
	{cpu_adda, "ADDA.w (A0)+, A4", 2},
	{cpu_adda, "ADDA.w (A1)+, A4", 2},
	{cpu_adda, "ADDA.w (A2)+, A4", 2},
	{cpu_adda, "ADDA.w (A3)+, A4", 2},
	{cpu_adda, "ADDA.w (A4)+, A4", 2},
	{cpu_adda, "ADDA.w (A5)+, A4", 2},
	{cpu_adda, "ADDA.w (A6)+, A4", 2},
	{cpu_adda, "ADDA.w (A7)+, A4", 2},
	{cpu_adda, "ADDA.w -(A0), A4", 2},
	{cpu_adda, "ADDA.w -(A1), A4", 2},
	{cpu_adda, "ADDA.w -(A2), A4", 2},
	{cpu_adda, "ADDA.w -(A3), A4", 2},
	{cpu_adda, "ADDA.w -(A4), A4", 2},
	{cpu_adda, "ADDA.w -(A5), A4", 2},
	{cpu_adda, "ADDA.w -(A6), A4", 2},
	{cpu_adda, "ADDA.w -(A7), A4", 2},
	{cpu_adda, "ADDA.w (d16, A0), A4", 4},
	{cpu_adda, "ADDA.w (d16, A1), A4", 4},
	{cpu_adda, "ADDA.w (d16, A2), A4", 4},
	{cpu_adda, "ADDA.w (d16, A3), A4", 4},
	{cpu_adda, "ADDA.w (d16, A4), A4", 4},
	{cpu_adda, "ADDA.w (d16, A5), A4", 4},
	{cpu_adda, "ADDA.w (d16, A6), A4", 4},
	{cpu_adda, "ADDA.w (d16, A7), A4", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A4", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A4", 4},
	{cpu_adda, "ADDA.w (xxx).W, A4", 4},
	{cpu_adda, "ADDA.w (xxx).L, A4", 6},
	{cpu_adda, "ADDA.w (d16, PC), A4", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A4", 4},
	{cpu_adda, "ADDA.w #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.b D0, D4", 1},
	{cpu_addx, "ADDX.b D1, D4", 1},
	{cpu_addx, "ADDX.b D2, D4", 1},
	{cpu_addx, "ADDX.b D3, D4", 1},
	{cpu_addx, "ADDX.b D0, D4", 1},
	{cpu_addx, "ADDX.b D1, D4", 1},
	{cpu_addx, "ADDX.b D2, D4", 1},
	{cpu_addx, "ADDX.b D3, D4", 1},
	{cpu_add, "ADD.b (A0), D4", 2},
	{cpu_add, "ADD.b (A1), D4", 2},
	{cpu_add, "ADD.b (A2), D4", 2},
	{cpu_add, "ADD.b (A3), D4", 2},
	{cpu_add, "ADD.b (A4), D4", 2},
	{cpu_add, "ADD.b (A5), D4", 2},
	{cpu_add, "ADD.b (A6), D4", 2},
	{cpu_add, "ADD.b (A7), D4", 2},
	{cpu_add, "ADD.b (A0)+, D4", 2},
	{cpu_add, "ADD.b (A1)+, D4", 2},
	{cpu_add, "ADD.b (A2)+, D4", 2},
	{cpu_add, "ADD.b (A3)+, D4", 2},
	{cpu_add, "ADD.b (A4)+, D4", 2},
	{cpu_add, "ADD.b (A5)+, D4", 2},
	{cpu_add, "ADD.b (A6)+, D4", 2},
	{cpu_add, "ADD.b (A7)+, D4", 2},
	{cpu_add, "ADD.b -(A0), D4", 2},
	{cpu_add, "ADD.b -(A1), D4", 2},
	{cpu_add, "ADD.b -(A2), D4", 2},
	{cpu_add, "ADD.b -(A3), D4", 2},
	{cpu_add, "ADD.b -(A4), D4", 2},
	{cpu_add, "ADD.b -(A5), D4", 2},
	{cpu_add, "ADD.b -(A6), D4", 2},
	{cpu_add, "ADD.b -(A7), D4", 2},
	{cpu_add, "ADD.b (d16, A0), D4", 4},
	{cpu_add, "ADD.b (d16, A1), D4", 4},
	{cpu_add, "ADD.b (d16, A2), D4", 4},
	{cpu_add, "ADD.b (d16, A3), D4", 4},
	{cpu_add, "ADD.b (d16, A4), D4", 4},
	{cpu_add, "ADD.b (d16, A5), D4", 4},
	{cpu_add, "ADD.b (d16, A6), D4", 4},
	{cpu_add, "ADD.b (d16, A7), D4", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D4", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D4", 4},
	{cpu_add, "ADD.b (xxx).W, D4", 4},
	{cpu_add, "ADD.b (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.w D0, D4", 1},
	{cpu_addx, "ADDX.w D1, D4", 1},
	{cpu_addx, "ADDX.w D2, D4", 1},
	{cpu_addx, "ADDX.w D3, D4", 1},
	{cpu_addx, "ADDX.w D0, D4", 1},
	{cpu_addx, "ADDX.w D1, D4", 1},
	{cpu_addx, "ADDX.w D2, D4", 1},
	{cpu_addx, "ADDX.w D3, D4", 1},
	{cpu_add, "ADD.w (A0), D4", 2},
	{cpu_add, "ADD.w (A1), D4", 2},
	{cpu_add, "ADD.w (A2), D4", 2},
	{cpu_add, "ADD.w (A3), D4", 2},
	{cpu_add, "ADD.w (A4), D4", 2},
	{cpu_add, "ADD.w (A5), D4", 2},
	{cpu_add, "ADD.w (A6), D4", 2},
	{cpu_add, "ADD.w (A7), D4", 2},
	{cpu_add, "ADD.w (A0)+, D4", 2},
	{cpu_add, "ADD.w (A1)+, D4", 2},
	{cpu_add, "ADD.w (A2)+, D4", 2},
	{cpu_add, "ADD.w (A3)+, D4", 2},
	{cpu_add, "ADD.w (A4)+, D4", 2},
	{cpu_add, "ADD.w (A5)+, D4", 2},
	{cpu_add, "ADD.w (A6)+, D4", 2},
	{cpu_add, "ADD.w (A7)+, D4", 2},
	{cpu_add, "ADD.w -(A0), D4", 2},
	{cpu_add, "ADD.w -(A1), D4", 2},
	{cpu_add, "ADD.w -(A2), D4", 2},
	{cpu_add, "ADD.w -(A3), D4", 2},
	{cpu_add, "ADD.w -(A4), D4", 2},
	{cpu_add, "ADD.w -(A5), D4", 2},
	{cpu_add, "ADD.w -(A6), D4", 2},
	{cpu_add, "ADD.w -(A7), D4", 2},
	{cpu_add, "ADD.w (d16, A0), D4", 4},
	{cpu_add, "ADD.w (d16, A1), D4", 4},
	{cpu_add, "ADD.w (d16, A2), D4", 4},
	{cpu_add, "ADD.w (d16, A3), D4", 4},
	{cpu_add, "ADD.w (d16, A4), D4", 4},
	{cpu_add, "ADD.w (d16, A5), D4", 4},
	{cpu_add, "ADD.w (d16, A6), D4", 4},
	{cpu_add, "ADD.w (d16, A7), D4", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D4", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D4", 4},
	{cpu_add, "ADD.w (xxx).W, D4", 4},
	{cpu_add, "ADD.w (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A4)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A4)", 1},
	{cpu_addx, "ADDX.l D0, D4", 1},
	{cpu_addx, "ADDX.l D1, D4", 1},
	{cpu_addx, "ADDX.l D2, D4", 1},
	{cpu_addx, "ADDX.l D3, D4", 1},
	{cpu_addx, "ADDX.l D0, D4", 1},
	{cpu_addx, "ADDX.l D1, D4", 1},
	{cpu_addx, "ADDX.l D2, D4", 1},
	{cpu_addx, "ADDX.l D3, D4", 1},
	{cpu_add, "ADD.l (A0), D4", 2},
	{cpu_add, "ADD.l (A1), D4", 2},
	{cpu_add, "ADD.l (A2), D4", 2},
	{cpu_add, "ADD.l (A3), D4", 2},
	{cpu_add, "ADD.l (A4), D4", 2},
	{cpu_add, "ADD.l (A5), D4", 2},
	{cpu_add, "ADD.l (A6), D4", 2},
	{cpu_add, "ADD.l (A7), D4", 2},
	{cpu_add, "ADD.l (A0)+, D4", 2},
	{cpu_add, "ADD.l (A1)+, D4", 2},
	{cpu_add, "ADD.l (A2)+, D4", 2},
	{cpu_add, "ADD.l (A3)+, D4", 2},
	{cpu_add, "ADD.l (A4)+, D4", 2},
	{cpu_add, "ADD.l (A5)+, D4", 2},
	{cpu_add, "ADD.l (A6)+, D4", 2},
	{cpu_add, "ADD.l (A7)+, D4", 2},
	{cpu_add, "ADD.l -(A0), D4", 2},
	{cpu_add, "ADD.l -(A1), D4", 2},
	{cpu_add, "ADD.l -(A2), D4", 2},
	{cpu_add, "ADD.l -(A3), D4", 2},
	{cpu_add, "ADD.l -(A4), D4", 2},
	{cpu_add, "ADD.l -(A5), D4", 2},
	{cpu_add, "ADD.l -(A6), D4", 2},
	{cpu_add, "ADD.l -(A7), D4", 2},
	{cpu_add, "ADD.l (d16, A0), D4", 4},
	{cpu_add, "ADD.l (d16, A1), D4", 4},
	{cpu_add, "ADD.l (d16, A2), D4", 4},
	{cpu_add, "ADD.l (d16, A3), D4", 4},
	{cpu_add, "ADD.l (d16, A4), D4", 4},
	{cpu_add, "ADD.l (d16, A5), D4", 4},
	{cpu_add, "ADD.l (d16, A6), D4", 4},
	{cpu_add, "ADD.l (d16, A7), D4", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D4", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D4", 4},
	{cpu_add, "ADD.l (xxx).W, D4", 4},
	{cpu_add, "ADD.l (xxx).L, D4", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A4", 2},
	{cpu_adda, "ADDA.l D1, A4", 2},
	{cpu_adda, "ADDA.l D2, A4", 2},
	{cpu_adda, "ADDA.l D3, A4", 2},
	{cpu_adda, "ADDA.l D4, A4", 2},
	{cpu_adda, "ADDA.l D5, A4", 2},
	{cpu_adda, "ADDA.l D6, A4", 2},
	{cpu_adda, "ADDA.l D7, A4", 2},
	{cpu_adda, "ADDA.l A0, A4", 2},
	{cpu_adda, "ADDA.l A1, A4", 2},
	{cpu_adda, "ADDA.l A2, A4", 2},
	{cpu_adda, "ADDA.l A3, A4", 2},
	{cpu_adda, "ADDA.l A4, A4", 2},
	{cpu_adda, "ADDA.l A5, A4", 2},
	{cpu_adda, "ADDA.l A6, A4", 2},
	{cpu_adda, "ADDA.l A7, A4", 2},
	{cpu_adda, "ADDA.l (A0), A4", 2},
	{cpu_adda, "ADDA.l (A1), A4", 2},
	{cpu_adda, "ADDA.l (A2), A4", 2},
	{cpu_adda, "ADDA.l (A3), A4", 2},
	{cpu_adda, "ADDA.l (A4), A4", 2},
	{cpu_adda, "ADDA.l (A5), A4", 2},
	{cpu_adda, "ADDA.l (A6), A4", 2},
	{cpu_adda, "ADDA.l (A7), A4", 2},
	{cpu_adda, "ADDA.l (A0)+, A4", 2},
	{cpu_adda, "ADDA.l (A1)+, A4", 2},
	{cpu_adda, "ADDA.l (A2)+, A4", 2},
	{cpu_adda, "ADDA.l (A3)+, A4", 2},
	{cpu_adda, "ADDA.l (A4)+, A4", 2},
	{cpu_adda, "ADDA.l (A5)+, A4", 2},
	{cpu_adda, "ADDA.l (A6)+, A4", 2},
	{cpu_adda, "ADDA.l (A7)+, A4", 2},
	{cpu_adda, "ADDA.l -(A0), A4", 2},
	{cpu_adda, "ADDA.l -(A1), A4", 2},
	{cpu_adda, "ADDA.l -(A2), A4", 2},
	{cpu_adda, "ADDA.l -(A3), A4", 2},
	{cpu_adda, "ADDA.l -(A4), A4", 2},
	{cpu_adda, "ADDA.l -(A5), A4", 2},
	{cpu_adda, "ADDA.l -(A6), A4", 2},
	{cpu_adda, "ADDA.l -(A7), A4", 2},
	{cpu_adda, "ADDA.l (d16, A0), A4", 4},
	{cpu_adda, "ADDA.l (d16, A1), A4", 4},
	{cpu_adda, "ADDA.l (d16, A2), A4", 4},
	{cpu_adda, "ADDA.l (d16, A3), A4", 4},
	{cpu_adda, "ADDA.l (d16, A4), A4", 4},
	{cpu_adda, "ADDA.l (d16, A5), A4", 4},
	{cpu_adda, "ADDA.l (d16, A6), A4", 4},
	{cpu_adda, "ADDA.l (d16, A7), A4", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A4", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A4", 4},
	{cpu_adda, "ADDA.l (xxx).W, A4", 4},
	{cpu_adda, "ADDA.l (xxx).L, A4", 6},
	{cpu_adda, "ADDA.l (d16, PC), A4", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A4", 4},
	{cpu_adda, "ADDA.l #, A4", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D5, D0", 2},
	{cpu_add, "ADD.b D5, D1", 2},
	{cpu_add, "ADD.b D5, D2", 2},
	{cpu_add, "ADD.b D5, D3", 2},
	{cpu_add, "ADD.b D5, D4", 2},
	{cpu_add, "ADD.b D5, D5", 2},
	{cpu_add, "ADD.b D5, D6", 2},
	{cpu_add, "ADD.b D5, D7", 2},
	{cpu_add, "ADD.b D5, A0", 2},
	{cpu_add, "ADD.b D5, A1", 2},
	{cpu_add, "ADD.b D5, A2", 2},
	{cpu_add, "ADD.b D5, A3", 2},
	{cpu_add, "ADD.b D5, A4", 2},
	{cpu_add, "ADD.b D5, A5", 2},
	{cpu_add, "ADD.b D5, A6", 2},
	{cpu_add, "ADD.b D5, A7", 2},
	{cpu_add, "ADD.b D5, (A0)", 2},
	{cpu_add, "ADD.b D5, (A1)", 2},
	{cpu_add, "ADD.b D5, (A2)", 2},
	{cpu_add, "ADD.b D5, (A3)", 2},
	{cpu_add, "ADD.b D5, (A4)", 2},
	{cpu_add, "ADD.b D5, (A5)", 2},
	{cpu_add, "ADD.b D5, (A6)", 2},
	{cpu_add, "ADD.b D5, (A7)", 2},
	{cpu_add, "ADD.b D5, (A0)+", 2},
	{cpu_add, "ADD.b D5, (A1)+", 2},
	{cpu_add, "ADD.b D5, (A2)+", 2},
	{cpu_add, "ADD.b D5, (A3)+", 2},
	{cpu_add, "ADD.b D5, (A4)+", 2},
	{cpu_add, "ADD.b D5, (A5)+", 2},
	{cpu_add, "ADD.b D5, (A6)+", 2},
	{cpu_add, "ADD.b D5, (A7)+", 2},
	{cpu_add, "ADD.b D5, -(A0)", 2},
	{cpu_add, "ADD.b D5, -(A1)", 2},
	{cpu_add, "ADD.b D5, -(A2)", 2},
	{cpu_add, "ADD.b D5, -(A3)", 2},
	{cpu_add, "ADD.b D5, -(A4)", 2},
	{cpu_add, "ADD.b D5, -(A5)", 2},
	{cpu_add, "ADD.b D5, -(A6)", 2},
	{cpu_add, "ADD.b D5, -(A7)", 2},
	{cpu_add, "ADD.b D5, (d16, A0)", 4},
	{cpu_add, "ADD.b D5, (d16, A1)", 4},
	{cpu_add, "ADD.b D5, (d16, A2)", 4},
	{cpu_add, "ADD.b D5, (d16, A3)", 4},
	{cpu_add, "ADD.b D5, (d16, A4)", 4},
	{cpu_add, "ADD.b D5, (d16, A5)", 4},
	{cpu_add, "ADD.b D5, (d16, A6)", 4},
	{cpu_add, "ADD.b D5, (d16, A7)", 4},
	{cpu_add, "ADD.b D5, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D5, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D5, (xxx).W", 4},
	{cpu_add, "ADD.b D5, (xxx).L", 6},
	{cpu_add, "ADD.b D5, (d16, PC)", 4},
	{cpu_add, "ADD.b D5, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D5, D0", 2},
	{cpu_add, "ADD.w D5, D1", 2},
	{cpu_add, "ADD.w D5, D2", 2},
	{cpu_add, "ADD.w D5, D3", 2},
	{cpu_add, "ADD.w D5, D4", 2},
	{cpu_add, "ADD.w D5, D5", 2},
	{cpu_add, "ADD.w D5, D6", 2},
	{cpu_add, "ADD.w D5, D7", 2},
	{cpu_add, "ADD.w D5, A0", 2},
	{cpu_add, "ADD.w D5, A1", 2},
	{cpu_add, "ADD.w D5, A2", 2},
	{cpu_add, "ADD.w D5, A3", 2},
	{cpu_add, "ADD.w D5, A4", 2},
	{cpu_add, "ADD.w D5, A5", 2},
	{cpu_add, "ADD.w D5, A6", 2},
	{cpu_add, "ADD.w D5, A7", 2},
	{cpu_add, "ADD.w D5, (A0)", 2},
	{cpu_add, "ADD.w D5, (A1)", 2},
	{cpu_add, "ADD.w D5, (A2)", 2},
	{cpu_add, "ADD.w D5, (A3)", 2},
	{cpu_add, "ADD.w D5, (A4)", 2},
	{cpu_add, "ADD.w D5, (A5)", 2},
	{cpu_add, "ADD.w D5, (A6)", 2},
	{cpu_add, "ADD.w D5, (A7)", 2},
	{cpu_add, "ADD.w D5, (A0)+", 2},
	{cpu_add, "ADD.w D5, (A1)+", 2},
	{cpu_add, "ADD.w D5, (A2)+", 2},
	{cpu_add, "ADD.w D5, (A3)+", 2},
	{cpu_add, "ADD.w D5, (A4)+", 2},
	{cpu_add, "ADD.w D5, (A5)+", 2},
	{cpu_add, "ADD.w D5, (A6)+", 2},
	{cpu_add, "ADD.w D5, (A7)+", 2},
	{cpu_add, "ADD.w D5, -(A0)", 2},
	{cpu_add, "ADD.w D5, -(A1)", 2},
	{cpu_add, "ADD.w D5, -(A2)", 2},
	{cpu_add, "ADD.w D5, -(A3)", 2},
	{cpu_add, "ADD.w D5, -(A4)", 2},
	{cpu_add, "ADD.w D5, -(A5)", 2},
	{cpu_add, "ADD.w D5, -(A6)", 2},
	{cpu_add, "ADD.w D5, -(A7)", 2},
	{cpu_add, "ADD.w D5, (d16, A0)", 4},
	{cpu_add, "ADD.w D5, (d16, A1)", 4},
	{cpu_add, "ADD.w D5, (d16, A2)", 4},
	{cpu_add, "ADD.w D5, (d16, A3)", 4},
	{cpu_add, "ADD.w D5, (d16, A4)", 4},
	{cpu_add, "ADD.w D5, (d16, A5)", 4},
	{cpu_add, "ADD.w D5, (d16, A6)", 4},
	{cpu_add, "ADD.w D5, (d16, A7)", 4},
	{cpu_add, "ADD.w D5, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D5, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D5, (xxx).W", 4},
	{cpu_add, "ADD.w D5, (xxx).L", 6},
	{cpu_add, "ADD.w D5, (d16, PC)", 4},
	{cpu_add, "ADD.w D5, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D5, D0", 2},
	{cpu_add, "ADD.l D5, D1", 2},
	{cpu_add, "ADD.l D5, D2", 2},
	{cpu_add, "ADD.l D5, D3", 2},
	{cpu_add, "ADD.l D5, D4", 2},
	{cpu_add, "ADD.l D5, D5", 2},
	{cpu_add, "ADD.l D5, D6", 2},
	{cpu_add, "ADD.l D5, D7", 2},
	{cpu_add, "ADD.l D5, A0", 2},
	{cpu_add, "ADD.l D5, A1", 2},
	{cpu_add, "ADD.l D5, A2", 2},
	{cpu_add, "ADD.l D5, A3", 2},
	{cpu_add, "ADD.l D5, A4", 2},
	{cpu_add, "ADD.l D5, A5", 2},
	{cpu_add, "ADD.l D5, A6", 2},
	{cpu_add, "ADD.l D5, A7", 2},
	{cpu_add, "ADD.l D5, (A0)", 2},
	{cpu_add, "ADD.l D5, (A1)", 2},
	{cpu_add, "ADD.l D5, (A2)", 2},
	{cpu_add, "ADD.l D5, (A3)", 2},
	{cpu_add, "ADD.l D5, (A4)", 2},
	{cpu_add, "ADD.l D5, (A5)", 2},
	{cpu_add, "ADD.l D5, (A6)", 2},
	{cpu_add, "ADD.l D5, (A7)", 2},
	{cpu_add, "ADD.l D5, (A0)+", 2},
	{cpu_add, "ADD.l D5, (A1)+", 2},
	{cpu_add, "ADD.l D5, (A2)+", 2},
	{cpu_add, "ADD.l D5, (A3)+", 2},
	{cpu_add, "ADD.l D5, (A4)+", 2},
	{cpu_add, "ADD.l D5, (A5)+", 2},
	{cpu_add, "ADD.l D5, (A6)+", 2},
	{cpu_add, "ADD.l D5, (A7)+", 2},
	{cpu_add, "ADD.l D5, -(A0)", 2},
	{cpu_add, "ADD.l D5, -(A1)", 2},
	{cpu_add, "ADD.l D5, -(A2)", 2},
	{cpu_add, "ADD.l D5, -(A3)", 2},
	{cpu_add, "ADD.l D5, -(A4)", 2},
	{cpu_add, "ADD.l D5, -(A5)", 2},
	{cpu_add, "ADD.l D5, -(A6)", 2},
	{cpu_add, "ADD.l D5, -(A7)", 2},
	{cpu_add, "ADD.l D5, (d16, A0)", 4},
	{cpu_add, "ADD.l D5, (d16, A1)", 4},
	{cpu_add, "ADD.l D5, (d16, A2)", 4},
	{cpu_add, "ADD.l D5, (d16, A3)", 4},
	{cpu_add, "ADD.l D5, (d16, A4)", 4},
	{cpu_add, "ADD.l D5, (d16, A5)", 4},
	{cpu_add, "ADD.l D5, (d16, A6)", 4},
	{cpu_add, "ADD.l D5, (d16, A7)", 4},
	{cpu_add, "ADD.l D5, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D5, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D5, (xxx).W", 4},
	{cpu_add, "ADD.l D5, (xxx).L", 6},
	{cpu_add, "ADD.l D5, (d16, PC)", 4},
	{cpu_add, "ADD.l D5, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D5, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A5", 2},
	{cpu_adda, "ADDA.w D1, A5", 2},
	{cpu_adda, "ADDA.w D2, A5", 2},
	{cpu_adda, "ADDA.w D3, A5", 2},
	{cpu_adda, "ADDA.w D4, A5", 2},
	{cpu_adda, "ADDA.w D5, A5", 2},
	{cpu_adda, "ADDA.w D6, A5", 2},
	{cpu_adda, "ADDA.w D7, A5", 2},
	{cpu_adda, "ADDA.w A0, A5", 2},
	{cpu_adda, "ADDA.w A1, A5", 2},
	{cpu_adda, "ADDA.w A2, A5", 2},
	{cpu_adda, "ADDA.w A3, A5", 2},
	{cpu_adda, "ADDA.w A4, A5", 2},
	{cpu_adda, "ADDA.w A5, A5", 2},
	{cpu_adda, "ADDA.w A6, A5", 2},
	{cpu_adda, "ADDA.w A7, A5", 2},
	{cpu_adda, "ADDA.w (A0), A5", 2},
	{cpu_adda, "ADDA.w (A1), A5", 2},
	{cpu_adda, "ADDA.w (A2), A5", 2},
	{cpu_adda, "ADDA.w (A3), A5", 2},
	{cpu_adda, "ADDA.w (A4), A5", 2},
	{cpu_adda, "ADDA.w (A5), A5", 2},
	{cpu_adda, "ADDA.w (A6), A5", 2},
	{cpu_adda, "ADDA.w (A7), A5", 2},
	{cpu_adda, "ADDA.w (A0)+, A5", 2},
	{cpu_adda, "ADDA.w (A1)+, A5", 2},
	{cpu_adda, "ADDA.w (A2)+, A5", 2},
	{cpu_adda, "ADDA.w (A3)+, A5", 2},
	{cpu_adda, "ADDA.w (A4)+, A5", 2},
	{cpu_adda, "ADDA.w (A5)+, A5", 2},
	{cpu_adda, "ADDA.w (A6)+, A5", 2},
	{cpu_adda, "ADDA.w (A7)+, A5", 2},
	{cpu_adda, "ADDA.w -(A0), A5", 2},
	{cpu_adda, "ADDA.w -(A1), A5", 2},
	{cpu_adda, "ADDA.w -(A2), A5", 2},
	{cpu_adda, "ADDA.w -(A3), A5", 2},
	{cpu_adda, "ADDA.w -(A4), A5", 2},
	{cpu_adda, "ADDA.w -(A5), A5", 2},
	{cpu_adda, "ADDA.w -(A6), A5", 2},
	{cpu_adda, "ADDA.w -(A7), A5", 2},
	{cpu_adda, "ADDA.w (d16, A0), A5", 4},
	{cpu_adda, "ADDA.w (d16, A1), A5", 4},
	{cpu_adda, "ADDA.w (d16, A2), A5", 4},
	{cpu_adda, "ADDA.w (d16, A3), A5", 4},
	{cpu_adda, "ADDA.w (d16, A4), A5", 4},
	{cpu_adda, "ADDA.w (d16, A5), A5", 4},
	{cpu_adda, "ADDA.w (d16, A6), A5", 4},
	{cpu_adda, "ADDA.w (d16, A7), A5", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A5", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A5", 4},
	{cpu_adda, "ADDA.w (xxx).W, A5", 4},
	{cpu_adda, "ADDA.w (xxx).L, A5", 6},
	{cpu_adda, "ADDA.w (d16, PC), A5", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A5", 4},
	{cpu_adda, "ADDA.w #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.b D0, D5", 1},
	{cpu_addx, "ADDX.b D1, D5", 1},
	{cpu_addx, "ADDX.b D2, D5", 1},
	{cpu_addx, "ADDX.b D3, D5", 1},
	{cpu_addx, "ADDX.b D0, D5", 1},
	{cpu_addx, "ADDX.b D1, D5", 1},
	{cpu_addx, "ADDX.b D2, D5", 1},
	{cpu_addx, "ADDX.b D3, D5", 1},
	{cpu_add, "ADD.b (A0), D5", 2},
	{cpu_add, "ADD.b (A1), D5", 2},
	{cpu_add, "ADD.b (A2), D5", 2},
	{cpu_add, "ADD.b (A3), D5", 2},
	{cpu_add, "ADD.b (A4), D5", 2},
	{cpu_add, "ADD.b (A5), D5", 2},
	{cpu_add, "ADD.b (A6), D5", 2},
	{cpu_add, "ADD.b (A7), D5", 2},
	{cpu_add, "ADD.b (A0)+, D5", 2},
	{cpu_add, "ADD.b (A1)+, D5", 2},
	{cpu_add, "ADD.b (A2)+, D5", 2},
	{cpu_add, "ADD.b (A3)+, D5", 2},
	{cpu_add, "ADD.b (A4)+, D5", 2},
	{cpu_add, "ADD.b (A5)+, D5", 2},
	{cpu_add, "ADD.b (A6)+, D5", 2},
	{cpu_add, "ADD.b (A7)+, D5", 2},
	{cpu_add, "ADD.b -(A0), D5", 2},
	{cpu_add, "ADD.b -(A1), D5", 2},
	{cpu_add, "ADD.b -(A2), D5", 2},
	{cpu_add, "ADD.b -(A3), D5", 2},
	{cpu_add, "ADD.b -(A4), D5", 2},
	{cpu_add, "ADD.b -(A5), D5", 2},
	{cpu_add, "ADD.b -(A6), D5", 2},
	{cpu_add, "ADD.b -(A7), D5", 2},
	{cpu_add, "ADD.b (d16, A0), D5", 4},
	{cpu_add, "ADD.b (d16, A1), D5", 4},
	{cpu_add, "ADD.b (d16, A2), D5", 4},
	{cpu_add, "ADD.b (d16, A3), D5", 4},
	{cpu_add, "ADD.b (d16, A4), D5", 4},
	{cpu_add, "ADD.b (d16, A5), D5", 4},
	{cpu_add, "ADD.b (d16, A6), D5", 4},
	{cpu_add, "ADD.b (d16, A7), D5", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D5", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D5", 4},
	{cpu_add, "ADD.b (xxx).W, D5", 4},
	{cpu_add, "ADD.b (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.w D0, D5", 1},
	{cpu_addx, "ADDX.w D1, D5", 1},
	{cpu_addx, "ADDX.w D2, D5", 1},
	{cpu_addx, "ADDX.w D3, D5", 1},
	{cpu_addx, "ADDX.w D0, D5", 1},
	{cpu_addx, "ADDX.w D1, D5", 1},
	{cpu_addx, "ADDX.w D2, D5", 1},
	{cpu_addx, "ADDX.w D3, D5", 1},
	{cpu_add, "ADD.w (A0), D5", 2},
	{cpu_add, "ADD.w (A1), D5", 2},
	{cpu_add, "ADD.w (A2), D5", 2},
	{cpu_add, "ADD.w (A3), D5", 2},
	{cpu_add, "ADD.w (A4), D5", 2},
	{cpu_add, "ADD.w (A5), D5", 2},
	{cpu_add, "ADD.w (A6), D5", 2},
	{cpu_add, "ADD.w (A7), D5", 2},
	{cpu_add, "ADD.w (A0)+, D5", 2},
	{cpu_add, "ADD.w (A1)+, D5", 2},
	{cpu_add, "ADD.w (A2)+, D5", 2},
	{cpu_add, "ADD.w (A3)+, D5", 2},
	{cpu_add, "ADD.w (A4)+, D5", 2},
	{cpu_add, "ADD.w (A5)+, D5", 2},
	{cpu_add, "ADD.w (A6)+, D5", 2},
	{cpu_add, "ADD.w (A7)+, D5", 2},
	{cpu_add, "ADD.w -(A0), D5", 2},
	{cpu_add, "ADD.w -(A1), D5", 2},
	{cpu_add, "ADD.w -(A2), D5", 2},
	{cpu_add, "ADD.w -(A3), D5", 2},
	{cpu_add, "ADD.w -(A4), D5", 2},
	{cpu_add, "ADD.w -(A5), D5", 2},
	{cpu_add, "ADD.w -(A6), D5", 2},
	{cpu_add, "ADD.w -(A7), D5", 2},
	{cpu_add, "ADD.w (d16, A0), D5", 4},
	{cpu_add, "ADD.w (d16, A1), D5", 4},
	{cpu_add, "ADD.w (d16, A2), D5", 4},
	{cpu_add, "ADD.w (d16, A3), D5", 4},
	{cpu_add, "ADD.w (d16, A4), D5", 4},
	{cpu_add, "ADD.w (d16, A5), D5", 4},
	{cpu_add, "ADD.w (d16, A6), D5", 4},
	{cpu_add, "ADD.w (d16, A7), D5", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D5", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D5", 4},
	{cpu_add, "ADD.w (xxx).W, D5", 4},
	{cpu_add, "ADD.w (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A5)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A5)", 1},
	{cpu_addx, "ADDX.l D0, D5", 1},
	{cpu_addx, "ADDX.l D1, D5", 1},
	{cpu_addx, "ADDX.l D2, D5", 1},
	{cpu_addx, "ADDX.l D3, D5", 1},
	{cpu_addx, "ADDX.l D0, D5", 1},
	{cpu_addx, "ADDX.l D1, D5", 1},
	{cpu_addx, "ADDX.l D2, D5", 1},
	{cpu_addx, "ADDX.l D3, D5", 1},
	{cpu_add, "ADD.l (A0), D5", 2},
	{cpu_add, "ADD.l (A1), D5", 2},
	{cpu_add, "ADD.l (A2), D5", 2},
	{cpu_add, "ADD.l (A3), D5", 2},
	{cpu_add, "ADD.l (A4), D5", 2},
	{cpu_add, "ADD.l (A5), D5", 2},
	{cpu_add, "ADD.l (A6), D5", 2},
	{cpu_add, "ADD.l (A7), D5", 2},
	{cpu_add, "ADD.l (A0)+, D5", 2},
	{cpu_add, "ADD.l (A1)+, D5", 2},
	{cpu_add, "ADD.l (A2)+, D5", 2},
	{cpu_add, "ADD.l (A3)+, D5", 2},
	{cpu_add, "ADD.l (A4)+, D5", 2},
	{cpu_add, "ADD.l (A5)+, D5", 2},
	{cpu_add, "ADD.l (A6)+, D5", 2},
	{cpu_add, "ADD.l (A7)+, D5", 2},
	{cpu_add, "ADD.l -(A0), D5", 2},
	{cpu_add, "ADD.l -(A1), D5", 2},
	{cpu_add, "ADD.l -(A2), D5", 2},
	{cpu_add, "ADD.l -(A3), D5", 2},
	{cpu_add, "ADD.l -(A4), D5", 2},
	{cpu_add, "ADD.l -(A5), D5", 2},
	{cpu_add, "ADD.l -(A6), D5", 2},
	{cpu_add, "ADD.l -(A7), D5", 2},
	{cpu_add, "ADD.l (d16, A0), D5", 4},
	{cpu_add, "ADD.l (d16, A1), D5", 4},
	{cpu_add, "ADD.l (d16, A2), D5", 4},
	{cpu_add, "ADD.l (d16, A3), D5", 4},
	{cpu_add, "ADD.l (d16, A4), D5", 4},
	{cpu_add, "ADD.l (d16, A5), D5", 4},
	{cpu_add, "ADD.l (d16, A6), D5", 4},
	{cpu_add, "ADD.l (d16, A7), D5", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D5", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D5", 4},
	{cpu_add, "ADD.l (xxx).W, D5", 4},
	{cpu_add, "ADD.l (xxx).L, D5", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A5", 2},
	{cpu_adda, "ADDA.l D1, A5", 2},
	{cpu_adda, "ADDA.l D2, A5", 2},
	{cpu_adda, "ADDA.l D3, A5", 2},
	{cpu_adda, "ADDA.l D4, A5", 2},
	{cpu_adda, "ADDA.l D5, A5", 2},
	{cpu_adda, "ADDA.l D6, A5", 2},
	{cpu_adda, "ADDA.l D7, A5", 2},
	{cpu_adda, "ADDA.l A0, A5", 2},
	{cpu_adda, "ADDA.l A1, A5", 2},
	{cpu_adda, "ADDA.l A2, A5", 2},
	{cpu_adda, "ADDA.l A3, A5", 2},
	{cpu_adda, "ADDA.l A4, A5", 2},
	{cpu_adda, "ADDA.l A5, A5", 2},
	{cpu_adda, "ADDA.l A6, A5", 2},
	{cpu_adda, "ADDA.l A7, A5", 2},
	{cpu_adda, "ADDA.l (A0), A5", 2},
	{cpu_adda, "ADDA.l (A1), A5", 2},
	{cpu_adda, "ADDA.l (A2), A5", 2},
	{cpu_adda, "ADDA.l (A3), A5", 2},
	{cpu_adda, "ADDA.l (A4), A5", 2},
	{cpu_adda, "ADDA.l (A5), A5", 2},
	{cpu_adda, "ADDA.l (A6), A5", 2},
	{cpu_adda, "ADDA.l (A7), A5", 2},
	{cpu_adda, "ADDA.l (A0)+, A5", 2},
	{cpu_adda, "ADDA.l (A1)+, A5", 2},
	{cpu_adda, "ADDA.l (A2)+, A5", 2},
	{cpu_adda, "ADDA.l (A3)+, A5", 2},
	{cpu_adda, "ADDA.l (A4)+, A5", 2},
	{cpu_adda, "ADDA.l (A5)+, A5", 2},
	{cpu_adda, "ADDA.l (A6)+, A5", 2},
	{cpu_adda, "ADDA.l (A7)+, A5", 2},
	{cpu_adda, "ADDA.l -(A0), A5", 2},
	{cpu_adda, "ADDA.l -(A1), A5", 2},
	{cpu_adda, "ADDA.l -(A2), A5", 2},
	{cpu_adda, "ADDA.l -(A3), A5", 2},
	{cpu_adda, "ADDA.l -(A4), A5", 2},
	{cpu_adda, "ADDA.l -(A5), A5", 2},
	{cpu_adda, "ADDA.l -(A6), A5", 2},
	{cpu_adda, "ADDA.l -(A7), A5", 2},
	{cpu_adda, "ADDA.l (d16, A0), A5", 4},
	{cpu_adda, "ADDA.l (d16, A1), A5", 4},
	{cpu_adda, "ADDA.l (d16, A2), A5", 4},
	{cpu_adda, "ADDA.l (d16, A3), A5", 4},
	{cpu_adda, "ADDA.l (d16, A4), A5", 4},
	{cpu_adda, "ADDA.l (d16, A5), A5", 4},
	{cpu_adda, "ADDA.l (d16, A6), A5", 4},
	{cpu_adda, "ADDA.l (d16, A7), A5", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A5", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A5", 4},
	{cpu_adda, "ADDA.l (xxx).W, A5", 4},
	{cpu_adda, "ADDA.l (xxx).L, A5", 6},
	{cpu_adda, "ADDA.l (d16, PC), A5", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A5", 4},
	{cpu_adda, "ADDA.l #, A5", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D6, D0", 2},
	{cpu_add, "ADD.b D6, D1", 2},
	{cpu_add, "ADD.b D6, D2", 2},
	{cpu_add, "ADD.b D6, D3", 2},
	{cpu_add, "ADD.b D6, D4", 2},
	{cpu_add, "ADD.b D6, D5", 2},
	{cpu_add, "ADD.b D6, D6", 2},
	{cpu_add, "ADD.b D6, D7", 2},
	{cpu_add, "ADD.b D6, A0", 2},
	{cpu_add, "ADD.b D6, A1", 2},
	{cpu_add, "ADD.b D6, A2", 2},
	{cpu_add, "ADD.b D6, A3", 2},
	{cpu_add, "ADD.b D6, A4", 2},
	{cpu_add, "ADD.b D6, A5", 2},
	{cpu_add, "ADD.b D6, A6", 2},
	{cpu_add, "ADD.b D6, A7", 2},
	{cpu_add, "ADD.b D6, (A0)", 2},
	{cpu_add, "ADD.b D6, (A1)", 2},
	{cpu_add, "ADD.b D6, (A2)", 2},
	{cpu_add, "ADD.b D6, (A3)", 2},
	{cpu_add, "ADD.b D6, (A4)", 2},
	{cpu_add, "ADD.b D6, (A5)", 2},
	{cpu_add, "ADD.b D6, (A6)", 2},
	{cpu_add, "ADD.b D6, (A7)", 2},
	{cpu_add, "ADD.b D6, (A0)+", 2},
	{cpu_add, "ADD.b D6, (A1)+", 2},
	{cpu_add, "ADD.b D6, (A2)+", 2},
	{cpu_add, "ADD.b D6, (A3)+", 2},
	{cpu_add, "ADD.b D6, (A4)+", 2},
	{cpu_add, "ADD.b D6, (A5)+", 2},
	{cpu_add, "ADD.b D6, (A6)+", 2},
	{cpu_add, "ADD.b D6, (A7)+", 2},
	{cpu_add, "ADD.b D6, -(A0)", 2},
	{cpu_add, "ADD.b D6, -(A1)", 2},
	{cpu_add, "ADD.b D6, -(A2)", 2},
	{cpu_add, "ADD.b D6, -(A3)", 2},
	{cpu_add, "ADD.b D6, -(A4)", 2},
	{cpu_add, "ADD.b D6, -(A5)", 2},
	{cpu_add, "ADD.b D6, -(A6)", 2},
	{cpu_add, "ADD.b D6, -(A7)", 2},
	{cpu_add, "ADD.b D6, (d16, A0)", 4},
	{cpu_add, "ADD.b D6, (d16, A1)", 4},
	{cpu_add, "ADD.b D6, (d16, A2)", 4},
	{cpu_add, "ADD.b D6, (d16, A3)", 4},
	{cpu_add, "ADD.b D6, (d16, A4)", 4},
	{cpu_add, "ADD.b D6, (d16, A5)", 4},
	{cpu_add, "ADD.b D6, (d16, A6)", 4},
	{cpu_add, "ADD.b D6, (d16, A7)", 4},
	{cpu_add, "ADD.b D6, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D6, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D6, (xxx).W", 4},
	{cpu_add, "ADD.b D6, (xxx).L", 6},
	{cpu_add, "ADD.b D6, (d16, PC)", 4},
	{cpu_add, "ADD.b D6, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D6, D0", 2},
	{cpu_add, "ADD.w D6, D1", 2},
	{cpu_add, "ADD.w D6, D2", 2},
	{cpu_add, "ADD.w D6, D3", 2},
	{cpu_add, "ADD.w D6, D4", 2},
	{cpu_add, "ADD.w D6, D5", 2},
	{cpu_add, "ADD.w D6, D6", 2},
	{cpu_add, "ADD.w D6, D7", 2},
	{cpu_add, "ADD.w D6, A0", 2},
	{cpu_add, "ADD.w D6, A1", 2},
	{cpu_add, "ADD.w D6, A2", 2},
	{cpu_add, "ADD.w D6, A3", 2},
	{cpu_add, "ADD.w D6, A4", 2},
	{cpu_add, "ADD.w D6, A5", 2},
	{cpu_add, "ADD.w D6, A6", 2},
	{cpu_add, "ADD.w D6, A7", 2},
	{cpu_add, "ADD.w D6, (A0)", 2},
	{cpu_add, "ADD.w D6, (A1)", 2},
	{cpu_add, "ADD.w D6, (A2)", 2},
	{cpu_add, "ADD.w D6, (A3)", 2},
	{cpu_add, "ADD.w D6, (A4)", 2},
	{cpu_add, "ADD.w D6, (A5)", 2},
	{cpu_add, "ADD.w D6, (A6)", 2},
	{cpu_add, "ADD.w D6, (A7)", 2},
	{cpu_add, "ADD.w D6, (A0)+", 2},
	{cpu_add, "ADD.w D6, (A1)+", 2},
	{cpu_add, "ADD.w D6, (A2)+", 2},
	{cpu_add, "ADD.w D6, (A3)+", 2},
	{cpu_add, "ADD.w D6, (A4)+", 2},
	{cpu_add, "ADD.w D6, (A5)+", 2},
	{cpu_add, "ADD.w D6, (A6)+", 2},
	{cpu_add, "ADD.w D6, (A7)+", 2},
	{cpu_add, "ADD.w D6, -(A0)", 2},
	{cpu_add, "ADD.w D6, -(A1)", 2},
	{cpu_add, "ADD.w D6, -(A2)", 2},
	{cpu_add, "ADD.w D6, -(A3)", 2},
	{cpu_add, "ADD.w D6, -(A4)", 2},
	{cpu_add, "ADD.w D6, -(A5)", 2},
	{cpu_add, "ADD.w D6, -(A6)", 2},
	{cpu_add, "ADD.w D6, -(A7)", 2},
	{cpu_add, "ADD.w D6, (d16, A0)", 4},
	{cpu_add, "ADD.w D6, (d16, A1)", 4},
	{cpu_add, "ADD.w D6, (d16, A2)", 4},
	{cpu_add, "ADD.w D6, (d16, A3)", 4},
	{cpu_add, "ADD.w D6, (d16, A4)", 4},
	{cpu_add, "ADD.w D6, (d16, A5)", 4},
	{cpu_add, "ADD.w D6, (d16, A6)", 4},
	{cpu_add, "ADD.w D6, (d16, A7)", 4},
	{cpu_add, "ADD.w D6, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D6, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D6, (xxx).W", 4},
	{cpu_add, "ADD.w D6, (xxx).L", 6},
	{cpu_add, "ADD.w D6, (d16, PC)", 4},
	{cpu_add, "ADD.w D6, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D6, D0", 2},
	{cpu_add, "ADD.l D6, D1", 2},
	{cpu_add, "ADD.l D6, D2", 2},
	{cpu_add, "ADD.l D6, D3", 2},
	{cpu_add, "ADD.l D6, D4", 2},
	{cpu_add, "ADD.l D6, D5", 2},
	{cpu_add, "ADD.l D6, D6", 2},
	{cpu_add, "ADD.l D6, D7", 2},
	{cpu_add, "ADD.l D6, A0", 2},
	{cpu_add, "ADD.l D6, A1", 2},
	{cpu_add, "ADD.l D6, A2", 2},
	{cpu_add, "ADD.l D6, A3", 2},
	{cpu_add, "ADD.l D6, A4", 2},
	{cpu_add, "ADD.l D6, A5", 2},
	{cpu_add, "ADD.l D6, A6", 2},
	{cpu_add, "ADD.l D6, A7", 2},
	{cpu_add, "ADD.l D6, (A0)", 2},
	{cpu_add, "ADD.l D6, (A1)", 2},
	{cpu_add, "ADD.l D6, (A2)", 2},
	{cpu_add, "ADD.l D6, (A3)", 2},
	{cpu_add, "ADD.l D6, (A4)", 2},
	{cpu_add, "ADD.l D6, (A5)", 2},
	{cpu_add, "ADD.l D6, (A6)", 2},
	{cpu_add, "ADD.l D6, (A7)", 2},
	{cpu_add, "ADD.l D6, (A0)+", 2},
	{cpu_add, "ADD.l D6, (A1)+", 2},
	{cpu_add, "ADD.l D6, (A2)+", 2},
	{cpu_add, "ADD.l D6, (A3)+", 2},
	{cpu_add, "ADD.l D6, (A4)+", 2},
	{cpu_add, "ADD.l D6, (A5)+", 2},
	{cpu_add, "ADD.l D6, (A6)+", 2},
	{cpu_add, "ADD.l D6, (A7)+", 2},
	{cpu_add, "ADD.l D6, -(A0)", 2},
	{cpu_add, "ADD.l D6, -(A1)", 2},
	{cpu_add, "ADD.l D6, -(A2)", 2},
	{cpu_add, "ADD.l D6, -(A3)", 2},
	{cpu_add, "ADD.l D6, -(A4)", 2},
	{cpu_add, "ADD.l D6, -(A5)", 2},
	{cpu_add, "ADD.l D6, -(A6)", 2},
	{cpu_add, "ADD.l D6, -(A7)", 2},
	{cpu_add, "ADD.l D6, (d16, A0)", 4},
	{cpu_add, "ADD.l D6, (d16, A1)", 4},
	{cpu_add, "ADD.l D6, (d16, A2)", 4},
	{cpu_add, "ADD.l D6, (d16, A3)", 4},
	{cpu_add, "ADD.l D6, (d16, A4)", 4},
	{cpu_add, "ADD.l D6, (d16, A5)", 4},
	{cpu_add, "ADD.l D6, (d16, A6)", 4},
	{cpu_add, "ADD.l D6, (d16, A7)", 4},
	{cpu_add, "ADD.l D6, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D6, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D6, (xxx).W", 4},
	{cpu_add, "ADD.l D6, (xxx).L", 6},
	{cpu_add, "ADD.l D6, (d16, PC)", 4},
	{cpu_add, "ADD.l D6, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D6, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A6", 2},
	{cpu_adda, "ADDA.w D1, A6", 2},
	{cpu_adda, "ADDA.w D2, A6", 2},
	{cpu_adda, "ADDA.w D3, A6", 2},
	{cpu_adda, "ADDA.w D4, A6", 2},
	{cpu_adda, "ADDA.w D5, A6", 2},
	{cpu_adda, "ADDA.w D6, A6", 2},
	{cpu_adda, "ADDA.w D7, A6", 2},
	{cpu_adda, "ADDA.w A0, A6", 2},
	{cpu_adda, "ADDA.w A1, A6", 2},
	{cpu_adda, "ADDA.w A2, A6", 2},
	{cpu_adda, "ADDA.w A3, A6", 2},
	{cpu_adda, "ADDA.w A4, A6", 2},
	{cpu_adda, "ADDA.w A5, A6", 2},
	{cpu_adda, "ADDA.w A6, A6", 2},
	{cpu_adda, "ADDA.w A7, A6", 2},
	{cpu_adda, "ADDA.w (A0), A6", 2},
	{cpu_adda, "ADDA.w (A1), A6", 2},
	{cpu_adda, "ADDA.w (A2), A6", 2},
	{cpu_adda, "ADDA.w (A3), A6", 2},
	{cpu_adda, "ADDA.w (A4), A6", 2},
	{cpu_adda, "ADDA.w (A5), A6", 2},
	{cpu_adda, "ADDA.w (A6), A6", 2},
	{cpu_adda, "ADDA.w (A7), A6", 2},
	{cpu_adda, "ADDA.w (A0)+, A6", 2},
	{cpu_adda, "ADDA.w (A1)+, A6", 2},
	{cpu_adda, "ADDA.w (A2)+, A6", 2},
	{cpu_adda, "ADDA.w (A3)+, A6", 2},
	{cpu_adda, "ADDA.w (A4)+, A6", 2},
	{cpu_adda, "ADDA.w (A5)+, A6", 2},
	{cpu_adda, "ADDA.w (A6)+, A6", 2},
	{cpu_adda, "ADDA.w (A7)+, A6", 2},
	{cpu_adda, "ADDA.w -(A0), A6", 2},
	{cpu_adda, "ADDA.w -(A1), A6", 2},
	{cpu_adda, "ADDA.w -(A2), A6", 2},
	{cpu_adda, "ADDA.w -(A3), A6", 2},
	{cpu_adda, "ADDA.w -(A4), A6", 2},
	{cpu_adda, "ADDA.w -(A5), A6", 2},
	{cpu_adda, "ADDA.w -(A6), A6", 2},
	{cpu_adda, "ADDA.w -(A7), A6", 2},
	{cpu_adda, "ADDA.w (d16, A0), A6", 4},
	{cpu_adda, "ADDA.w (d16, A1), A6", 4},
	{cpu_adda, "ADDA.w (d16, A2), A6", 4},
	{cpu_adda, "ADDA.w (d16, A3), A6", 4},
	{cpu_adda, "ADDA.w (d16, A4), A6", 4},
	{cpu_adda, "ADDA.w (d16, A5), A6", 4},
	{cpu_adda, "ADDA.w (d16, A6), A6", 4},
	{cpu_adda, "ADDA.w (d16, A7), A6", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A6", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A6", 4},
	{cpu_adda, "ADDA.w (xxx).W, A6", 4},
	{cpu_adda, "ADDA.w (xxx).L, A6", 6},
	{cpu_adda, "ADDA.w (d16, PC), A6", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A6", 4},
	{cpu_adda, "ADDA.w #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.b D0, D6", 1},
	{cpu_addx, "ADDX.b D1, D6", 1},
	{cpu_addx, "ADDX.b D2, D6", 1},
	{cpu_addx, "ADDX.b D3, D6", 1},
	{cpu_addx, "ADDX.b D0, D6", 1},
	{cpu_addx, "ADDX.b D1, D6", 1},
	{cpu_addx, "ADDX.b D2, D6", 1},
	{cpu_addx, "ADDX.b D3, D6", 1},
	{cpu_add, "ADD.b (A0), D6", 2},
	{cpu_add, "ADD.b (A1), D6", 2},
	{cpu_add, "ADD.b (A2), D6", 2},
	{cpu_add, "ADD.b (A3), D6", 2},
	{cpu_add, "ADD.b (A4), D6", 2},
	{cpu_add, "ADD.b (A5), D6", 2},
	{cpu_add, "ADD.b (A6), D6", 2},
	{cpu_add, "ADD.b (A7), D6", 2},
	{cpu_add, "ADD.b (A0)+, D6", 2},
	{cpu_add, "ADD.b (A1)+, D6", 2},
	{cpu_add, "ADD.b (A2)+, D6", 2},
	{cpu_add, "ADD.b (A3)+, D6", 2},
	{cpu_add, "ADD.b (A4)+, D6", 2},
	{cpu_add, "ADD.b (A5)+, D6", 2},
	{cpu_add, "ADD.b (A6)+, D6", 2},
	{cpu_add, "ADD.b (A7)+, D6", 2},
	{cpu_add, "ADD.b -(A0), D6", 2},
	{cpu_add, "ADD.b -(A1), D6", 2},
	{cpu_add, "ADD.b -(A2), D6", 2},
	{cpu_add, "ADD.b -(A3), D6", 2},
	{cpu_add, "ADD.b -(A4), D6", 2},
	{cpu_add, "ADD.b -(A5), D6", 2},
	{cpu_add, "ADD.b -(A6), D6", 2},
	{cpu_add, "ADD.b -(A7), D6", 2},
	{cpu_add, "ADD.b (d16, A0), D6", 4},
	{cpu_add, "ADD.b (d16, A1), D6", 4},
	{cpu_add, "ADD.b (d16, A2), D6", 4},
	{cpu_add, "ADD.b (d16, A3), D6", 4},
	{cpu_add, "ADD.b (d16, A4), D6", 4},
	{cpu_add, "ADD.b (d16, A5), D6", 4},
	{cpu_add, "ADD.b (d16, A6), D6", 4},
	{cpu_add, "ADD.b (d16, A7), D6", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D6", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D6", 4},
	{cpu_add, "ADD.b (xxx).W, D6", 4},
	{cpu_add, "ADD.b (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.w D0, D6", 1},
	{cpu_addx, "ADDX.w D1, D6", 1},
	{cpu_addx, "ADDX.w D2, D6", 1},
	{cpu_addx, "ADDX.w D3, D6", 1},
	{cpu_addx, "ADDX.w D0, D6", 1},
	{cpu_addx, "ADDX.w D1, D6", 1},
	{cpu_addx, "ADDX.w D2, D6", 1},
	{cpu_addx, "ADDX.w D3, D6", 1},
	{cpu_add, "ADD.w (A0), D6", 2},
	{cpu_add, "ADD.w (A1), D6", 2},
	{cpu_add, "ADD.w (A2), D6", 2},
	{cpu_add, "ADD.w (A3), D6", 2},
	{cpu_add, "ADD.w (A4), D6", 2},
	{cpu_add, "ADD.w (A5), D6", 2},
	{cpu_add, "ADD.w (A6), D6", 2},
	{cpu_add, "ADD.w (A7), D6", 2},
	{cpu_add, "ADD.w (A0)+, D6", 2},
	{cpu_add, "ADD.w (A1)+, D6", 2},
	{cpu_add, "ADD.w (A2)+, D6", 2},
	{cpu_add, "ADD.w (A3)+, D6", 2},
	{cpu_add, "ADD.w (A4)+, D6", 2},
	{cpu_add, "ADD.w (A5)+, D6", 2},
	{cpu_add, "ADD.w (A6)+, D6", 2},
	{cpu_add, "ADD.w (A7)+, D6", 2},
	{cpu_add, "ADD.w -(A0), D6", 2},
	{cpu_add, "ADD.w -(A1), D6", 2},
	{cpu_add, "ADD.w -(A2), D6", 2},
	{cpu_add, "ADD.w -(A3), D6", 2},
	{cpu_add, "ADD.w -(A4), D6", 2},
	{cpu_add, "ADD.w -(A5), D6", 2},
	{cpu_add, "ADD.w -(A6), D6", 2},
	{cpu_add, "ADD.w -(A7), D6", 2},
	{cpu_add, "ADD.w (d16, A0), D6", 4},
	{cpu_add, "ADD.w (d16, A1), D6", 4},
	{cpu_add, "ADD.w (d16, A2), D6", 4},
	{cpu_add, "ADD.w (d16, A3), D6", 4},
	{cpu_add, "ADD.w (d16, A4), D6", 4},
	{cpu_add, "ADD.w (d16, A5), D6", 4},
	{cpu_add, "ADD.w (d16, A6), D6", 4},
	{cpu_add, "ADD.w (d16, A7), D6", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D6", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D6", 4},
	{cpu_add, "ADD.w (xxx).W, D6", 4},
	{cpu_add, "ADD.w (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A6)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A6)", 1},
	{cpu_addx, "ADDX.l D0, D6", 1},
	{cpu_addx, "ADDX.l D1, D6", 1},
	{cpu_addx, "ADDX.l D2, D6", 1},
	{cpu_addx, "ADDX.l D3, D6", 1},
	{cpu_addx, "ADDX.l D0, D6", 1},
	{cpu_addx, "ADDX.l D1, D6", 1},
	{cpu_addx, "ADDX.l D2, D6", 1},
	{cpu_addx, "ADDX.l D3, D6", 1},
	{cpu_add, "ADD.l (A0), D6", 2},
	{cpu_add, "ADD.l (A1), D6", 2},
	{cpu_add, "ADD.l (A2), D6", 2},
	{cpu_add, "ADD.l (A3), D6", 2},
	{cpu_add, "ADD.l (A4), D6", 2},
	{cpu_add, "ADD.l (A5), D6", 2},
	{cpu_add, "ADD.l (A6), D6", 2},
	{cpu_add, "ADD.l (A7), D6", 2},
	{cpu_add, "ADD.l (A0)+, D6", 2},
	{cpu_add, "ADD.l (A1)+, D6", 2},
	{cpu_add, "ADD.l (A2)+, D6", 2},
	{cpu_add, "ADD.l (A3)+, D6", 2},
	{cpu_add, "ADD.l (A4)+, D6", 2},
	{cpu_add, "ADD.l (A5)+, D6", 2},
	{cpu_add, "ADD.l (A6)+, D6", 2},
	{cpu_add, "ADD.l (A7)+, D6", 2},
	{cpu_add, "ADD.l -(A0), D6", 2},
	{cpu_add, "ADD.l -(A1), D6", 2},
	{cpu_add, "ADD.l -(A2), D6", 2},
	{cpu_add, "ADD.l -(A3), D6", 2},
	{cpu_add, "ADD.l -(A4), D6", 2},
	{cpu_add, "ADD.l -(A5), D6", 2},
	{cpu_add, "ADD.l -(A6), D6", 2},
	{cpu_add, "ADD.l -(A7), D6", 2},
	{cpu_add, "ADD.l (d16, A0), D6", 4},
	{cpu_add, "ADD.l (d16, A1), D6", 4},
	{cpu_add, "ADD.l (d16, A2), D6", 4},
	{cpu_add, "ADD.l (d16, A3), D6", 4},
	{cpu_add, "ADD.l (d16, A4), D6", 4},
	{cpu_add, "ADD.l (d16, A5), D6", 4},
	{cpu_add, "ADD.l (d16, A6), D6", 4},
	{cpu_add, "ADD.l (d16, A7), D6", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D6", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D6", 4},
	{cpu_add, "ADD.l (xxx).W, D6", 4},
	{cpu_add, "ADD.l (xxx).L, D6", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A6", 2},
	{cpu_adda, "ADDA.l D1, A6", 2},
	{cpu_adda, "ADDA.l D2, A6", 2},
	{cpu_adda, "ADDA.l D3, A6", 2},
	{cpu_adda, "ADDA.l D4, A6", 2},
	{cpu_adda, "ADDA.l D5, A6", 2},
	{cpu_adda, "ADDA.l D6, A6", 2},
	{cpu_adda, "ADDA.l D7, A6", 2},
	{cpu_adda, "ADDA.l A0, A6", 2},
	{cpu_adda, "ADDA.l A1, A6", 2},
	{cpu_adda, "ADDA.l A2, A6", 2},
	{cpu_adda, "ADDA.l A3, A6", 2},
	{cpu_adda, "ADDA.l A4, A6", 2},
	{cpu_adda, "ADDA.l A5, A6", 2},
	{cpu_adda, "ADDA.l A6, A6", 2},
	{cpu_adda, "ADDA.l A7, A6", 2},
	{cpu_adda, "ADDA.l (A0), A6", 2},
	{cpu_adda, "ADDA.l (A1), A6", 2},
	{cpu_adda, "ADDA.l (A2), A6", 2},
	{cpu_adda, "ADDA.l (A3), A6", 2},
	{cpu_adda, "ADDA.l (A4), A6", 2},
	{cpu_adda, "ADDA.l (A5), A6", 2},
	{cpu_adda, "ADDA.l (A6), A6", 2},
	{cpu_adda, "ADDA.l (A7), A6", 2},
	{cpu_adda, "ADDA.l (A0)+, A6", 2},
	{cpu_adda, "ADDA.l (A1)+, A6", 2},
	{cpu_adda, "ADDA.l (A2)+, A6", 2},
	{cpu_adda, "ADDA.l (A3)+, A6", 2},
	{cpu_adda, "ADDA.l (A4)+, A6", 2},
	{cpu_adda, "ADDA.l (A5)+, A6", 2},
	{cpu_adda, "ADDA.l (A6)+, A6", 2},
	{cpu_adda, "ADDA.l (A7)+, A6", 2},
	{cpu_adda, "ADDA.l -(A0), A6", 2},
	{cpu_adda, "ADDA.l -(A1), A6", 2},
	{cpu_adda, "ADDA.l -(A2), A6", 2},
	{cpu_adda, "ADDA.l -(A3), A6", 2},
	{cpu_adda, "ADDA.l -(A4), A6", 2},
	{cpu_adda, "ADDA.l -(A5), A6", 2},
	{cpu_adda, "ADDA.l -(A6), A6", 2},
	{cpu_adda, "ADDA.l -(A7), A6", 2},
	{cpu_adda, "ADDA.l (d16, A0), A6", 4},
	{cpu_adda, "ADDA.l (d16, A1), A6", 4},
	{cpu_adda, "ADDA.l (d16, A2), A6", 4},
	{cpu_adda, "ADDA.l (d16, A3), A6", 4},
	{cpu_adda, "ADDA.l (d16, A4), A6", 4},
	{cpu_adda, "ADDA.l (d16, A5), A6", 4},
	{cpu_adda, "ADDA.l (d16, A6), A6", 4},
	{cpu_adda, "ADDA.l (d16, A7), A6", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A6", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A6", 4},
	{cpu_adda, "ADDA.l (xxx).W, A6", 4},
	{cpu_adda, "ADDA.l (xxx).L, A6", 6},
	{cpu_adda, "ADDA.l (d16, PC), A6", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A6", 4},
	{cpu_adda, "ADDA.l #, A6", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.b D7, D0", 2},
	{cpu_add, "ADD.b D7, D1", 2},
	{cpu_add, "ADD.b D7, D2", 2},
	{cpu_add, "ADD.b D7, D3", 2},
	{cpu_add, "ADD.b D7, D4", 2},
	{cpu_add, "ADD.b D7, D5", 2},
	{cpu_add, "ADD.b D7, D6", 2},
	{cpu_add, "ADD.b D7, D7", 2},
	{cpu_add, "ADD.b D7, A0", 2},
	{cpu_add, "ADD.b D7, A1", 2},
	{cpu_add, "ADD.b D7, A2", 2},
	{cpu_add, "ADD.b D7, A3", 2},
	{cpu_add, "ADD.b D7, A4", 2},
	{cpu_add, "ADD.b D7, A5", 2},
	{cpu_add, "ADD.b D7, A6", 2},
	{cpu_add, "ADD.b D7, A7", 2},
	{cpu_add, "ADD.b D7, (A0)", 2},
	{cpu_add, "ADD.b D7, (A1)", 2},
	{cpu_add, "ADD.b D7, (A2)", 2},
	{cpu_add, "ADD.b D7, (A3)", 2},
	{cpu_add, "ADD.b D7, (A4)", 2},
	{cpu_add, "ADD.b D7, (A5)", 2},
	{cpu_add, "ADD.b D7, (A6)", 2},
	{cpu_add, "ADD.b D7, (A7)", 2},
	{cpu_add, "ADD.b D7, (A0)+", 2},
	{cpu_add, "ADD.b D7, (A1)+", 2},
	{cpu_add, "ADD.b D7, (A2)+", 2},
	{cpu_add, "ADD.b D7, (A3)+", 2},
	{cpu_add, "ADD.b D7, (A4)+", 2},
	{cpu_add, "ADD.b D7, (A5)+", 2},
	{cpu_add, "ADD.b D7, (A6)+", 2},
	{cpu_add, "ADD.b D7, (A7)+", 2},
	{cpu_add, "ADD.b D7, -(A0)", 2},
	{cpu_add, "ADD.b D7, -(A1)", 2},
	{cpu_add, "ADD.b D7, -(A2)", 2},
	{cpu_add, "ADD.b D7, -(A3)", 2},
	{cpu_add, "ADD.b D7, -(A4)", 2},
	{cpu_add, "ADD.b D7, -(A5)", 2},
	{cpu_add, "ADD.b D7, -(A6)", 2},
	{cpu_add, "ADD.b D7, -(A7)", 2},
	{cpu_add, "ADD.b D7, (d16, A0)", 4},
	{cpu_add, "ADD.b D7, (d16, A1)", 4},
	{cpu_add, "ADD.b D7, (d16, A2)", 4},
	{cpu_add, "ADD.b D7, (d16, A3)", 4},
	{cpu_add, "ADD.b D7, (d16, A4)", 4},
	{cpu_add, "ADD.b D7, (d16, A5)", 4},
	{cpu_add, "ADD.b D7, (d16, A6)", 4},
	{cpu_add, "ADD.b D7, (d16, A7)", 4},
	{cpu_add, "ADD.b D7, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.b D7, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.b D7, (xxx).W", 4},
	{cpu_add, "ADD.b D7, (xxx).L", 6},
	{cpu_add, "ADD.b D7, (d16, PC)", 4},
	{cpu_add, "ADD.b D7, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.b D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.w D7, D0", 2},
	{cpu_add, "ADD.w D7, D1", 2},
	{cpu_add, "ADD.w D7, D2", 2},
	{cpu_add, "ADD.w D7, D3", 2},
	{cpu_add, "ADD.w D7, D4", 2},
	{cpu_add, "ADD.w D7, D5", 2},
	{cpu_add, "ADD.w D7, D6", 2},
	{cpu_add, "ADD.w D7, D7", 2},
	{cpu_add, "ADD.w D7, A0", 2},
	{cpu_add, "ADD.w D7, A1", 2},
	{cpu_add, "ADD.w D7, A2", 2},
	{cpu_add, "ADD.w D7, A3", 2},
	{cpu_add, "ADD.w D7, A4", 2},
	{cpu_add, "ADD.w D7, A5", 2},
	{cpu_add, "ADD.w D7, A6", 2},
	{cpu_add, "ADD.w D7, A7", 2},
	{cpu_add, "ADD.w D7, (A0)", 2},
	{cpu_add, "ADD.w D7, (A1)", 2},
	{cpu_add, "ADD.w D7, (A2)", 2},
	{cpu_add, "ADD.w D7, (A3)", 2},
	{cpu_add, "ADD.w D7, (A4)", 2},
	{cpu_add, "ADD.w D7, (A5)", 2},
	{cpu_add, "ADD.w D7, (A6)", 2},
	{cpu_add, "ADD.w D7, (A7)", 2},
	{cpu_add, "ADD.w D7, (A0)+", 2},
	{cpu_add, "ADD.w D7, (A1)+", 2},
	{cpu_add, "ADD.w D7, (A2)+", 2},
	{cpu_add, "ADD.w D7, (A3)+", 2},
	{cpu_add, "ADD.w D7, (A4)+", 2},
	{cpu_add, "ADD.w D7, (A5)+", 2},
	{cpu_add, "ADD.w D7, (A6)+", 2},
	{cpu_add, "ADD.w D7, (A7)+", 2},
	{cpu_add, "ADD.w D7, -(A0)", 2},
	{cpu_add, "ADD.w D7, -(A1)", 2},
	{cpu_add, "ADD.w D7, -(A2)", 2},
	{cpu_add, "ADD.w D7, -(A3)", 2},
	{cpu_add, "ADD.w D7, -(A4)", 2},
	{cpu_add, "ADD.w D7, -(A5)", 2},
	{cpu_add, "ADD.w D7, -(A6)", 2},
	{cpu_add, "ADD.w D7, -(A7)", 2},
	{cpu_add, "ADD.w D7, (d16, A0)", 4},
	{cpu_add, "ADD.w D7, (d16, A1)", 4},
	{cpu_add, "ADD.w D7, (d16, A2)", 4},
	{cpu_add, "ADD.w D7, (d16, A3)", 4},
	{cpu_add, "ADD.w D7, (d16, A4)", 4},
	{cpu_add, "ADD.w D7, (d16, A5)", 4},
	{cpu_add, "ADD.w D7, (d16, A6)", 4},
	{cpu_add, "ADD.w D7, (d16, A7)", 4},
	{cpu_add, "ADD.w D7, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.w D7, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.w D7, (xxx).W", 4},
	{cpu_add, "ADD.w D7, (xxx).L", 6},
	{cpu_add, "ADD.w D7, (d16, PC)", 4},
	{cpu_add, "ADD.w D7, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.w D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_add, "ADD.l D7, D0", 2},
	{cpu_add, "ADD.l D7, D1", 2},
	{cpu_add, "ADD.l D7, D2", 2},
	{cpu_add, "ADD.l D7, D3", 2},
	{cpu_add, "ADD.l D7, D4", 2},
	{cpu_add, "ADD.l D7, D5", 2},
	{cpu_add, "ADD.l D7, D6", 2},
	{cpu_add, "ADD.l D7, D7", 2},
	{cpu_add, "ADD.l D7, A0", 2},
	{cpu_add, "ADD.l D7, A1", 2},
	{cpu_add, "ADD.l D7, A2", 2},
	{cpu_add, "ADD.l D7, A3", 2},
	{cpu_add, "ADD.l D7, A4", 2},
	{cpu_add, "ADD.l D7, A5", 2},
	{cpu_add, "ADD.l D7, A6", 2},
	{cpu_add, "ADD.l D7, A7", 2},
	{cpu_add, "ADD.l D7, (A0)", 2},
	{cpu_add, "ADD.l D7, (A1)", 2},
	{cpu_add, "ADD.l D7, (A2)", 2},
	{cpu_add, "ADD.l D7, (A3)", 2},
	{cpu_add, "ADD.l D7, (A4)", 2},
	{cpu_add, "ADD.l D7, (A5)", 2},
	{cpu_add, "ADD.l D7, (A6)", 2},
	{cpu_add, "ADD.l D7, (A7)", 2},
	{cpu_add, "ADD.l D7, (A0)+", 2},
	{cpu_add, "ADD.l D7, (A1)+", 2},
	{cpu_add, "ADD.l D7, (A2)+", 2},
	{cpu_add, "ADD.l D7, (A3)+", 2},
	{cpu_add, "ADD.l D7, (A4)+", 2},
	{cpu_add, "ADD.l D7, (A5)+", 2},
	{cpu_add, "ADD.l D7, (A6)+", 2},
	{cpu_add, "ADD.l D7, (A7)+", 2},
	{cpu_add, "ADD.l D7, -(A0)", 2},
	{cpu_add, "ADD.l D7, -(A1)", 2},
	{cpu_add, "ADD.l D7, -(A2)", 2},
	{cpu_add, "ADD.l D7, -(A3)", 2},
	{cpu_add, "ADD.l D7, -(A4)", 2},
	{cpu_add, "ADD.l D7, -(A5)", 2},
	{cpu_add, "ADD.l D7, -(A6)", 2},
	{cpu_add, "ADD.l D7, -(A7)", 2},
	{cpu_add, "ADD.l D7, (d16, A0)", 4},
	{cpu_add, "ADD.l D7, (d16, A1)", 4},
	{cpu_add, "ADD.l D7, (d16, A2)", 4},
	{cpu_add, "ADD.l D7, (d16, A3)", 4},
	{cpu_add, "ADD.l D7, (d16, A4)", 4},
	{cpu_add, "ADD.l D7, (d16, A5)", 4},
	{cpu_add, "ADD.l D7, (d16, A6)", 4},
	{cpu_add, "ADD.l D7, (d16, A7)", 4},
	{cpu_add, "ADD.l D7, (d8, A0, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A1, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A2, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A3, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A4, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A5, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A6, Xn)", 4},
	{cpu_add, "ADD.l D7, (d8, A7, Xn)", 4},
	{cpu_add, "ADD.l D7, (xxx).W", 4},
	{cpu_add, "ADD.l D7, (xxx).L", 6},
	{cpu_add, "ADD.l D7, (d16, PC)", 4},
	{cpu_add, "ADD.l D7, (d16, PC, Xn)", 4},
	{cpu_add, "ADD.l D7, #", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.w D0, A7", 2},
	{cpu_adda, "ADDA.w D1, A7", 2},
	{cpu_adda, "ADDA.w D2, A7", 2},
	{cpu_adda, "ADDA.w D3, A7", 2},
	{cpu_adda, "ADDA.w D4, A7", 2},
	{cpu_adda, "ADDA.w D5, A7", 2},
	{cpu_adda, "ADDA.w D6, A7", 2},
	{cpu_adda, "ADDA.w D7, A7", 2},
	{cpu_adda, "ADDA.w A0, A7", 2},
	{cpu_adda, "ADDA.w A1, A7", 2},
	{cpu_adda, "ADDA.w A2, A7", 2},
	{cpu_adda, "ADDA.w A3, A7", 2},
	{cpu_adda, "ADDA.w A4, A7", 2},
	{cpu_adda, "ADDA.w A5, A7", 2},
	{cpu_adda, "ADDA.w A6, A7", 2},
	{cpu_adda, "ADDA.w A7, A7", 2},
	{cpu_adda, "ADDA.w (A0), A7", 2},
	{cpu_adda, "ADDA.w (A1), A7", 2},
	{cpu_adda, "ADDA.w (A2), A7", 2},
	{cpu_adda, "ADDA.w (A3), A7", 2},
	{cpu_adda, "ADDA.w (A4), A7", 2},
	{cpu_adda, "ADDA.w (A5), A7", 2},
	{cpu_adda, "ADDA.w (A6), A7", 2},
	{cpu_adda, "ADDA.w (A7), A7", 2},
	{cpu_adda, "ADDA.w (A0)+, A7", 2},
	{cpu_adda, "ADDA.w (A1)+, A7", 2},
	{cpu_adda, "ADDA.w (A2)+, A7", 2},
	{cpu_adda, "ADDA.w (A3)+, A7", 2},
	{cpu_adda, "ADDA.w (A4)+, A7", 2},
	{cpu_adda, "ADDA.w (A5)+, A7", 2},
	{cpu_adda, "ADDA.w (A6)+, A7", 2},
	{cpu_adda, "ADDA.w (A7)+, A7", 2},
	{cpu_adda, "ADDA.w -(A0), A7", 2},
	{cpu_adda, "ADDA.w -(A1), A7", 2},
	{cpu_adda, "ADDA.w -(A2), A7", 2},
	{cpu_adda, "ADDA.w -(A3), A7", 2},
	{cpu_adda, "ADDA.w -(A4), A7", 2},
	{cpu_adda, "ADDA.w -(A5), A7", 2},
	{cpu_adda, "ADDA.w -(A6), A7", 2},
	{cpu_adda, "ADDA.w -(A7), A7", 2},
	{cpu_adda, "ADDA.w (d16, A0), A7", 4},
	{cpu_adda, "ADDA.w (d16, A1), A7", 4},
	{cpu_adda, "ADDA.w (d16, A2), A7", 4},
	{cpu_adda, "ADDA.w (d16, A3), A7", 4},
	{cpu_adda, "ADDA.w (d16, A4), A7", 4},
	{cpu_adda, "ADDA.w (d16, A5), A7", 4},
	{cpu_adda, "ADDA.w (d16, A6), A7", 4},
	{cpu_adda, "ADDA.w (d16, A7), A7", 4},
	{cpu_adda, "ADDA.w (d8, A0, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A1, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A2, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A3, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A4, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A5, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A6, Xn), A7", 4},
	{cpu_adda, "ADDA.w (d8, A7, Xn), A7", 4},
	{cpu_adda, "ADDA.w (xxx).W, A7", 4},
	{cpu_adda, "ADDA.w (xxx).L, A7", 6},
	{cpu_adda, "ADDA.w (d16, PC), A7", 4},
	{cpu_adda, "ADDA.w (d16, PC, Xn), A7", 4},
	{cpu_adda, "ADDA.w #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.b -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.b -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.b D0, D7", 1},
	{cpu_addx, "ADDX.b D1, D7", 1},
	{cpu_addx, "ADDX.b D2, D7", 1},
	{cpu_addx, "ADDX.b D3, D7", 1},
	{cpu_addx, "ADDX.b D0, D7", 1},
	{cpu_addx, "ADDX.b D1, D7", 1},
	{cpu_addx, "ADDX.b D2, D7", 1},
	{cpu_addx, "ADDX.b D3, D7", 1},
	{cpu_add, "ADD.b (A0), D7", 2},
	{cpu_add, "ADD.b (A1), D7", 2},
	{cpu_add, "ADD.b (A2), D7", 2},
	{cpu_add, "ADD.b (A3), D7", 2},
	{cpu_add, "ADD.b (A4), D7", 2},
	{cpu_add, "ADD.b (A5), D7", 2},
	{cpu_add, "ADD.b (A6), D7", 2},
	{cpu_add, "ADD.b (A7), D7", 2},
	{cpu_add, "ADD.b (A0)+, D7", 2},
	{cpu_add, "ADD.b (A1)+, D7", 2},
	{cpu_add, "ADD.b (A2)+, D7", 2},
	{cpu_add, "ADD.b (A3)+, D7", 2},
	{cpu_add, "ADD.b (A4)+, D7", 2},
	{cpu_add, "ADD.b (A5)+, D7", 2},
	{cpu_add, "ADD.b (A6)+, D7", 2},
	{cpu_add, "ADD.b (A7)+, D7", 2},
	{cpu_add, "ADD.b -(A0), D7", 2},
	{cpu_add, "ADD.b -(A1), D7", 2},
	{cpu_add, "ADD.b -(A2), D7", 2},
	{cpu_add, "ADD.b -(A3), D7", 2},
	{cpu_add, "ADD.b -(A4), D7", 2},
	{cpu_add, "ADD.b -(A5), D7", 2},
	{cpu_add, "ADD.b -(A6), D7", 2},
	{cpu_add, "ADD.b -(A7), D7", 2},
	{cpu_add, "ADD.b (d16, A0), D7", 4},
	{cpu_add, "ADD.b (d16, A1), D7", 4},
	{cpu_add, "ADD.b (d16, A2), D7", 4},
	{cpu_add, "ADD.b (d16, A3), D7", 4},
	{cpu_add, "ADD.b (d16, A4), D7", 4},
	{cpu_add, "ADD.b (d16, A5), D7", 4},
	{cpu_add, "ADD.b (d16, A6), D7", 4},
	{cpu_add, "ADD.b (d16, A7), D7", 4},
	{cpu_add, "ADD.b (d8, A0, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A1, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A2, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A3, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A4, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A5, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A6, Xn), D7", 4},
	{cpu_add, "ADD.b (d8, A7, Xn), D7", 4},
	{cpu_add, "ADD.b (xxx).W, D7", 4},
	{cpu_add, "ADD.b (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.w -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.w -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.w D0, D7", 1},
	{cpu_addx, "ADDX.w D1, D7", 1},
	{cpu_addx, "ADDX.w D2, D7", 1},
	{cpu_addx, "ADDX.w D3, D7", 1},
	{cpu_addx, "ADDX.w D0, D7", 1},
	{cpu_addx, "ADDX.w D1, D7", 1},
	{cpu_addx, "ADDX.w D2, D7", 1},
	{cpu_addx, "ADDX.w D3, D7", 1},
	{cpu_add, "ADD.w (A0), D7", 2},
	{cpu_add, "ADD.w (A1), D7", 2},
	{cpu_add, "ADD.w (A2), D7", 2},
	{cpu_add, "ADD.w (A3), D7", 2},
	{cpu_add, "ADD.w (A4), D7", 2},
	{cpu_add, "ADD.w (A5), D7", 2},
	{cpu_add, "ADD.w (A6), D7", 2},
	{cpu_add, "ADD.w (A7), D7", 2},
	{cpu_add, "ADD.w (A0)+, D7", 2},
	{cpu_add, "ADD.w (A1)+, D7", 2},
	{cpu_add, "ADD.w (A2)+, D7", 2},
	{cpu_add, "ADD.w (A3)+, D7", 2},
	{cpu_add, "ADD.w (A4)+, D7", 2},
	{cpu_add, "ADD.w (A5)+, D7", 2},
	{cpu_add, "ADD.w (A6)+, D7", 2},
	{cpu_add, "ADD.w (A7)+, D7", 2},
	{cpu_add, "ADD.w -(A0), D7", 2},
	{cpu_add, "ADD.w -(A1), D7", 2},
	{cpu_add, "ADD.w -(A2), D7", 2},
	{cpu_add, "ADD.w -(A3), D7", 2},
	{cpu_add, "ADD.w -(A4), D7", 2},
	{cpu_add, "ADD.w -(A5), D7", 2},
	{cpu_add, "ADD.w -(A6), D7", 2},
	{cpu_add, "ADD.w -(A7), D7", 2},
	{cpu_add, "ADD.w (d16, A0), D7", 4},
	{cpu_add, "ADD.w (d16, A1), D7", 4},
	{cpu_add, "ADD.w (d16, A2), D7", 4},
	{cpu_add, "ADD.w (d16, A3), D7", 4},
	{cpu_add, "ADD.w (d16, A4), D7", 4},
	{cpu_add, "ADD.w (d16, A5), D7", 4},
	{cpu_add, "ADD.w (d16, A6), D7", 4},
	{cpu_add, "ADD.w (d16, A7), D7", 4},
	{cpu_add, "ADD.w (d8, A0, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A1, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A2, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A3, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A4, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A5, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A6, Xn), D7", 4},
	{cpu_add, "ADD.w (d8, A7, Xn), D7", 4},
	{cpu_add, "ADD.w (xxx).W, D7", 4},
	{cpu_add, "ADD.w (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_addx, "ADDX.l -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A0), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A1), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A2), -(A7)", 1},
	{cpu_addx, "ADDX.l -(A3), -(A7)", 1},
	{cpu_addx, "ADDX.l D0, D7", 1},
	{cpu_addx, "ADDX.l D1, D7", 1},
	{cpu_addx, "ADDX.l D2, D7", 1},
	{cpu_addx, "ADDX.l D3, D7", 1},
	{cpu_addx, "ADDX.l D0, D7", 1},
	{cpu_addx, "ADDX.l D1, D7", 1},
	{cpu_addx, "ADDX.l D2, D7", 1},
	{cpu_addx, "ADDX.l D3, D7", 1},
	{cpu_add, "ADD.l (A0), D7", 2},
	{cpu_add, "ADD.l (A1), D7", 2},
	{cpu_add, "ADD.l (A2), D7", 2},
	{cpu_add, "ADD.l (A3), D7", 2},
	{cpu_add, "ADD.l (A4), D7", 2},
	{cpu_add, "ADD.l (A5), D7", 2},
	{cpu_add, "ADD.l (A6), D7", 2},
	{cpu_add, "ADD.l (A7), D7", 2},
	{cpu_add, "ADD.l (A0)+, D7", 2},
	{cpu_add, "ADD.l (A1)+, D7", 2},
	{cpu_add, "ADD.l (A2)+, D7", 2},
	{cpu_add, "ADD.l (A3)+, D7", 2},
	{cpu_add, "ADD.l (A4)+, D7", 2},
	{cpu_add, "ADD.l (A5)+, D7", 2},
	{cpu_add, "ADD.l (A6)+, D7", 2},
	{cpu_add, "ADD.l (A7)+, D7", 2},
	{cpu_add, "ADD.l -(A0), D7", 2},
	{cpu_add, "ADD.l -(A1), D7", 2},
	{cpu_add, "ADD.l -(A2), D7", 2},
	{cpu_add, "ADD.l -(A3), D7", 2},
	{cpu_add, "ADD.l -(A4), D7", 2},
	{cpu_add, "ADD.l -(A5), D7", 2},
	{cpu_add, "ADD.l -(A6), D7", 2},
	{cpu_add, "ADD.l -(A7), D7", 2},
	{cpu_add, "ADD.l (d16, A0), D7", 4},
	{cpu_add, "ADD.l (d16, A1), D7", 4},
	{cpu_add, "ADD.l (d16, A2), D7", 4},
	{cpu_add, "ADD.l (d16, A3), D7", 4},
	{cpu_add, "ADD.l (d16, A4), D7", 4},
	{cpu_add, "ADD.l (d16, A5), D7", 4},
	{cpu_add, "ADD.l (d16, A6), D7", 4},
	{cpu_add, "ADD.l (d16, A7), D7", 4},
	{cpu_add, "ADD.l (d8, A0, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A1, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A2, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A3, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A4, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A5, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A6, Xn), D7", 4},
	{cpu_add, "ADD.l (d8, A7, Xn), D7", 4},
	{cpu_add, "ADD.l (xxx).W, D7", 4},
	{cpu_add, "ADD.l (xxx).L, D7", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_adda, "ADDA.l D0, A7", 2},
	{cpu_adda, "ADDA.l D1, A7", 2},
	{cpu_adda, "ADDA.l D2, A7", 2},
	{cpu_adda, "ADDA.l D3, A7", 2},
	{cpu_adda, "ADDA.l D4, A7", 2},
	{cpu_adda, "ADDA.l D5, A7", 2},
	{cpu_adda, "ADDA.l D6, A7", 2},
	{cpu_adda, "ADDA.l D7, A7", 2},
	{cpu_adda, "ADDA.l A0, A7", 2},
	{cpu_adda, "ADDA.l A1, A7", 2},
	{cpu_adda, "ADDA.l A2, A7", 2},
	{cpu_adda, "ADDA.l A3, A7", 2},
	{cpu_adda, "ADDA.l A4, A7", 2},
	{cpu_adda, "ADDA.l A5, A7", 2},
	{cpu_adda, "ADDA.l A6, A7", 2},
	{cpu_adda, "ADDA.l A7, A7", 2},
	{cpu_adda, "ADDA.l (A0), A7", 2},
	{cpu_adda, "ADDA.l (A1), A7", 2},
	{cpu_adda, "ADDA.l (A2), A7", 2},
	{cpu_adda, "ADDA.l (A3), A7", 2},
	{cpu_adda, "ADDA.l (A4), A7", 2},
	{cpu_adda, "ADDA.l (A5), A7", 2},
	{cpu_adda, "ADDA.l (A6), A7", 2},
	{cpu_adda, "ADDA.l (A7), A7", 2},
	{cpu_adda, "ADDA.l (A0)+, A7", 2},
	{cpu_adda, "ADDA.l (A1)+, A7", 2},
	{cpu_adda, "ADDA.l (A2)+, A7", 2},
	{cpu_adda, "ADDA.l (A3)+, A7", 2},
	{cpu_adda, "ADDA.l (A4)+, A7", 2},
	{cpu_adda, "ADDA.l (A5)+, A7", 2},
	{cpu_adda, "ADDA.l (A6)+, A7", 2},
	{cpu_adda, "ADDA.l (A7)+, A7", 2},
	{cpu_adda, "ADDA.l -(A0), A7", 2},
	{cpu_adda, "ADDA.l -(A1), A7", 2},
	{cpu_adda, "ADDA.l -(A2), A7", 2},
	{cpu_adda, "ADDA.l -(A3), A7", 2},
	{cpu_adda, "ADDA.l -(A4), A7", 2},
	{cpu_adda, "ADDA.l -(A5), A7", 2},
	{cpu_adda, "ADDA.l -(A6), A7", 2},
	{cpu_adda, "ADDA.l -(A7), A7", 2},
	{cpu_adda, "ADDA.l (d16, A0), A7", 4},
	{cpu_adda, "ADDA.l (d16, A1), A7", 4},
	{cpu_adda, "ADDA.l (d16, A2), A7", 4},
	{cpu_adda, "ADDA.l (d16, A3), A7", 4},
	{cpu_adda, "ADDA.l (d16, A4), A7", 4},
	{cpu_adda, "ADDA.l (d16, A5), A7", 4},
	{cpu_adda, "ADDA.l (d16, A6), A7", 4},
	{cpu_adda, "ADDA.l (d16, A7), A7", 4},
	{cpu_adda, "ADDA.l (d8, A0, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A1, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A2, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A3, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A4, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A5, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A6, Xn), A7", 4},
	{cpu_adda, "ADDA.l (d8, A7, Xn), A7", 4},
	{cpu_adda, "ADDA.l (xxx).W, A7", 4},
	{cpu_adda, "ADDA.l (xxx).L, A7", 6},
	{cpu_adda, "ADDA.l (d16, PC), A7", 4},
	{cpu_adda, "ADDA.l (d16, PC, Xn), A7", 4},
	{cpu_adda, "ADDA.l #, A7", 4},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_lsd_reg, "LSd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_roxd_reg, "ROXd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_rod_reg, "ROd.b #, D0", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_asd_reg, "ASd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_lsd_reg, "LSd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_roxd_reg, "ROXd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_rod_reg, "ROd.b #, D1", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_lsd_reg, "LSd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_roxd_reg, "ROXd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_rod_reg, "ROd.w #, D2", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_asd_reg, "ASd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_lsd_reg, "LSd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_roxd_reg, "ROXd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_rod_reg, "ROd.w #, D3", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_lsd_reg, "LSd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_roxd_reg, "ROXd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_rod_reg, "ROd.l #, D4", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_asd_reg, "ASd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_lsd_reg, "LSd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_roxd_reg, "ROXd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_rod_reg, "ROd.l #, D5", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_mem, "ASR (A0)", 2},
	{cpu_asd_mem, "ASR (A1)", 2},
	{cpu_asd_mem, "ASR (A2)", 2},
	{cpu_asd_mem, "ASR (A3)", 2},
	{cpu_asd_mem, "ASR (A4)", 2},
	{cpu_asd_mem, "ASR (A5)", 2},
	{cpu_asd_mem, "ASR (A6)", 2},
	{cpu_asd_mem, "ASR (A7)", 2},
	{cpu_asd_mem, "ASR (A0)+", 2},
	{cpu_asd_mem, "ASR (A1)+", 2},
	{cpu_asd_mem, "ASR (A2)+", 2},
	{cpu_asd_mem, "ASR (A3)+", 2},
	{cpu_asd_mem, "ASR (A4)+", 2},
	{cpu_asd_mem, "ASR (A5)+", 2},
	{cpu_asd_mem, "ASR (A6)+", 2},
	{cpu_asd_mem, "ASR (A7)+", 2},
	{cpu_asd_mem, "ASR -(A0)", 2},
	{cpu_asd_mem, "ASR -(A1)", 2},
	{cpu_asd_mem, "ASR -(A2)", 2},
	{cpu_asd_mem, "ASR -(A3)", 2},
	{cpu_asd_mem, "ASR -(A4)", 2},
	{cpu_asd_mem, "ASR -(A5)", 2},
	{cpu_asd_mem, "ASR -(A6)", 2},
	{cpu_asd_mem, "ASR -(A7)", 2},
	{cpu_asd_mem, "ASR (d16, A0)", 4},
	{cpu_asd_mem, "ASR (d16, A1)", 4},
	{cpu_asd_mem, "ASR (d16, A2)", 4},
	{cpu_asd_mem, "ASR (d16, A3)", 4},
	{cpu_asd_mem, "ASR (d16, A4)", 4},
	{cpu_asd_mem, "ASR (d16, A5)", 4},
	{cpu_asd_mem, "ASR (d16, A6)", 4},
	{cpu_asd_mem, "ASR (d16, A7)", 4},
	{cpu_asd_mem, "ASR (d8, A0, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A1, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A2, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A3, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A4, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A5, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A6, Xn)", 4},
	{cpu_asd_mem, "ASR (d8, A7, Xn)", 4},
	{cpu_asd_mem, "ASR (xxx).W", 4},
	{cpu_asd_mem, "ASR (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_lsd_reg, "LSd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_roxd_reg, "ROXd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_rod_reg, "ROd.b #, D8", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_asd_reg, "ASd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_lsd_reg, "LSd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_roxd_reg, "ROXd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_rod_reg, "ROd.b #, D9", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_lsd_reg, "LSd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_roxd_reg, "ROXd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_rod_reg, "ROd.w #, D10", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_asd_reg, "ASd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_lsd_reg, "LSd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_roxd_reg, "ROXd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_rod_reg, "ROd.w #, D11", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_lsd_reg, "LSd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_roxd_reg, "ROXd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_rod_reg, "ROd.l #, D12", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_asd_reg, "ASd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_lsd_reg, "LSd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_roxd_reg, "ROXd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_rod_reg, "ROd.l #, D13", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_mem, "ASL (A0)", 2},
	{cpu_asd_mem, "ASL (A1)", 2},
	{cpu_asd_mem, "ASL (A2)", 2},
	{cpu_asd_mem, "ASL (A3)", 2},
	{cpu_asd_mem, "ASL (A4)", 2},
	{cpu_asd_mem, "ASL (A5)", 2},
	{cpu_asd_mem, "ASL (A6)", 2},
	{cpu_asd_mem, "ASL (A7)", 2},
	{cpu_asd_mem, "ASL (A0)+", 2},
	{cpu_asd_mem, "ASL (A1)+", 2},
	{cpu_asd_mem, "ASL (A2)+", 2},
	{cpu_asd_mem, "ASL (A3)+", 2},
	{cpu_asd_mem, "ASL (A4)+", 2},
	{cpu_asd_mem, "ASL (A5)+", 2},
	{cpu_asd_mem, "ASL (A6)+", 2},
	{cpu_asd_mem, "ASL (A7)+", 2},
	{cpu_asd_mem, "ASL -(A0)", 2},
	{cpu_asd_mem, "ASL -(A1)", 2},
	{cpu_asd_mem, "ASL -(A2)", 2},
	{cpu_asd_mem, "ASL -(A3)", 2},
	{cpu_asd_mem, "ASL -(A4)", 2},
	{cpu_asd_mem, "ASL -(A5)", 2},
	{cpu_asd_mem, "ASL -(A6)", 2},
	{cpu_asd_mem, "ASL -(A7)", 2},
	{cpu_asd_mem, "ASL (d16, A0)", 4},
	{cpu_asd_mem, "ASL (d16, A1)", 4},
	{cpu_asd_mem, "ASL (d16, A2)", 4},
	{cpu_asd_mem, "ASL (d16, A3)", 4},
	{cpu_asd_mem, "ASL (d16, A4)", 4},
	{cpu_asd_mem, "ASL (d16, A5)", 4},
	{cpu_asd_mem, "ASL (d16, A6)", 4},
	{cpu_asd_mem, "ASL (d16, A7)", 4},
	{cpu_asd_mem, "ASL (d8, A0, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A1, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A2, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A3, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A4, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A5, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A6, Xn)", 4},
	{cpu_asd_mem, "ASL (d8, A7, Xn)", 4},
	{cpu_asd_mem, "ASL (xxx).W", 4},
	{cpu_asd_mem, "ASL (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_lsd_reg, "LSd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_roxd_reg, "ROXd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_rod_reg, "ROd.b #, D16", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_asd_reg, "ASd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_lsd_reg, "LSd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_roxd_reg, "ROXd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_rod_reg, "ROd.b #, D17", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_lsd_reg, "LSd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_roxd_reg, "ROXd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_rod_reg, "ROd.w #, D18", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_asd_reg, "ASd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_lsd_reg, "LSd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_roxd_reg, "ROXd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_rod_reg, "ROd.w #, D19", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_lsd_reg, "LSd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_roxd_reg, "ROXd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_rod_reg, "ROd.l #, D20", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_asd_reg, "ASd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_lsd_reg, "LSd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_roxd_reg, "ROXd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_rod_reg, "ROd.l #, D21", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lsd_mem, "LSR (A0)", 2},
	{cpu_lsd_mem, "LSR (A1)", 2},
	{cpu_lsd_mem, "LSR (A2)", 2},
	{cpu_lsd_mem, "LSR (A3)", 2},
	{cpu_lsd_mem, "LSR (A4)", 2},
	{cpu_lsd_mem, "LSR (A5)", 2},
	{cpu_lsd_mem, "LSR (A6)", 2},
	{cpu_lsd_mem, "LSR (A7)", 2},
	{cpu_lsd_mem, "LSR (A0)+", 2},
	{cpu_lsd_mem, "LSR (A1)+", 2},
	{cpu_lsd_mem, "LSR (A2)+", 2},
	{cpu_lsd_mem, "LSR (A3)+", 2},
	{cpu_lsd_mem, "LSR (A4)+", 2},
	{cpu_lsd_mem, "LSR (A5)+", 2},
	{cpu_lsd_mem, "LSR (A6)+", 2},
	{cpu_lsd_mem, "LSR (A7)+", 2},
	{cpu_lsd_mem, "LSR -(A0)", 2},
	{cpu_lsd_mem, "LSR -(A1)", 2},
	{cpu_lsd_mem, "LSR -(A2)", 2},
	{cpu_lsd_mem, "LSR -(A3)", 2},
	{cpu_lsd_mem, "LSR -(A4)", 2},
	{cpu_lsd_mem, "LSR -(A5)", 2},
	{cpu_lsd_mem, "LSR -(A6)", 2},
	{cpu_lsd_mem, "LSR -(A7)", 2},
	{cpu_lsd_mem, "LSR (d16, A0)", 4},
	{cpu_lsd_mem, "LSR (d16, A1)", 4},
	{cpu_lsd_mem, "LSR (d16, A2)", 4},
	{cpu_lsd_mem, "LSR (d16, A3)", 4},
	{cpu_lsd_mem, "LSR (d16, A4)", 4},
	{cpu_lsd_mem, "LSR (d16, A5)", 4},
	{cpu_lsd_mem, "LSR (d16, A6)", 4},
	{cpu_lsd_mem, "LSR (d16, A7)", 4},
	{cpu_lsd_mem, "LSR (d8, A0, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A1, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A2, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A3, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A4, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A5, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A6, Xn)", 4},
	{cpu_lsd_mem, "LSR (d8, A7, Xn)", 4},
	{cpu_lsd_mem, "LSR (xxx).W", 4},
	{cpu_lsd_mem, "LSR (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_lsd_reg, "LSd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_roxd_reg, "ROXd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_rod_reg, "ROd.b #, D24", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_asd_reg, "ASd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_lsd_reg, "LSd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_roxd_reg, "ROXd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_rod_reg, "ROd.b #, D25", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_lsd_reg, "LSd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_roxd_reg, "ROXd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_rod_reg, "ROd.w #, D26", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_asd_reg, "ASd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_lsd_reg, "LSd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_roxd_reg, "ROXd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_rod_reg, "ROd.w #, D27", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_lsd_reg, "LSd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_roxd_reg, "ROXd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_rod_reg, "ROd.l #, D28", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_asd_reg, "ASd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_lsd_reg, "LSd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_roxd_reg, "ROXd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_rod_reg, "ROd.l #, D29", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_lsd_mem, "LSL (A0)", 2},
	{cpu_lsd_mem, "LSL (A1)", 2},
	{cpu_lsd_mem, "LSL (A2)", 2},
	{cpu_lsd_mem, "LSL (A3)", 2},
	{cpu_lsd_mem, "LSL (A4)", 2},
	{cpu_lsd_mem, "LSL (A5)", 2},
	{cpu_lsd_mem, "LSL (A6)", 2},
	{cpu_lsd_mem, "LSL (A7)", 2},
	{cpu_lsd_mem, "LSL (A0)+", 2},
	{cpu_lsd_mem, "LSL (A1)+", 2},
	{cpu_lsd_mem, "LSL (A2)+", 2},
	{cpu_lsd_mem, "LSL (A3)+", 2},
	{cpu_lsd_mem, "LSL (A4)+", 2},
	{cpu_lsd_mem, "LSL (A5)+", 2},
	{cpu_lsd_mem, "LSL (A6)+", 2},
	{cpu_lsd_mem, "LSL (A7)+", 2},
	{cpu_lsd_mem, "LSL -(A0)", 2},
	{cpu_lsd_mem, "LSL -(A1)", 2},
	{cpu_lsd_mem, "LSL -(A2)", 2},
	{cpu_lsd_mem, "LSL -(A3)", 2},
	{cpu_lsd_mem, "LSL -(A4)", 2},
	{cpu_lsd_mem, "LSL -(A5)", 2},
	{cpu_lsd_mem, "LSL -(A6)", 2},
	{cpu_lsd_mem, "LSL -(A7)", 2},
	{cpu_lsd_mem, "LSL (d16, A0)", 4},
	{cpu_lsd_mem, "LSL (d16, A1)", 4},
	{cpu_lsd_mem, "LSL (d16, A2)", 4},
	{cpu_lsd_mem, "LSL (d16, A3)", 4},
	{cpu_lsd_mem, "LSL (d16, A4)", 4},
	{cpu_lsd_mem, "LSL (d16, A5)", 4},
	{cpu_lsd_mem, "LSL (d16, A6)", 4},
	{cpu_lsd_mem, "LSL (d16, A7)", 4},
	{cpu_lsd_mem, "LSL (d8, A0, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A1, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A2, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A3, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A4, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A5, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A6, Xn)", 4},
	{cpu_lsd_mem, "LSL (d8, A7, Xn)", 4},
	{cpu_lsd_mem, "LSL (xxx).W", 4},
	{cpu_lsd_mem, "LSL (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_lsd_reg, "LSd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_roxd_reg, "ROXd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_rod_reg, "ROd.b #, D32", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_asd_reg, "ASd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_lsd_reg, "LSd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_roxd_reg, "ROXd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_rod_reg, "ROd.b #, D33", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_lsd_reg, "LSd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_roxd_reg, "ROXd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_rod_reg, "ROd.w #, D34", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_asd_reg, "ASd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_lsd_reg, "LSd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_roxd_reg, "ROXd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_rod_reg, "ROd.w #, D35", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_lsd_reg, "LSd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_roxd_reg, "ROXd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_rod_reg, "ROd.l #, D36", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_asd_reg, "ASd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_lsd_reg, "LSd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_roxd_reg, "ROXd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_rod_reg, "ROd.l #, D37", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_roxd_mem, "ROXR (A0)", 2},
	{cpu_roxd_mem, "ROXR (A1)", 2},
	{cpu_roxd_mem, "ROXR (A2)", 2},
	{cpu_roxd_mem, "ROXR (A3)", 2},
	{cpu_roxd_mem, "ROXR (A4)", 2},
	{cpu_roxd_mem, "ROXR (A5)", 2},
	{cpu_roxd_mem, "ROXR (A6)", 2},
	{cpu_roxd_mem, "ROXR (A7)", 2},
	{cpu_roxd_mem, "ROXR (A0)+", 2},
	{cpu_roxd_mem, "ROXR (A1)+", 2},
	{cpu_roxd_mem, "ROXR (A2)+", 2},
	{cpu_roxd_mem, "ROXR (A3)+", 2},
	{cpu_roxd_mem, "ROXR (A4)+", 2},
	{cpu_roxd_mem, "ROXR (A5)+", 2},
	{cpu_roxd_mem, "ROXR (A6)+", 2},
	{cpu_roxd_mem, "ROXR (A7)+", 2},
	{cpu_roxd_mem, "ROXR -(A0)", 2},
	{cpu_roxd_mem, "ROXR -(A1)", 2},
	{cpu_roxd_mem, "ROXR -(A2)", 2},
	{cpu_roxd_mem, "ROXR -(A3)", 2},
	{cpu_roxd_mem, "ROXR -(A4)", 2},
	{cpu_roxd_mem, "ROXR -(A5)", 2},
	{cpu_roxd_mem, "ROXR -(A6)", 2},
	{cpu_roxd_mem, "ROXR -(A7)", 2},
	{cpu_roxd_mem, "ROXR (d16, A0)", 4},
	{cpu_roxd_mem, "ROXR (d16, A1)", 4},
	{cpu_roxd_mem, "ROXR (d16, A2)", 4},
	{cpu_roxd_mem, "ROXR (d16, A3)", 4},
	{cpu_roxd_mem, "ROXR (d16, A4)", 4},
	{cpu_roxd_mem, "ROXR (d16, A5)", 4},
	{cpu_roxd_mem, "ROXR (d16, A6)", 4},
	{cpu_roxd_mem, "ROXR (d16, A7)", 4},
	{cpu_roxd_mem, "ROXR (d8, A0, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A1, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A2, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A3, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A4, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A5, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A6, Xn)", 4},
	{cpu_roxd_mem, "ROXR (d8, A7, Xn)", 4},
	{cpu_roxd_mem, "ROXR (xxx).W", 4},
	{cpu_roxd_mem, "ROXR (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_lsd_reg, "LSd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_roxd_reg, "ROXd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_rod_reg, "ROd.b #, D40", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_asd_reg, "ASd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_lsd_reg, "LSd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_roxd_reg, "ROXd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_rod_reg, "ROd.b #, D41", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_lsd_reg, "LSd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_roxd_reg, "ROXd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_rod_reg, "ROd.w #, D42", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_asd_reg, "ASd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_lsd_reg, "LSd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_roxd_reg, "ROXd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_rod_reg, "ROd.w #, D43", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_lsd_reg, "LSd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_roxd_reg, "ROXd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_rod_reg, "ROd.l #, D44", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_asd_reg, "ASd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_lsd_reg, "LSd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_roxd_reg, "ROXd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_rod_reg, "ROd.l #, D45", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_roxd_mem, "ROXL (A0)", 2},
	{cpu_roxd_mem, "ROXL (A1)", 2},
	{cpu_roxd_mem, "ROXL (A2)", 2},
	{cpu_roxd_mem, "ROXL (A3)", 2},
	{cpu_roxd_mem, "ROXL (A4)", 2},
	{cpu_roxd_mem, "ROXL (A5)", 2},
	{cpu_roxd_mem, "ROXL (A6)", 2},
	{cpu_roxd_mem, "ROXL (A7)", 2},
	{cpu_roxd_mem, "ROXL (A0)+", 2},
	{cpu_roxd_mem, "ROXL (A1)+", 2},
	{cpu_roxd_mem, "ROXL (A2)+", 2},
	{cpu_roxd_mem, "ROXL (A3)+", 2},
	{cpu_roxd_mem, "ROXL (A4)+", 2},
	{cpu_roxd_mem, "ROXL (A5)+", 2},
	{cpu_roxd_mem, "ROXL (A6)+", 2},
	{cpu_roxd_mem, "ROXL (A7)+", 2},
	{cpu_roxd_mem, "ROXL -(A0)", 2},
	{cpu_roxd_mem, "ROXL -(A1)", 2},
	{cpu_roxd_mem, "ROXL -(A2)", 2},
	{cpu_roxd_mem, "ROXL -(A3)", 2},
	{cpu_roxd_mem, "ROXL -(A4)", 2},
	{cpu_roxd_mem, "ROXL -(A5)", 2},
	{cpu_roxd_mem, "ROXL -(A6)", 2},
	{cpu_roxd_mem, "ROXL -(A7)", 2},
	{cpu_roxd_mem, "ROXL (d16, A0)", 4},
	{cpu_roxd_mem, "ROXL (d16, A1)", 4},
	{cpu_roxd_mem, "ROXL (d16, A2)", 4},
	{cpu_roxd_mem, "ROXL (d16, A3)", 4},
	{cpu_roxd_mem, "ROXL (d16, A4)", 4},
	{cpu_roxd_mem, "ROXL (d16, A5)", 4},
	{cpu_roxd_mem, "ROXL (d16, A6)", 4},
	{cpu_roxd_mem, "ROXL (d16, A7)", 4},
	{cpu_roxd_mem, "ROXL (d8, A0, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A1, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A2, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A3, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A4, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A5, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A6, Xn)", 4},
	{cpu_roxd_mem, "ROXL (d8, A7, Xn)", 4},
	{cpu_roxd_mem, "ROXL (xxx).W", 4},
	{cpu_roxd_mem, "ROXL (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_lsd_reg, "LSd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_roxd_reg, "ROXd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_rod_reg, "ROd.b #, D48", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_asd_reg, "ASd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_lsd_reg, "LSd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_roxd_reg, "ROXd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_rod_reg, "ROd.b #, D49", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_lsd_reg, "LSd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_roxd_reg, "ROXd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_rod_reg, "ROd.w #, D50", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_asd_reg, "ASd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_lsd_reg, "LSd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_roxd_reg, "ROXd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_rod_reg, "ROd.w #, D51", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_lsd_reg, "LSd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_roxd_reg, "ROXd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_rod_reg, "ROd.l #, D52", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_asd_reg, "ASd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_lsd_reg, "LSd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_roxd_reg, "ROXd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_rod_reg, "ROd.l #, D53", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_rod_mem, "ROR (A0)", 2},
	{cpu_rod_mem, "ROR (A1)", 2},
	{cpu_rod_mem, "ROR (A2)", 2},
	{cpu_rod_mem, "ROR (A3)", 2},
	{cpu_rod_mem, "ROR (A4)", 2},
	{cpu_rod_mem, "ROR (A5)", 2},
	{cpu_rod_mem, "ROR (A6)", 2},
	{cpu_rod_mem, "ROR (A7)", 2},
	{cpu_rod_mem, "ROR (A0)+", 2},
	{cpu_rod_mem, "ROR (A1)+", 2},
	{cpu_rod_mem, "ROR (A2)+", 2},
	{cpu_rod_mem, "ROR (A3)+", 2},
	{cpu_rod_mem, "ROR (A4)+", 2},
	{cpu_rod_mem, "ROR (A5)+", 2},
	{cpu_rod_mem, "ROR (A6)+", 2},
	{cpu_rod_mem, "ROR (A7)+", 2},
	{cpu_rod_mem, "ROR -(A0)", 2},
	{cpu_rod_mem, "ROR -(A1)", 2},
	{cpu_rod_mem, "ROR -(A2)", 2},
	{cpu_rod_mem, "ROR -(A3)", 2},
	{cpu_rod_mem, "ROR -(A4)", 2},
	{cpu_rod_mem, "ROR -(A5)", 2},
	{cpu_rod_mem, "ROR -(A6)", 2},
	{cpu_rod_mem, "ROR -(A7)", 2},
	{cpu_rod_mem, "ROR (d16, A0)", 4},
	{cpu_rod_mem, "ROR (d16, A1)", 4},
	{cpu_rod_mem, "ROR (d16, A2)", 4},
	{cpu_rod_mem, "ROR (d16, A3)", 4},
	{cpu_rod_mem, "ROR (d16, A4)", 4},
	{cpu_rod_mem, "ROR (d16, A5)", 4},
	{cpu_rod_mem, "ROR (d16, A6)", 4},
	{cpu_rod_mem, "ROR (d16, A7)", 4},
	{cpu_rod_mem, "ROR (d8, A0, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A1, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A2, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A3, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A4, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A5, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A6, Xn)", 4},
	{cpu_rod_mem, "ROR (d8, A7, Xn)", 4},
	{cpu_rod_mem, "ROR (xxx).W", 4},
	{cpu_rod_mem, "ROR (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_lsd_reg, "LSd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_roxd_reg, "ROXd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_rod_reg, "ROd.b #, D56", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_asd_reg, "ASd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_lsd_reg, "LSd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_roxd_reg, "ROXd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_rod_reg, "ROd.b #, D57", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_lsd_reg, "LSd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_roxd_reg, "ROXd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_rod_reg, "ROd.w #, D58", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_asd_reg, "ASd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_lsd_reg, "LSd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_roxd_reg, "ROXd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_rod_reg, "ROd.w #, D59", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_lsd_reg, "LSd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_roxd_reg, "ROXd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_rod_reg, "ROd.l #, D60", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_asd_reg, "ASd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_lsd_reg, "LSd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_roxd_reg, "ROXd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_rod_reg, "ROd.l #, D61", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_rod_mem, "ROL (A0)", 2},
	{cpu_rod_mem, "ROL (A1)", 2},
	{cpu_rod_mem, "ROL (A2)", 2},
	{cpu_rod_mem, "ROL (A3)", 2},
	{cpu_rod_mem, "ROL (A4)", 2},
	{cpu_rod_mem, "ROL (A5)", 2},
	{cpu_rod_mem, "ROL (A6)", 2},
	{cpu_rod_mem, "ROL (A7)", 2},
	{cpu_rod_mem, "ROL (A0)+", 2},
	{cpu_rod_mem, "ROL (A1)+", 2},
	{cpu_rod_mem, "ROL (A2)+", 2},
	{cpu_rod_mem, "ROL (A3)+", 2},
	{cpu_rod_mem, "ROL (A4)+", 2},
	{cpu_rod_mem, "ROL (A5)+", 2},
	{cpu_rod_mem, "ROL (A6)+", 2},
	{cpu_rod_mem, "ROL (A7)+", 2},
	{cpu_rod_mem, "ROL -(A0)", 2},
	{cpu_rod_mem, "ROL -(A1)", 2},
	{cpu_rod_mem, "ROL -(A2)", 2},
	{cpu_rod_mem, "ROL -(A3)", 2},
	{cpu_rod_mem, "ROL -(A4)", 2},
	{cpu_rod_mem, "ROL -(A5)", 2},
	{cpu_rod_mem, "ROL -(A6)", 2},
	{cpu_rod_mem, "ROL -(A7)", 2},
	{cpu_rod_mem, "ROL (d16, A0)", 4},
	{cpu_rod_mem, "ROL (d16, A1)", 4},
	{cpu_rod_mem, "ROL (d16, A2)", 4},
	{cpu_rod_mem, "ROL (d16, A3)", 4},
	{cpu_rod_mem, "ROL (d16, A4)", 4},
	{cpu_rod_mem, "ROL (d16, A5)", 4},
	{cpu_rod_mem, "ROL (d16, A6)", 4},
	{cpu_rod_mem, "ROL (d16, A7)", 4},
	{cpu_rod_mem, "ROL (d8, A0, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A1, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A2, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A3, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A4, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A5, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A6, Xn)", 4},
	{cpu_rod_mem, "ROL (d8, A7, Xn)", 4},
	{cpu_rod_mem, "ROL (xxx).W", 4},
	{cpu_rod_mem, "ROL (xxx).L", 6},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_lsd_reg, "LSd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_roxd_reg, "ROXd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_rod_reg, "ROd.b #, D64", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_asd_reg, "ASd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_lsd_reg, "LSd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_roxd_reg, "ROXd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_rod_reg, "ROd.b #, D65", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_lsd_reg, "LSd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_roxd_reg, "ROXd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_rod_reg, "ROd.w #, D66", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_asd_reg, "ASd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_lsd_reg, "LSd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_roxd_reg, "ROXd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_rod_reg, "ROd.w #, D67", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_lsd_reg, "LSd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_roxd_reg, "ROXd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_rod_reg, "ROd.l #, D68", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_asd_reg, "ASd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_lsd_reg, "LSd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_roxd_reg, "ROXd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_rod_reg, "ROd.l #, D69", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_lsd_reg, "LSd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_roxd_reg, "ROXd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_rod_reg, "ROd.b #, D72", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_asd_reg, "ASd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_lsd_reg, "LSd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_roxd_reg, "ROXd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_rod_reg, "ROd.b #, D73", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_lsd_reg, "LSd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_roxd_reg, "ROXd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_rod_reg, "ROd.w #, D74", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_asd_reg, "ASd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_lsd_reg, "LSd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_roxd_reg, "ROXd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_rod_reg, "ROd.w #, D75", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_lsd_reg, "LSd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_roxd_reg, "ROXd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_rod_reg, "ROd.l #, D76", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_asd_reg, "ASd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_lsd_reg, "LSd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_roxd_reg, "ROXd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_rod_reg, "ROd.l #, D77", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_lsd_reg, "LSd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_roxd_reg, "ROXd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_rod_reg, "ROd.b #, D80", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_asd_reg, "ASd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_lsd_reg, "LSd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_roxd_reg, "ROXd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_rod_reg, "ROd.b #, D81", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_lsd_reg, "LSd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_roxd_reg, "ROXd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_rod_reg, "ROd.w #, D82", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_asd_reg, "ASd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_lsd_reg, "LSd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_roxd_reg, "ROXd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_rod_reg, "ROd.w #, D83", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_lsd_reg, "LSd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_roxd_reg, "ROXd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_rod_reg, "ROd.l #, D84", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_asd_reg, "ASd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_lsd_reg, "LSd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_roxd_reg, "ROXd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_rod_reg, "ROd.l #, D85", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_lsd_reg, "LSd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_roxd_reg, "ROXd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_rod_reg, "ROd.b #, D88", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_asd_reg, "ASd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_lsd_reg, "LSd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_roxd_reg, "ROXd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_rod_reg, "ROd.b #, D89", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_lsd_reg, "LSd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_roxd_reg, "ROXd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_rod_reg, "ROd.w #, D90", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_asd_reg, "ASd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_lsd_reg, "LSd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_roxd_reg, "ROXd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_rod_reg, "ROd.w #, D91", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_lsd_reg, "LSd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_roxd_reg, "ROXd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_rod_reg, "ROd.l #, D92", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_asd_reg, "ASd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_lsd_reg, "LSd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_roxd_reg, "ROXd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_rod_reg, "ROd.l #, D93", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_lsd_reg, "LSd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_roxd_reg, "ROXd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_rod_reg, "ROd.b #, D96", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_asd_reg, "ASd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_lsd_reg, "LSd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_roxd_reg, "ROXd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_rod_reg, "ROd.b #, D97", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_lsd_reg, "LSd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_roxd_reg, "ROXd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_rod_reg, "ROd.w #, D98", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_asd_reg, "ASd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_lsd_reg, "LSd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_roxd_reg, "ROXd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_rod_reg, "ROd.w #, D99", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_lsd_reg, "LSd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_roxd_reg, "ROXd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_rod_reg, "ROd.l #, D100", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_asd_reg, "ASd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_lsd_reg, "LSd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_roxd_reg, "ROXd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_rod_reg, "ROd.l #, D101", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_lsd_reg, "LSd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_roxd_reg, "ROXd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_rod_reg, "ROd.b #, D104", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_asd_reg, "ASd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_lsd_reg, "LSd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_roxd_reg, "ROXd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_rod_reg, "ROd.b #, D105", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_lsd_reg, "LSd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_roxd_reg, "ROXd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_rod_reg, "ROd.w #, D106", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_asd_reg, "ASd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_lsd_reg, "LSd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_roxd_reg, "ROXd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_rod_reg, "ROd.w #, D107", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_lsd_reg, "LSd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_roxd_reg, "ROXd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_rod_reg, "ROd.l #, D108", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_asd_reg, "ASd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_lsd_reg, "LSd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_roxd_reg, "ROXd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_rod_reg, "ROd.l #, D109", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_lsd_reg, "LSd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_roxd_reg, "ROXd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_rod_reg, "ROd.b #, D112", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_asd_reg, "ASd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_lsd_reg, "LSd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_roxd_reg, "ROXd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_rod_reg, "ROd.b #, D113", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_lsd_reg, "LSd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_roxd_reg, "ROXd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_rod_reg, "ROd.w #, D114", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_asd_reg, "ASd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_lsd_reg, "LSd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_roxd_reg, "ROXd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_rod_reg, "ROd.w #, D115", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_lsd_reg, "LSd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_roxd_reg, "ROXd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_rod_reg, "ROd.l #, D116", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_asd_reg, "ASd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_lsd_reg, "LSd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_roxd_reg, "ROXd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_rod_reg, "ROd.l #, D117", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_lsd_reg, "LSd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_roxd_reg, "ROXd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_rod_reg, "ROd.b #, D120", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_asd_reg, "ASd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_lsd_reg, "LSd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_roxd_reg, "ROXd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_rod_reg, "ROd.b #, D121", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_lsd_reg, "LSd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_roxd_reg, "ROXd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_rod_reg, "ROd.w #, D122", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_asd_reg, "ASd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_lsd_reg, "LSd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_roxd_reg, "ROXd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_rod_reg, "ROd.w #, D123", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_lsd_reg, "LSd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_roxd_reg, "ROXd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_rod_reg, "ROd.l #, D124", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_asd_reg, "ASd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_lsd_reg, "LSd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_roxd_reg, "ROXd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_rod_reg, "ROd.l #, D125", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_illegal, "ILLEGAL", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
	{cpu_line1111, "Line1111", 0},
}
