Project, 'coregen', initialised from file
'/home/magnhalv/Github/Skole/Pre-master
Project/CNN/VHDL/Memory/tmp/_cg/coregen.cgp'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <dual_block_mem> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
VHDL instantiation template already present, so not regenerating.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
