// Seed: 1162354715
module module_0 (
    output tri   id_0,
    input  wor   id_1,
    input  wand  id_2,
    input  uwire id_3
);
  wire id_5;
  assign module_2.type_10 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    id_5,
    output wand  id_1,
    input  uwire id_2,
    output uwire id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output logic id_3,
    input wor id_4,
    input wire id_5,
    output uwire id_6
);
  always id_3 <= 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_2
  );
endmodule
