============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jul 12 2025  10:01:59 pm
  Module:                 clocked_ripple_carry
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (317 ps) Setup Check with Pin out_register_reg[7]/CK->D
          Group: clock_i
     Startpoint: (F) a_i[1]
          Clock: (R) clock_i
       Endpoint: (F) out_register_reg[7]/D
          Clock: (R) clock_i

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      39                  
     Required Time:=     961                  
      Launch Clock:-       0                  
       Input Delay:-       2                  
         Data Path:-     642                  
             Slack:=     317                  

Exceptions/Constraints:
  input_delay              2              constraints.sdc_line_2_6_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  a_i[1]                 -       -      F     (arrival)      2  4.7     0     0       2    (-,-) 
  i_dut/g221__5107/Z     -       B->Z   F     XOR2_X1        2  4.5    14    76      78    (-,-) 
  i_dut/g220__2398/ZN    -       A2->ZN R     AOI22_X1       1  2.0    26    54     132    (-,-) 
  i_dut/g219/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     159    (-,-) 
  i_dut/g231__6783/ZN    -       A1->ZN R     AOI22_X1       1  2.0    26    47     206    (-,-) 
  i_dut/g230/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     234    (-,-) 
  i_dut/g234__1617/ZN    -       A1->ZN R     AOI22_X1       1  2.0    26    47     281    (-,-) 
  i_dut/g233/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     308    (-,-) 
  i_dut/g237__1705/ZN    -       A1->ZN R     AOI22_X1       1  2.0    26    47     355    (-,-) 
  i_dut/g236/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     382    (-,-) 
  i_dut/g240__8246/ZN    -       A1->ZN R     AOI22_X1       1  2.0    26    47     429    (-,-) 
  i_dut/g239/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     457    (-,-) 
  i_dut/g243__6131/ZN    -       A1->ZN R     AOI22_X1       1  2.0    26    47     504    (-,-) 
  i_dut/g242/ZN          -       A->ZN  F     INV_X1         2  4.4    10    27     531    (-,-) 
  i_dut/g34_g115__9315/Z -       A->Z   F     XOR2_X1        1  1.2    11    68     599    (-,-) 
  g46__6783/ZN           -       A1->ZN F     AND2_X1        1  1.4     6    36     635    (-,-) 
  out_register_reg[7]/D  -       -      F     DFF_X1         1    -     -     9     644    (-,-) 
#------------------------------------------------------------------------------------------------

