Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto ef7ee7ede666475994adaf12c91873e0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T01_HelloWorldTb_behav xil_defaultlib.T01_HelloWorldTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture sim of entity xil_defaultlib.t01_helloworldtb
Built simulation snapshot T01_HelloWorldTb_behav
