module Mux_4bit(
    input wire [3:0] input_1,
    input wire [3:0] input_2,
    input wire sel,
    output wire [3:0] output
);

assign output[0] = (input_1[0] & ~sel) | (input_2[0] & sel);
assign output[1] = (input_1[1] & ~sel) | (input_2[1] & sel);
assign output[2] = (input_1[2] & ~sel) | (input_2[2] & sel);
assign output[3] = (input_1[3] & ~sel) | (input_2[3] & sel);

endmodule
