// Seed: 662377658
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7
);
  assign id_0[(1)] = 1'd0;
  assign id_0[1]   = id_7 ? 1'b0 : 1;
  reg id_8;
  reg id_9;
  always @(id_1) begin
    id_8 <= id_9;
  end
  logic id_10, id_11;
  type_17 id_12 (
      .id_0(id_2),
      .id_1(1)
  );
  assign id_5 = 1;
endmodule
