
P2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005560  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005754  08005754  00015754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057d4  080057d4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080057d4  080057d4  000157d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057dc  080057dc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057dc  080057dc  000157dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080057e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000000c  080057f0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  080057f0  00020448  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a74b  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000357b  00000000  00000000  0003a7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015a8  00000000  00000000  0003dd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001093  00000000  00000000  0003f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d703  00000000  00000000  0004038b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018fb5  00000000  00000000  0006da8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001275dd  00000000  00000000  00086a43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ca0  00000000  00000000  001ae020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001b3cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	2000000c 	.word	0x2000000c
 8000210:	00000000 	.word	0x00000000
 8000214:	0800573c 	.word	0x0800573c

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000010 	.word	0x20000010
 8000230:	0800573c 	.word	0x0800573c

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b982 	b.w	8000550 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	460f      	mov	r7, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d146      	bne.n	8000302 <__udivmoddi4+0x9e>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d95e      	bls.n	8000338 <__udivmoddi4+0xd4>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b143      	cbz	r3, 8000292 <__udivmoddi4+0x2e>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	409f      	lsls	r7, r3
 800028a:	409c      	lsls	r4, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	4317      	orrs	r7, r2
 8000292:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000296:	fa1f f58c 	uxth.w	r5, ip
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fbb7 f1fe 	udiv	r1, r7, lr
 80002a0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d908      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f200 8134 	bhi.w	8000528 <__udivmoddi4+0x2c4>
 80002c0:	4639      	mov	r1, r7
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	fb00 f505 	mul.w	r5, r0, r5
 80002d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x88>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x86>
 80002e4:	42a5      	cmp	r5, r4
 80002e6:	f200 8119 	bhi.w	800051c <__udivmoddi4+0x2b8>
 80002ea:	4610      	mov	r0, r2
 80002ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11e      	cbz	r6, 80002fe <__udivmoddi4+0x9a>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c6 4300 	strd	r4, r3, [r6]
 80002fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0xb4>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80fc 	beq.w	8000504 <__udivmoddi4+0x2a0>
 800030c:	2100      	movs	r1, #0
 800030e:	e9c6 0500 	strd	r0, r5, [r6]
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	d14c      	bne.n	80003ba <__udivmoddi4+0x156>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f0c0 80f2 	bcc.w	800050a <__udivmoddi4+0x2a6>
 8000326:	4282      	cmp	r2, r0
 8000328:	f240 80ef 	bls.w	800050a <__udivmoddi4+0x2a6>
 800032c:	4608      	mov	r0, r1
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0x9a>
 8000332:	e9c6 4700 	strd	r4, r7, [r6]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0x9a>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xd8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f382 	clz	r3, r2
 8000340:	2b00      	cmp	r3, #0
 8000342:	f040 809f 	bne.w	8000484 <__udivmoddi4+0x220>
 8000346:	1a8a      	subs	r2, r1, r2
 8000348:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb2 f5fe 	udiv	r5, r2, lr
 8000356:	fb0e 2015 	mls	r0, lr, r5, r2
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb07 f005 	mul.w	r0, r7, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d90f      	bls.n	8000388 <__udivmoddi4+0x124>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	bf2c      	ite	cs
 8000372:	f04f 0901 	movcs.w	r9, #1
 8000376:	f04f 0900 	movcc.w	r9, #0
 800037a:	4290      	cmp	r0, r2
 800037c:	d903      	bls.n	8000386 <__udivmoddi4+0x122>
 800037e:	f1b9 0f00 	cmp.w	r9, #0
 8000382:	f000 80ce 	beq.w	8000522 <__udivmoddi4+0x2be>
 8000386:	4645      	mov	r5, r8
 8000388:	1a12      	subs	r2, r2, r0
 800038a:	b2a4      	uxth	r4, r4
 800038c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000390:	fb0e 2210 	mls	r2, lr, r0, r2
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039c:	42a7      	cmp	r7, r4
 800039e:	d908      	bls.n	80003b2 <__udivmoddi4+0x14e>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x14c>
 80003aa:	42a7      	cmp	r7, r4
 80003ac:	f200 80b3 	bhi.w	8000516 <__udivmoddi4+0x2b2>
 80003b0:	4610      	mov	r0, r2
 80003b2:	1be4      	subs	r4, r4, r7
 80003b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b8:	e79c      	b.n	80002f4 <__udivmoddi4+0x90>
 80003ba:	f1c1 0420 	rsb	r4, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa05 fc01 	lsl.w	ip, r5, r1
 80003c4:	fa22 f704 	lsr.w	r7, r2, r4
 80003c8:	40e5      	lsrs	r5, r4
 80003ca:	408a      	lsls	r2, r1
 80003cc:	431f      	orrs	r7, r3
 80003ce:	fa20 f304 	lsr.w	r3, r0, r4
 80003d2:	4088      	lsls	r0, r1
 80003d4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003d8:	ea43 030c 	orr.w	r3, r3, ip
 80003dc:	fa1f fc87 	uxth.w	ip, r7
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb5 fef8 	udiv	lr, r5, r8
 80003e8:	fb08 551e 	mls	r5, r8, lr, r5
 80003ec:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 80003f0:	fb0e f90c 	mul.w	r9, lr, ip
 80003f4:	45a9      	cmp	r9, r5
 80003f6:	d90e      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003f8:	197d      	adds	r5, r7, r5
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	f04f 0b01 	movcs.w	fp, #1
 8000404:	f04f 0b00 	movcc.w	fp, #0
 8000408:	45a9      	cmp	r9, r5
 800040a:	d903      	bls.n	8000414 <__udivmoddi4+0x1b0>
 800040c:	f1bb 0f00 	cmp.w	fp, #0
 8000410:	f000 808d 	beq.w	800052e <__udivmoddi4+0x2ca>
 8000414:	46d6      	mov	lr, sl
 8000416:	eba5 0509 	sub.w	r5, r5, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb5 f3f8 	udiv	r3, r5, r8
 8000422:	fb08 5513 	mls	r5, r8, r3, r5
 8000426:	fb03 fc0c 	mul.w	ip, r3, ip
 800042a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 800042e:	45ac      	cmp	ip, r5
 8000430:	d906      	bls.n	8000440 <__udivmoddi4+0x1dc>
 8000432:	197d      	adds	r5, r7, r5
 8000434:	f103 38ff 	add.w	r8, r3, #4294967295
 8000438:	d201      	bcs.n	800043e <__udivmoddi4+0x1da>
 800043a:	45ac      	cmp	ip, r5
 800043c:	d87e      	bhi.n	800053c <__udivmoddi4+0x2d8>
 800043e:	4643      	mov	r3, r8
 8000440:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000444:	eba5 050c 	sub.w	r5, r5, ip
 8000448:	fba3 9802 	umull	r9, r8, r3, r2
 800044c:	4545      	cmp	r5, r8
 800044e:	46ce      	mov	lr, r9
 8000450:	46c4      	mov	ip, r8
 8000452:	d302      	bcc.n	800045a <__udivmoddi4+0x1f6>
 8000454:	d106      	bne.n	8000464 <__udivmoddi4+0x200>
 8000456:	4548      	cmp	r0, r9
 8000458:	d204      	bcs.n	8000464 <__udivmoddi4+0x200>
 800045a:	3b01      	subs	r3, #1
 800045c:	ebb9 0e02 	subs.w	lr, r9, r2
 8000460:	eb68 0c07 	sbc.w	ip, r8, r7
 8000464:	2e00      	cmp	r6, #0
 8000466:	d06f      	beq.n	8000548 <__udivmoddi4+0x2e4>
 8000468:	ebb0 020e 	subs.w	r2, r0, lr
 800046c:	eb65 050c 	sbc.w	r5, r5, ip
 8000470:	40ca      	lsrs	r2, r1
 8000472:	fa05 f404 	lsl.w	r4, r5, r4
 8000476:	40cd      	lsrs	r5, r1
 8000478:	4618      	mov	r0, r3
 800047a:	4314      	orrs	r4, r2
 800047c:	2100      	movs	r1, #0
 800047e:	e9c6 4500 	strd	r4, r5, [r6]
 8000482:	e73c      	b.n	80002fe <__udivmoddi4+0x9a>
 8000484:	fa02 fc03 	lsl.w	ip, r2, r3
 8000488:	f1c3 0220 	rsb	r2, r3, #32
 800048c:	4099      	lsls	r1, r3
 800048e:	409c      	lsls	r4, r3
 8000490:	40d5      	lsrs	r5, r2
 8000492:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000496:	fa20 f202 	lsr.w	r2, r0, r2
 800049a:	fa1f f78c 	uxth.w	r7, ip
 800049e:	fbb5 f0fe 	udiv	r0, r5, lr
 80004a2:	430a      	orrs	r2, r1
 80004a4:	fb0e 5510 	mls	r5, lr, r0, r5
 80004a8:	0c11      	lsrs	r1, r2, #16
 80004aa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ae:	fb00 f507 	mul.w	r5, r0, r7
 80004b2:	428d      	cmp	r5, r1
 80004b4:	d90e      	bls.n	80004d4 <__udivmoddi4+0x270>
 80004b6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80004be:	bf2c      	ite	cs
 80004c0:	f04f 0901 	movcs.w	r9, #1
 80004c4:	f04f 0900 	movcc.w	r9, #0
 80004c8:	428d      	cmp	r5, r1
 80004ca:	d902      	bls.n	80004d2 <__udivmoddi4+0x26e>
 80004cc:	f1b9 0f00 	cmp.w	r9, #0
 80004d0:	d031      	beq.n	8000536 <__udivmoddi4+0x2d2>
 80004d2:	4640      	mov	r0, r8
 80004d4:	1b49      	subs	r1, r1, r5
 80004d6:	b292      	uxth	r2, r2
 80004d8:	fbb1 f5fe 	udiv	r5, r1, lr
 80004dc:	fb0e 1115 	mls	r1, lr, r5, r1
 80004e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e4:	fb05 f107 	mul.w	r1, r5, r7
 80004e8:	4291      	cmp	r1, r2
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x298>
 80004ec:	eb1c 0202 	adds.w	r2, ip, r2
 80004f0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x296>
 80004f6:	4291      	cmp	r1, r2
 80004f8:	d823      	bhi.n	8000542 <__udivmoddi4+0x2de>
 80004fa:	4645      	mov	r5, r8
 80004fc:	1a52      	subs	r2, r2, r1
 80004fe:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000502:	e726      	b.n	8000352 <__udivmoddi4+0xee>
 8000504:	4631      	mov	r1, r6
 8000506:	4630      	mov	r0, r6
 8000508:	e6f9      	b.n	80002fe <__udivmoddi4+0x9a>
 800050a:	1a84      	subs	r4, r0, r2
 800050c:	eb65 0203 	sbc.w	r2, r5, r3
 8000510:	2001      	movs	r0, #1
 8000512:	4617      	mov	r7, r2
 8000514:	e70b      	b.n	800032e <__udivmoddi4+0xca>
 8000516:	4464      	add	r4, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14e>
 800051c:	4464      	add	r4, ip
 800051e:	3802      	subs	r0, #2
 8000520:	e6e4      	b.n	80002ec <__udivmoddi4+0x88>
 8000522:	3d02      	subs	r5, #2
 8000524:	4462      	add	r2, ip
 8000526:	e72f      	b.n	8000388 <__udivmoddi4+0x124>
 8000528:	3902      	subs	r1, #2
 800052a:	4462      	add	r2, ip
 800052c:	e6c9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800052e:	f1ae 0e02 	sub.w	lr, lr, #2
 8000532:	443d      	add	r5, r7
 8000534:	e76f      	b.n	8000416 <__udivmoddi4+0x1b2>
 8000536:	3802      	subs	r0, #2
 8000538:	4461      	add	r1, ip
 800053a:	e7cb      	b.n	80004d4 <__udivmoddi4+0x270>
 800053c:	3b02      	subs	r3, #2
 800053e:	443d      	add	r5, r7
 8000540:	e77e      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000542:	3d02      	subs	r5, #2
 8000544:	4462      	add	r2, ip
 8000546:	e7d9      	b.n	80004fc <__udivmoddi4+0x298>
 8000548:	4618      	mov	r0, r3
 800054a:	4631      	mov	r1, r6
 800054c:	e6d7      	b.n	80002fe <__udivmoddi4+0x9a>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800055c:	4b08      	ldr	r3, [pc, #32]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800055e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000560:	4907      	ldr	r1, [pc, #28]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000568:	4b05      	ldr	r3, [pc, #20]	; (8000580 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800056a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4013      	ands	r3, r2
 8000570:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000572:	68fb      	ldr	r3, [r7, #12]
}
 8000574:	bf00      	nop
 8000576:	3714      	adds	r7, #20
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40021000 	.word	0x40021000

08000584 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_USB
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 800058e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000590:	4907      	ldr	r1, [pc, #28]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4313      	orrs	r3, r2
 8000596:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <LL_APB1_GRP2_EnableClock+0x2c>)
 800059a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4013      	ands	r3, r2
 80005a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005a2:	68fb      	ldr	r3, [r7, #12]
}
 80005a4:	bf00      	nop
 80005a6:	3714      	adds	r7, #20
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr
 80005b0:	40021000 	.word	0x40021000

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b8:	f000 fd57 	bl	800106a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005bc:	f000 f81a 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c0:	f000 f9fe 	bl	80009c0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005c4:	f000 f87c 	bl	80006c0 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80005c8:	f000 f8f0 	bl	80007ac <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 80005cc:	f000 f902 	bl	80007d4 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 80005d0:	f000 f94e 	bl	8000870 <MX_RTC_Init>
  MX_UCPD1_Init();
 80005d4:	f000 f996 	bl	8000904 <MX_UCPD1_Init>
  MX_USB_PCD_Init();
 80005d8:	f000 f9ca 	bl	8000970 <MX_USB_PCD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(flag == 1){
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <main+0x3c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d1fb      	bne.n	80005dc <main+0x28>
		  HAL_GPIO_WritePin(L0_Pin, L0_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	2180      	movs	r1, #128	; 0x80
 80005e8:	2080      	movs	r0, #128	; 0x80
 80005ea:	f001 ffe5 	bl	80025b8 <HAL_GPIO_WritePin>
	  if(flag == 1){
 80005ee:	e7f5      	b.n	80005dc <main+0x28>
 80005f0:	20000440 	.word	0x20000440

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b098      	sub	sp, #96	; 0x60
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0318 	add.w	r3, r7, #24
 80005fe:	2248      	movs	r2, #72	; 0x48
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f005 f86e 	bl	80056e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000616:	2000      	movs	r0, #0
 8000618:	f002 f96a 	bl	80028f0 <HAL_PWREx_ControlVoltageScaling>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000622:	f000 fa85 	bl	8000b30 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000626:	f002 f945 	bl	80028b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <SystemClock_Config+0xc8>)
 800062c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000630:	4a22      	ldr	r2, [pc, #136]	; (80006bc <SystemClock_Config+0xc8>)
 8000632:	f023 0318 	bic.w	r3, r3, #24
 8000636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800063a:	2336      	movs	r3, #54	; 0x36
 800063c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800063e:	2381      	movs	r3, #129	; 0x81
 8000640:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000646:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000648:	2301      	movs	r3, #1
 800064a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064c:	2340      	movs	r3, #64	; 0x40
 800064e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000650:	2301      	movs	r3, #1
 8000652:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000654:	2300      	movs	r3, #0
 8000656:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000658:	2360      	movs	r3, #96	; 0x60
 800065a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065c:	2302      	movs	r3, #2
 800065e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000660:	2301      	movs	r3, #1
 8000662:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8000668:	2337      	movs	r3, #55	; 0x37
 800066a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800066c:	2307      	movs	r3, #7
 800066e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 0318 	add.w	r3, r7, #24
 800067c:	4618      	mov	r0, r3
 800067e:	f002 f9c7 	bl	8002a10 <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000688:	f000 fa52 	bl	8000b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2303      	movs	r3, #3
 8000692:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	2105      	movs	r1, #5
 80006a4:	4618      	mov	r0, r3
 80006a6:	f002 fe89 	bl	80033bc <HAL_RCC_ClockConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006b0:	f000 fa3e 	bl	8000b30 <Error_Handler>
  }
}
 80006b4:	bf00      	nop
 80006b6:	3760      	adds	r7, #96	; 0x60
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40021000 	.word	0x40021000

080006c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	; 0x28
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006c6:	f107 031c 	add.w	r3, r7, #28
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
 80006e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006e2:	4b2f      	ldr	r3, [pc, #188]	; (80007a0 <MX_ADC1_Init+0xe0>)
 80006e4:	4a2f      	ldr	r2, [pc, #188]	; (80007a4 <MX_ADC1_Init+0xe4>)
 80006e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006e8:	4b2d      	ldr	r3, [pc, #180]	; (80007a0 <MX_ADC1_Init+0xe0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006ee:	4b2c      	ldr	r3, [pc, #176]	; (80007a0 <MX_ADC1_Init+0xe0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f4:	4b2a      	ldr	r3, [pc, #168]	; (80007a0 <MX_ADC1_Init+0xe0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006fa:	4b29      	ldr	r3, [pc, #164]	; (80007a0 <MX_ADC1_Init+0xe0>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000700:	4b27      	ldr	r3, [pc, #156]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000702:	2204      	movs	r2, #4
 8000704:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000706:	4b26      	ldr	r3, [pc, #152]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000708:	2200      	movs	r2, #0
 800070a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800070c:	4b24      	ldr	r3, [pc, #144]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800070e:	2200      	movs	r2, #0
 8000710:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000712:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000714:	2201      	movs	r2, #1
 8000716:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000718:	4b21      	ldr	r3, [pc, #132]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800071a:	2200      	movs	r2, #0
 800071c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000720:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000722:	2200      	movs	r2, #0
 8000724:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000726:	4b1e      	ldr	r3, [pc, #120]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000728:	2200      	movs	r2, #0
 800072a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800072c:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000734:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000736:	2200      	movs	r2, #0
 8000738:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800073a:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800073c:	2200      	movs	r2, #0
 800073e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000742:	4817      	ldr	r0, [pc, #92]	; (80007a0 <MX_ADC1_Init+0xe0>)
 8000744:	f000 fea8 	bl	8001498 <HAL_ADC_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800074e:	f000 f9ef 	bl	8000b30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000752:	2300      	movs	r3, #0
 8000754:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	4619      	mov	r1, r3
 800075c:	4810      	ldr	r0, [pc, #64]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800075e:	f001 fbf7 	bl	8001f50 <HAL_ADCEx_MultiModeConfigChannel>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000768:	f000 f9e2 	bl	8000b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800076c:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_ADC1_Init+0xe8>)
 800076e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000770:	2306      	movs	r3, #6
 8000772:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000778:	237f      	movs	r3, #127	; 0x7f
 800077a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800077c:	2304      	movs	r3, #4
 800077e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	; (80007a0 <MX_ADC1_Init+0xe0>)
 800078a:	f000 ffd1 	bl	8001730 <HAL_ADC_ConfigChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000794:	f000 f9cc 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000798:	bf00      	nop
 800079a:	3728      	adds	r7, #40	; 0x28
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000028 	.word	0x20000028
 80007a4:	42028000 	.word	0x42028000
 80007a8:	0c900008 	.word	0x0c900008

080007ac <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80007b0:	2000      	movs	r0, #0
 80007b2:	f001 ff4b 	bl	800264c <HAL_ICACHE_ConfigAssociativityMode>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80007bc:	f000 f9b8 	bl	8000b30 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80007c0:	f001 ff64 	bl	800268c <HAL_ICACHE_Enable>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80007ca:	f000 f9b1 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007d8:	4b22      	ldr	r3, [pc, #136]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007da:	4a23      	ldr	r2, [pc, #140]	; (8000868 <MX_LPUART1_UART_Init+0x94>)
 80007dc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80007de:	4b21      	ldr	r3, [pc, #132]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007e0:	4a22      	ldr	r2, [pc, #136]	; (800086c <MX_LPUART1_UART_Init+0x98>)
 80007e2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007ea:	4b1e      	ldr	r3, [pc, #120]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007f0:	4b1c      	ldr	r3, [pc, #112]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007f6:	4b1b      	ldr	r3, [pc, #108]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007f8:	220c      	movs	r2, #12
 80007fa:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fc:	4b19      	ldr	r3, [pc, #100]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 80007fe:	2200      	movs	r2, #0
 8000800:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000802:	4b18      	ldr	r3, [pc, #96]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 8000804:	2200      	movs	r2, #0
 8000806:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000808:	4b16      	ldr	r3, [pc, #88]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 800080a:	2200      	movs	r2, #0
 800080c:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 8000810:	2200      	movs	r2, #0
 8000812:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000814:	4b13      	ldr	r3, [pc, #76]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 8000816:	2200      	movs	r2, #0
 8000818:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800081a:	4812      	ldr	r0, [pc, #72]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 800081c:	f003 ff02 	bl	8004624 <HAL_UART_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000826:	f000 f983 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800082a:	2100      	movs	r1, #0
 800082c:	480d      	ldr	r0, [pc, #52]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 800082e:	f004 fc9b 	bl	8005168 <HAL_UARTEx_SetTxFifoThreshold>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000838:	f000 f97a 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800083c:	2100      	movs	r1, #0
 800083e:	4809      	ldr	r0, [pc, #36]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 8000840:	f004 fcd0 	bl	80051e4 <HAL_UARTEx_SetRxFifoThreshold>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 800084a:	f000 f971 	bl	8000b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <MX_LPUART1_UART_Init+0x90>)
 8000850:	f004 fc51 	bl	80050f6 <HAL_UARTEx_DisableFifoMode>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 800085a:	f000 f969 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000090 	.word	0x20000090
 8000868:	40008000 	.word	0x40008000
 800086c:	00033324 	.word	0x00033324

08000870 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8000876:	463b      	mov	r3, r7
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]
 8000884:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000886:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <MX_RTC_Init+0x8c>)
 8000888:	4a1d      	ldr	r2, [pc, #116]	; (8000900 <MX_RTC_Init+0x90>)
 800088a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800088c:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <MX_RTC_Init+0x8c>)
 800088e:	2200      	movs	r2, #0
 8000890:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_RTC_Init+0x8c>)
 8000894:	227f      	movs	r2, #127	; 0x7f
 8000896:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_RTC_Init+0x8c>)
 800089a:	22ff      	movs	r2, #255	; 0xff
 800089c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_RTC_Init+0x8c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_RTC_Init+0x8c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_RTC_Init+0x8c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_RTC_Init+0x8c>)
 80008b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008b6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008b8:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_RTC_Init+0x8c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008be:	480f      	ldr	r0, [pc, #60]	; (80008fc <MX_RTC_Init+0x8c>)
 80008c0:	f003 fd76 	bl	80043b0 <HAL_RTC_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80008ca:	f000 f931 	bl	8000b30 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80008de:	463b      	mov	r3, r7
 80008e0:	4619      	mov	r1, r3
 80008e2:	4806      	ldr	r0, [pc, #24]	; (80008fc <MX_RTC_Init+0x8c>)
 80008e4:	f003 fe72 	bl	80045cc <HAL_RTCEx_PrivilegeModeSet>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80008ee:	f000 f91f 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000124 	.word	0x20000124
 8000900:	40002800 	.word	0x40002800

08000904 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	463b      	mov	r3, r7
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
 8000918:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800091a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800091e:	f7ff fe31 	bl	8000584 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000922:	2002      	movs	r0, #2
 8000924:	f7ff fe16 	bl	8000554 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000928:	2001      	movs	r0, #1
 800092a:	f7ff fe13 	bl	8000554 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800092e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000932:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000934:	2303      	movs	r3, #3
 8000936:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093c:	463b      	mov	r3, r7
 800093e:	4619      	mov	r1, r3
 8000940:	4809      	ldr	r0, [pc, #36]	; (8000968 <MX_UCPD1_Init+0x64>)
 8000942:	f004 fe26 	bl	8005592 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800094a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800094c:	2303      	movs	r3, #3
 800094e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000954:	463b      	mov	r3, r7
 8000956:	4619      	mov	r1, r3
 8000958:	4804      	ldr	r0, [pc, #16]	; (800096c <MX_UCPD1_Init+0x68>)
 800095a:	f004 fe1a 	bl	8005592 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	42020400 	.word	0x42020400
 800096c:	42020000 	.word	0x42020000

08000970 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 8000976:	4a11      	ldr	r2, [pc, #68]	; (80009bc <MX_USB_PCD_Init+0x4c>)
 8000978:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800097a:	4b0f      	ldr	r3, [pc, #60]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 800097c:	2208      	movs	r2, #8
 800097e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 8000982:	2202      	movs	r2, #2
 8000984:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000986:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 8000988:	2202      	movs	r2, #2
 800098a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800098c:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 800098e:	2200      	movs	r2, #0
 8000990:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000992:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 800099a:	2200      	movs	r2, #0
 800099c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800099e:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	; (80009b8 <MX_USB_PCD_Init+0x48>)
 80009a6:	f001 fe81 	bl	80026ac <HAL_PCD_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80009b0:	f000 f8be 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2000014c 	.word	0x2000014c
 80009bc:	4000d400 	.word	0x4000d400

080009c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28
 80009c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c6:	f107 0314 	add.w	r3, r7, #20
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
 80009d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	4b4a      	ldr	r3, [pc, #296]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	4a49      	ldr	r2, [pc, #292]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009dc:	f043 0304 	orr.w	r3, r3, #4
 80009e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e2:	4b47      	ldr	r3, [pc, #284]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	f003 0304 	and.w	r3, r3, #4
 80009ea:	613b      	str	r3, [r7, #16]
 80009ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b44      	ldr	r3, [pc, #272]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	4a43      	ldr	r2, [pc, #268]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009fa:	4b41      	ldr	r3, [pc, #260]	; (8000b00 <MX_GPIO_Init+0x140>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a06:	4b3e      	ldr	r3, [pc, #248]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	4a3d      	ldr	r2, [pc, #244]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a12:	4b3b      	ldr	r3, [pc, #236]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000a1e:	f001 ffc3 	bl	80029a8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	4b37      	ldr	r3, [pc, #220]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a26:	4a36      	ldr	r2, [pc, #216]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a2e:	4b34      	ldr	r3, [pc, #208]	; (8000b00 <MX_GPIO_Init+0x140>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L0_GPIO_Port, L0_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	4831      	ldr	r0, [pc, #196]	; (8000b04 <MX_GPIO_Init+0x144>)
 8000a40:	f001 fdba 	bl	80025b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a4a:	482f      	ldr	r0, [pc, #188]	; (8000b08 <MX_GPIO_Init+0x148>)
 8000a4c:	f001 fdb4 	bl	80025b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000a50:	2200      	movs	r2, #0
 8000a52:	21a0      	movs	r1, #160	; 0xa0
 8000a54:	482d      	ldr	r0, [pc, #180]	; (8000b0c <MX_GPIO_Init+0x14c>)
 8000a56:	f001 fdaf 	bl	80025b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a60:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4824      	ldr	r0, [pc, #144]	; (8000b04 <MX_GPIO_Init+0x144>)
 8000a72:	f001 fc21 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8000a76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a7c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 0314 	add.w	r3, r7, #20
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	481f      	ldr	r0, [pc, #124]	; (8000b0c <MX_GPIO_Init+0x14c>)
 8000a8e:	f001 fc13 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : L0_Pin */
  GPIO_InitStruct.Pin = L0_Pin;
 8000a92:	2380      	movs	r3, #128	; 0x80
 8000a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a96:	2301      	movs	r3, #1
 8000a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(L0_GPIO_Port, &GPIO_InitStruct);
 8000aa2:	f107 0314 	add.w	r3, r7, #20
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4816      	ldr	r0, [pc, #88]	; (8000b04 <MX_GPIO_Init+0x144>)
 8000aaa:	f001 fc05 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : L1_Pin */
  GPIO_InitStruct.Pin = L1_Pin;
 8000aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2300      	movs	r3, #0
 8000abe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(L1_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4810      	ldr	r0, [pc, #64]	; (8000b08 <MX_GPIO_Init+0x148>)
 8000ac8:	f001 fbf6 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_DBN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = UCPD_DBN_Pin|LED_BLUE_Pin;
 8000acc:	23a0      	movs	r3, #160	; 0xa0
 8000ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	480a      	ldr	r0, [pc, #40]	; (8000b0c <MX_GPIO_Init+0x14c>)
 8000ae4:	f001 fbe8 	bl	80022b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2100      	movs	r1, #0
 8000aec:	2018      	movs	r0, #24
 8000aee:	f001 fbae 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 8000af2:	2018      	movs	r0, #24
 8000af4:	f001 fbc5 	bl	8002282 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	; 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40021000 	.word	0x40021000
 8000b04:	42020800 	.word	0x42020800
 8000b08:	42020000 	.word	0x42020000
 8000b0c:	42020400 	.word	0x42020400

08000b10 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	80fb      	strh	r3, [r7, #6]
	flag=1;
 8000b1a:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]

}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	20000440 	.word	0x20000440

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <Error_Handler+0x8>
	...

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b42:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <HAL_MspInit+0x44>)
 8000b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b46:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <HAL_MspInit+0x44>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <HAL_MspInit+0x44>)
 8000b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <HAL_MspInit+0x44>)
 8000b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b5e:	4a08      	ldr	r2, [pc, #32]	; (8000b80 <HAL_MspInit+0x44>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b64:	6593      	str	r3, [r2, #88]	; 0x58
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_MspInit+0x44>)
 8000b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b72:	bf00      	nop
 8000b74:	370c      	adds	r7, #12
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	40021000 	.word	0x40021000

08000b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ae      	sub	sp, #184	; 0xb8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2294      	movs	r2, #148	; 0x94
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f004 fd9d 	bl	80056e4 <memset>
  if(hadc->Instance==ADC1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a1f      	ldr	r2, [pc, #124]	; (8000c2c <HAL_ADC_MspInit+0xa8>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d137      	bne.n	8000c24 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bb4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000bb8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000bba:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000bbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc2:	f107 0310 	add.w	r3, r7, #16
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f002 fedc 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000bd2:	f7ff ffad 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bda:	4a15      	ldr	r2, [pc, #84]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000bdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000be2:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bee:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	4a0f      	ldr	r2, [pc, #60]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000bf4:	f043 0304 	orr.w	r3, r3, #4
 8000bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <HAL_ADC_MspInit+0xac>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfe:	f003 0304 	and.w	r3, r3, #4
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8000c06:	2304      	movs	r3, #4
 8000c08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <HAL_ADC_MspInit+0xb0>)
 8000c20:	f001 fb4a 	bl	80022b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c24:	bf00      	nop
 8000c26:	37b8      	adds	r7, #184	; 0xb8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	42028000 	.word	0x42028000
 8000c30:	40021000 	.word	0x40021000
 8000c34:	42020800 	.word	0x42020800

08000c38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b0ae      	sub	sp, #184	; 0xb8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c40:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	605a      	str	r2, [r3, #4]
 8000c4a:	609a      	str	r2, [r3, #8]
 8000c4c:	60da      	str	r2, [r3, #12]
 8000c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	2294      	movs	r2, #148	; 0x94
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f004 fd43 	bl	80056e4 <memset>
  if(huart->Instance==LPUART1)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a22      	ldr	r2, [pc, #136]	; (8000cec <HAL_UART_MspInit+0xb4>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d13d      	bne.n	8000ce4 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c68:	2320      	movs	r3, #32
 8000c6a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c70:	f107 0310 	add.w	r3, r7, #16
 8000c74:	4618      	mov	r0, r3
 8000c76:	f002 fe85 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c80:	f7ff ff56 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c84:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c88:	4a19      	ldr	r2, [pc, #100]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000c8a:	f043 0301 	orr.w	r3, r3, #1
 8000c8e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000c90:	4b17      	ldr	r3, [pc, #92]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c9c:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca0:	4a13      	ldr	r2, [pc, #76]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ca6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ca8:	4b11      	ldr	r3, [pc, #68]	; (8000cf0 <HAL_UART_MspInit+0xb8>)
 8000caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cb0:	60bb      	str	r3, [r7, #8]
 8000cb2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000cb4:	f001 fe78 	bl	80029a8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_VCP_TX_Pin|ST_LINK_VCP_RX_Pin;
 8000cb8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000cd2:	2308      	movs	r3, #8
 8000cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cd8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <HAL_UART_MspInit+0xbc>)
 8000ce0:	f001 faea 	bl	80022b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000ce4:	bf00      	nop
 8000ce6:	37b8      	adds	r7, #184	; 0xb8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40008000 	.word	0x40008000
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	42021800 	.word	0x42021800

08000cf8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b0a8      	sub	sp, #160	; 0xa0
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d00:	f107 030c 	add.w	r3, r7, #12
 8000d04:	2294      	movs	r2, #148	; 0x94
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f004 fceb 	bl	80056e4 <memset>
  if(hrtc->Instance==RTC)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a16      	ldr	r2, [pc, #88]	; (8000d6c <HAL_RTC_MspInit+0x74>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d124      	bne.n	8000d62 <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d1c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d26:	f107 030c 	add.w	r3, r7, #12
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f002 fe2a 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000d36:	f7ff fefb 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <HAL_RTC_MspInit+0x78>)
 8000d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d40:	4a0b      	ldr	r2, [pc, #44]	; (8000d70 <HAL_RTC_MspInit+0x78>)
 8000d42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000d4a:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <HAL_RTC_MspInit+0x78>)
 8000d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d4e:	4a08      	ldr	r2, [pc, #32]	; (8000d70 <HAL_RTC_MspInit+0x78>)
 8000d50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d54:	6593      	str	r3, [r2, #88]	; 0x58
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_RTC_MspInit+0x78>)
 8000d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000d62:	bf00      	nop
 8000d64:	37a0      	adds	r7, #160	; 0xa0
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40002800 	.word	0x40002800
 8000d70:	40021000 	.word	0x40021000

08000d74 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b0ae      	sub	sp, #184	; 0xb8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d8c:	f107 0310 	add.w	r3, r7, #16
 8000d90:	2294      	movs	r2, #148	; 0x94
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f004 fca5 	bl	80056e4 <memset>
  if(hpcd->Instance==USB)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a22      	ldr	r2, [pc, #136]	; (8000e28 <HAL_PCD_MspInit+0xb4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d13d      	bne.n	8000e20 <HAL_PCD_MspInit+0xac>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000da4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000da8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	4618      	mov	r0, r3
 8000db6:	f002 fde5 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000dc0:	f7ff feb6 	bl	8000b30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc4:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc8:	4a18      	ldr	r2, [pc, #96]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd0:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd4:	f003 0301 	and.w	r3, r3, #1
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000ddc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000de0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000df6:	230a      	movs	r3, #10
 8000df8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e00:	4619      	mov	r1, r3
 8000e02:	480b      	ldr	r0, [pc, #44]	; (8000e30 <HAL_PCD_MspInit+0xbc>)
 8000e04:	f001 fa58 	bl	80022b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e0c:	4a07      	ldr	r2, [pc, #28]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000e0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e12:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <HAL_PCD_MspInit+0xb8>)
 8000e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000e20:	bf00      	nop
 8000e22:	37b8      	adds	r7, #184	; 0xb8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	4000d400 	.word	0x4000d400
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	42020000 	.word	0x42020000

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	e7fe      	b.n	8000e38 <NMI_Handler+0x4>

08000e3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3e:	e7fe      	b.n	8000e3e <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <MemManage_Handler+0x4>

08000e46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <BusFault_Handler+0x4>

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <UsageFault_Handler+0x4>

08000e52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e80:	f000 f94a 	bl	8001118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e90:	f001 fbaa 	bl	80025e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <SystemInit+0x20>)
 8000e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ea2:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <SystemInit+0x20>)
 8000ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ea8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b087      	sub	sp, #28
 8000ec0:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000ec2:	4b4f      	ldr	r3, [pc, #316]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0308 	and.w	r3, r3, #8
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d107      	bne.n	8000ede <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000ece:	4b4c      	ldr	r3, [pc, #304]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ed4:	0a1b      	lsrs	r3, r3, #8
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	e005      	b.n	8000eea <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000ede:	4b48      	ldr	r3, [pc, #288]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	091b      	lsrs	r3, r3, #4
 8000ee4:	f003 030f 	and.w	r3, r3, #15
 8000ee8:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000eea:	4a46      	ldr	r2, [pc, #280]	; (8001004 <SystemCoreClockUpdate+0x148>)
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef2:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ef4:	4b42      	ldr	r3, [pc, #264]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	f003 030c 	and.w	r3, r3, #12
 8000efc:	2b0c      	cmp	r3, #12
 8000efe:	d866      	bhi.n	8000fce <SystemCoreClockUpdate+0x112>
 8000f00:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <SystemCoreClockUpdate+0x4c>)
 8000f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f06:	bf00      	nop
 8000f08:	08000f3d 	.word	0x08000f3d
 8000f0c:	08000fcf 	.word	0x08000fcf
 8000f10:	08000fcf 	.word	0x08000fcf
 8000f14:	08000fcf 	.word	0x08000fcf
 8000f18:	08000f45 	.word	0x08000f45
 8000f1c:	08000fcf 	.word	0x08000fcf
 8000f20:	08000fcf 	.word	0x08000fcf
 8000f24:	08000fcf 	.word	0x08000fcf
 8000f28:	08000f4d 	.word	0x08000f4d
 8000f2c:	08000fcf 	.word	0x08000fcf
 8000f30:	08000fcf 	.word	0x08000fcf
 8000f34:	08000fcf 	.word	0x08000fcf
 8000f38:	08000f55 	.word	0x08000f55
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000f3c:	4a32      	ldr	r2, [pc, #200]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	6013      	str	r3, [r2, #0]
      break;
 8000f42:	e048      	b.n	8000fd6 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000f44:	4b30      	ldr	r3, [pc, #192]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000f46:	4a31      	ldr	r2, [pc, #196]	; (800100c <SystemCoreClockUpdate+0x150>)
 8000f48:	601a      	str	r2, [r3, #0]
      break;
 8000f4a:	e044      	b.n	8000fd6 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f4c:	4b2e      	ldr	r3, [pc, #184]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000f4e:	4a30      	ldr	r2, [pc, #192]	; (8001010 <SystemCoreClockUpdate+0x154>)
 8000f50:	601a      	str	r2, [r3, #0]
      break;
 8000f52:	e040      	b.n	8000fd6 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000f54:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000f5e:	4b28      	ldr	r3, [pc, #160]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	091b      	lsrs	r3, r3, #4
 8000f64:	f003 030f 	and.w	r3, r3, #15
 8000f68:	3301      	adds	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d003      	beq.n	8000f7a <SystemCoreClockUpdate+0xbe>
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d006      	beq.n	8000f86 <SystemCoreClockUpdate+0xca>
 8000f78:	e00b      	b.n	8000f92 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000f7a:	4a24      	ldr	r2, [pc, #144]	; (800100c <SystemCoreClockUpdate+0x150>)
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f82:	613b      	str	r3, [r7, #16]
          break;
 8000f84:	e00b      	b.n	8000f9e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000f86:	4a22      	ldr	r2, [pc, #136]	; (8001010 <SystemCoreClockUpdate+0x154>)
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8e:	613b      	str	r3, [r7, #16]
          break;
 8000f90:	e005      	b.n	8000f9e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9a:	613b      	str	r3, [r7, #16]
          break;
 8000f9c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000f9e:	4b18      	ldr	r3, [pc, #96]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	fb02 f303 	mul.w	r3, r2, r3
 8000fae:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000fb0:	4b13      	ldr	r3, [pc, #76]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	0e5b      	lsrs	r3, r3, #25
 8000fb6:	f003 0303 	and.w	r3, r3, #3
 8000fba:	3301      	adds	r3, #1
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc8:	4a0f      	ldr	r2, [pc, #60]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000fca:	6013      	str	r3, [r2, #0]
      break;
 8000fcc:	e003      	b.n	8000fd6 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000fce:	4a0e      	ldr	r2, [pc, #56]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	6013      	str	r3, [r2, #0]
      break;
 8000fd4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <SystemCoreClockUpdate+0x144>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	091b      	lsrs	r3, r3, #4
 8000fdc:	f003 030f 	and.w	r3, r3, #15
 8000fe0:	4a0c      	ldr	r2, [pc, #48]	; (8001014 <SystemCoreClockUpdate+0x158>)
 8000fe2:	5cd3      	ldrb	r3, [r2, r3]
 8000fe4:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000fe6:	4b08      	ldr	r3, [pc, #32]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff0:	4a05      	ldr	r2, [pc, #20]	; (8001008 <SystemCoreClockUpdate+0x14c>)
 8000ff2:	6013      	str	r3, [r2, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	371c      	adds	r7, #28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	40021000 	.word	0x40021000
 8001004:	0800576c 	.word	0x0800576c
 8001008:	20000000 	.word	0x20000000
 800100c:	00f42400 	.word	0x00f42400
 8001010:	007a1200 	.word	0x007a1200
 8001014:	08005754 	.word	0x08005754

08001018 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001018:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001050 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800101c:	f7ff ff3c 	bl	8000e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001020:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001022:	e003      	b.n	800102c <LoopCopyDataInit>

08001024 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001024:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001026:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001028:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800102a:	3104      	adds	r1, #4

0800102c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800102c:	480a      	ldr	r0, [pc, #40]	; (8001058 <LoopForever+0xa>)
	ldr	r3, =_edata
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001030:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001032:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001034:	d3f6      	bcc.n	8001024 <CopyDataInit>
	ldr	r2, =_sbss
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001038:	e002      	b.n	8001040 <LoopFillZerobss>

0800103a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800103a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800103c:	f842 3b04 	str.w	r3, [r2], #4

08001040 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <LoopForever+0x16>)
	cmp	r2, r3
 8001042:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001044:	d3f9      	bcc.n	800103a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001046:	f004 fb55 	bl	80056f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800104a:	f7ff fab3 	bl	80005b4 <main>

0800104e <LoopForever>:

LoopForever:
    b LoopForever
 800104e:	e7fe      	b.n	800104e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001050:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001054:	080057e4 	.word	0x080057e4
	ldr	r0, =_sdata
 8001058:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800105c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001060:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001064:	20000448 	.word	0x20000448

08001068 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001068:	e7fe      	b.n	8001068 <ADC1_2_IRQHandler>

0800106a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001070:	2300      	movs	r3, #0
 8001072:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001074:	2004      	movs	r0, #4
 8001076:	f001 f8df 	bl	8002238 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 800107a:	f7ff ff1f 	bl	8000ebc <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800107e:	2000      	movs	r0, #0
 8001080:	f000 f80e 	bl	80010a0 <HAL_InitTick>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d002      	beq.n	8001090 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	71fb      	strb	r3, [r7, #7]
 800108e:	e001      	b.n	8001094 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001090:	f7ff fd54 	bl	8000b3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001094:	79fb      	ldrb	r3, [r7, #7]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <HAL_InitTick+0x6c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d023      	beq.n	80010fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010b4:	4b16      	ldr	r3, [pc, #88]	; (8001110 <HAL_InitTick+0x70>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b14      	ldr	r3, [pc, #80]	; (800110c <HAL_InitTick+0x6c>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ca:	4618      	mov	r0, r3
 80010cc:	f001 f8e7 	bl	800229e <HAL_SYSTICK_Config>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10f      	bne.n	80010f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b07      	cmp	r3, #7
 80010da:	d809      	bhi.n	80010f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010dc:	2200      	movs	r2, #0
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
 80010e4:	f001 f8b3 	bl	800224e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010e8:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <HAL_InitTick+0x74>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	e007      	b.n	8001100 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	73fb      	strb	r3, [r7, #15]
 80010f4:	e004      	b.n	8001100 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	73fb      	strb	r3, [r7, #15]
 80010fa:	e001      	b.n	8001100 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000008 	.word	0x20000008
 8001110:	20000000 	.word	0x20000000
 8001114:	20000004 	.word	0x20000004

08001118 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800111c:	4b06      	ldr	r3, [pc, #24]	; (8001138 <HAL_IncTick+0x20>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	4b06      	ldr	r3, [pc, #24]	; (800113c <HAL_IncTick+0x24>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4413      	add	r3, r2
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <HAL_IncTick+0x24>)
 800112a:	6013      	str	r3, [r2, #0]
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	20000008 	.word	0x20000008
 800113c:	20000444 	.word	0x20000444

08001140 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  return uwTick;
 8001144:	4b03      	ldr	r3, [pc, #12]	; (8001154 <HAL_GetTick+0x14>)
 8001146:	681b      	ldr	r3, [r3, #0]
}
 8001148:	4618      	mov	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000444 	.word	0x20000444

08001158 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	431a      	orrs	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	609a      	str	r2, [r3, #8]
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	431a      	orrs	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	609a      	str	r2, [r3, #8]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	3360      	adds	r3, #96	; 0x60
 80011d2:	461a      	mov	r2, r3
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <LL_ADC_SetOffset+0x44>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	4313      	orrs	r3, r2
 80011f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80011f8:	bf00      	nop
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	03fff000 	.word	0x03fff000

08001208 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3360      	adds	r3, #96	; 0x60
 8001216:	461a      	mov	r2, r3
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	4413      	add	r3, r2
 800121e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001228:	4618      	mov	r0, r3
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001234:	b480      	push	{r7}
 8001236:	b087      	sub	sp, #28
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	3360      	adds	r3, #96	; 0x60
 8001244:	461a      	mov	r2, r3
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	431a      	orrs	r2, r3
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800125e:	bf00      	nop
 8001260:	371c      	adds	r7, #28
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	615a      	str	r2, [r3, #20]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001290:	b480      	push	{r7}
 8001292:	b087      	sub	sp, #28
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	3330      	adds	r3, #48	; 0x30
 80012a0:	461a      	mov	r2, r3
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	0a1b      	lsrs	r3, r3, #8
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	f003 030c 	and.w	r3, r3, #12
 80012ac:	4413      	add	r3, r2
 80012ae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	f003 031f 	and.w	r3, r3, #31
 80012ba:	211f      	movs	r1, #31
 80012bc:	fa01 f303 	lsl.w	r3, r1, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	401a      	ands	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	0e9b      	lsrs	r3, r3, #26
 80012c8:	f003 011f 	and.w	r1, r3, #31
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	f003 031f 	and.w	r3, r3, #31
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	431a      	orrs	r2, r3
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012dc:	bf00      	nop
 80012de:	371c      	adds	r7, #28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3314      	adds	r3, #20
 80012f8:	461a      	mov	r2, r3
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	0e5b      	lsrs	r3, r3, #25
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	f003 0304 	and.w	r3, r3, #4
 8001304:	4413      	add	r3, r2
 8001306:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	0d1b      	lsrs	r3, r3, #20
 8001310:	f003 031f 	and.w	r3, r3, #31
 8001314:	2107      	movs	r1, #7
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	401a      	ands	r2, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	0d1b      	lsrs	r3, r3, #20
 8001322:	f003 031f 	and.w	r3, r3, #31
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	431a      	orrs	r2, r3
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001332:	bf00      	nop
 8001334:	371c      	adds	r7, #28
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001358:	43db      	mvns	r3, r3
 800135a:	401a      	ands	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f003 0318 	and.w	r3, r3, #24
 8001362:	4908      	ldr	r1, [pc, #32]	; (8001384 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001364:	40d9      	lsrs	r1, r3
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	400b      	ands	r3, r1
 800136a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800136e:	431a      	orrs	r2, r3
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	0007ffff 	.word	0x0007ffff

08001388 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001398:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	6093      	str	r3, [r2, #8]
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013c0:	d101      	bne.n	80013c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80013e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001410:	d101      	bne.n	8001416 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 0301 	and.w	r3, r3, #1
 8001434:	2b01      	cmp	r3, #1
 8001436:	d101      	bne.n	800143c <LL_ADC_IsEnabled+0x18>
 8001438:	2301      	movs	r3, #1
 800143a:	e000      	b.n	800143e <LL_ADC_IsEnabled+0x1a>
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	2b04      	cmp	r3, #4
 800145c:	d101      	bne.n	8001462 <LL_ADC_REG_IsConversionOngoing+0x18>
 800145e:	2301      	movs	r3, #1
 8001460:	e000      	b.n	8001464 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 0308 	and.w	r3, r3, #8
 8001480:	2b08      	cmp	r3, #8
 8001482:	d101      	bne.n	8001488 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
	...

08001498 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e12e      	b.n	8001710 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d109      	bne.n	80014d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff fb5f 	bl	8000b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff67 	bl	80013ac <LL_ADC_IsDeepPowerDownEnabled>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d004      	beq.n	80014ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff4d 	bl	8001388 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ff82 	bl	80013fc <LL_ADC_IsInternalRegulatorEnabled>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d115      	bne.n	800152a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ff66 	bl	80013d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001508:	4b83      	ldr	r3, [pc, #524]	; (8001718 <HAL_ADC_Init+0x280>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	099b      	lsrs	r3, r3, #6
 800150e:	4a83      	ldr	r2, [pc, #524]	; (800171c <HAL_ADC_Init+0x284>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	099b      	lsrs	r3, r3, #6
 8001516:	3301      	adds	r3, #1
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800151c:	e002      	b.n	8001524 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	3b01      	subs	r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f9      	bne.n	800151e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff64 	bl	80013fc <LL_ADC_IsInternalRegulatorEnabled>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10d      	bne.n	8001556 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153e:	f043 0210 	orr.w	r2, r3, #16
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800154a:	f043 0201 	orr.w	r2, r3, #1
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff75 	bl	800144a <LL_ADC_REG_IsConversionOngoing>
 8001560:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001566:	f003 0310 	and.w	r3, r3, #16
 800156a:	2b00      	cmp	r3, #0
 800156c:	f040 80c7 	bne.w	80016fe <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	2b00      	cmp	r3, #0
 8001574:	f040 80c3 	bne.w	80016fe <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001580:	f043 0202 	orr.w	r2, r3, #2
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff49 	bl	8001424 <LL_ADC_IsEnabled>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d110      	bne.n	80015ba <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001598:	4861      	ldr	r0, [pc, #388]	; (8001720 <HAL_ADC_Init+0x288>)
 800159a:	f7ff ff43 	bl	8001424 <LL_ADC_IsEnabled>
 800159e:	4604      	mov	r4, r0
 80015a0:	4860      	ldr	r0, [pc, #384]	; (8001724 <HAL_ADC_Init+0x28c>)
 80015a2:	f7ff ff3f 	bl	8001424 <LL_ADC_IsEnabled>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4323      	orrs	r3, r4
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d105      	bne.n	80015ba <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	4619      	mov	r1, r3
 80015b4:	485c      	ldr	r0, [pc, #368]	; (8001728 <HAL_ADC_Init+0x290>)
 80015b6:	f7ff fdcf 	bl	8001158 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	7e5b      	ldrb	r3, [r3, #25]
 80015be:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015c4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80015ca:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80015d0:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015d8:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d106      	bne.n	80015f6 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	3b01      	subs	r3, #1
 80015ee:	045b      	lsls	r3, r3, #17
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d009      	beq.n	8001612 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001602:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	4b44      	ldr	r3, [pc, #272]	; (800172c <HAL_ADC_Init+0x294>)
 800161a:	4013      	ands	r3, r2
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	69b9      	ldr	r1, [r7, #24]
 8001622:	430b      	orrs	r3, r1
 8001624:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff20 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 8001630:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d140      	bne.n	80016ba <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d13d      	bne.n	80016ba <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7e1b      	ldrb	r3, [r3, #24]
 8001646:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001648:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001650:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001660:	f023 0306 	bic.w	r3, r3, #6
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	69b9      	ldr	r1, [r7, #24]
 800166a:	430b      	orrs	r3, r1
 800166c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001674:	2b01      	cmp	r3, #1
 8001676:	d118      	bne.n	80016aa <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001682:	f023 0304 	bic.w	r3, r3, #4
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800168e:	4311      	orrs	r1, r2
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001694:	4311      	orrs	r1, r2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800169a:	430a      	orrs	r2, r1
 800169c:	431a      	orrs	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f042 0201 	orr.w	r2, r2, #1
 80016a6:	611a      	str	r2, [r3, #16]
 80016a8:	e007      	b.n	80016ba <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	691a      	ldr	r2, [r3, #16]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f022 0201 	bic.w	r2, r2, #1
 80016b8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d10c      	bne.n	80016dc <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c8:	f023 010f 	bic.w	r1, r3, #15
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
 80016d0:	1e5a      	subs	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30
 80016da:	e007      	b.n	80016ec <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 020f 	bic.w	r2, r2, #15
 80016ea:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f0:	f023 0303 	bic.w	r3, r3, #3
 80016f4:	f043 0201 	orr.w	r2, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	659a      	str	r2, [r3, #88]	; 0x58
 80016fc:	e007      	b.n	800170e <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001702:	f043 0210 	orr.w	r2, r3, #16
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800170e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3724      	adds	r7, #36	; 0x24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd90      	pop	{r4, r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	053e2d63 	.word	0x053e2d63
 8001720:	42028000 	.word	0x42028000
 8001724:	42028100 	.word	0x42028100
 8001728:	42028300 	.word	0x42028300
 800172c:	fff0c007 	.word	0xfff0c007

08001730 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b0b7      	sub	sp, #220	; 0xdc
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800174a:	2b01      	cmp	r3, #1
 800174c:	d101      	bne.n	8001752 <HAL_ADC_ConfigChannel+0x22>
 800174e:	2302      	movs	r3, #2
 8001750:	e3c1      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0x7a6>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2201      	movs	r2, #1
 8001756:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fe73 	bl	800144a <LL_ADC_REG_IsConversionOngoing>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	f040 83a6 	bne.w	8001eb8 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	6859      	ldr	r1, [r3, #4]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	f7ff fd89 	bl	8001290 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe61 	bl	800144a <LL_ADC_REG_IsConversionOngoing>
 8001788:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fe6d 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 8001796:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800179a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f040 81c1 	bne.w	8001b26 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f040 81bc 	bne.w	8001b26 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017b6:	d10f      	bne.n	80017d8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2200      	movs	r2, #0
 80017c2:	4619      	mov	r1, r3
 80017c4:	f7ff fd90 	bl	80012e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fd4a 	bl	800126a <LL_ADC_SetSamplingTimeCommonConfig>
 80017d6:	e00e      	b.n	80017f6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	6819      	ldr	r1, [r3, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	461a      	mov	r2, r3
 80017e6:	f7ff fd7f 	bl	80012e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fd3a 	bl	800126a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	2b04      	cmp	r3, #4
 8001816:	d00a      	beq.n	800182e <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6818      	ldr	r0, [r3, #0]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	6919      	ldr	r1, [r3, #16]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001828:	f7ff fcca 	bl	80011c0 <LL_ADC_SetOffset>
 800182c:	e17b      	b.n	8001b26 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fce7 	bl	8001208 <LL_ADC_GetOffsetChannel>
 800183a:	4603      	mov	r3, r0
 800183c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10a      	bne.n	800185a <HAL_ADC_ConfigChannel+0x12a>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fcdc 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001850:	4603      	mov	r3, r0
 8001852:	0e9b      	lsrs	r3, r3, #26
 8001854:	f003 021f 	and.w	r2, r3, #31
 8001858:	e01e      	b.n	8001898 <HAL_ADC_ConfigChannel+0x168>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2100      	movs	r1, #0
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fcd1 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001866:	4603      	mov	r3, r0
 8001868:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001870:	fa93 f3a3 	rbit	r3, r3
 8001874:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001878:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800187c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001880:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8001888:	2320      	movs	r3, #32
 800188a:	e004      	b.n	8001896 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 800188c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001890:	fab3 f383 	clz	r3, r3
 8001894:	b2db      	uxtb	r3, r3
 8001896:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d105      	bne.n	80018b0 <HAL_ADC_ConfigChannel+0x180>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	0e9b      	lsrs	r3, r3, #26
 80018aa:	f003 031f 	and.w	r3, r3, #31
 80018ae:	e018      	b.n	80018e2 <HAL_ADC_ConfigChannel+0x1b2>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80018c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80018cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 80018d4:	2320      	movs	r3, #32
 80018d6:	e004      	b.n	80018e2 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 80018d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018dc:	fab3 f383 	clz	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d106      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fca0 	bl	8001234 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2101      	movs	r1, #1
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fc84 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001900:	4603      	mov	r3, r0
 8001902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10a      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x1f0>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2101      	movs	r1, #1
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fc79 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	0e9b      	lsrs	r3, r3, #26
 800191a:	f003 021f 	and.w	r2, r3, #31
 800191e:	e01e      	b.n	800195e <HAL_ADC_ConfigChannel+0x22e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2101      	movs	r1, #1
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff fc6e 	bl	8001208 <LL_ADC_GetOffsetChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001936:	fa93 f3a3 	rbit	r3, r3
 800193a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800193e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001942:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001946:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 800194e:	2320      	movs	r3, #32
 8001950:	e004      	b.n	800195c <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8001952:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001956:	fab3 f383 	clz	r3, r3
 800195a:	b2db      	uxtb	r3, r3
 800195c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001966:	2b00      	cmp	r3, #0
 8001968:	d105      	bne.n	8001976 <HAL_ADC_ConfigChannel+0x246>
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	0e9b      	lsrs	r3, r3, #26
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	e018      	b.n	80019a8 <HAL_ADC_ConfigChannel+0x278>
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800198a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800198e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001992:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 800199a:	2320      	movs	r3, #32
 800199c:	e004      	b.n	80019a8 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 800199e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019a2:	fab3 f383 	clz	r3, r3
 80019a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d106      	bne.n	80019ba <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2200      	movs	r2, #0
 80019b2:	2101      	movs	r1, #1
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fc3d 	bl	8001234 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2102      	movs	r1, #2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fc21 	bl	8001208 <LL_ADC_GetOffsetChannel>
 80019c6:	4603      	mov	r3, r0
 80019c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10a      	bne.n	80019e6 <HAL_ADC_ConfigChannel+0x2b6>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2102      	movs	r1, #2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fc16 	bl	8001208 <LL_ADC_GetOffsetChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	0e9b      	lsrs	r3, r3, #26
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	e01e      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x2f4>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2102      	movs	r1, #2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fc0b 	bl	8001208 <LL_ADC_GetOffsetChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019fc:	fa93 f3a3 	rbit	r3, r3
 8001a00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001a0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8001a14:	2320      	movs	r3, #32
 8001a16:	e004      	b.n	8001a22 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8001a18:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a1c:	fab3 f383 	clz	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d105      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x30c>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	0e9b      	lsrs	r3, r3, #26
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	e016      	b.n	8001a6a <HAL_ADC_ConfigChannel+0x33a>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a48:	fa93 f3a3 	rbit	r3, r3
 8001a4c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001a4e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 8001a5c:	2320      	movs	r3, #32
 8001a5e:	e004      	b.n	8001a6a <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8001a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a64:	fab3 f383 	clz	r3, r3
 8001a68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d106      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2200      	movs	r2, #0
 8001a74:	2102      	movs	r1, #2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fbdc 	bl	8001234 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2103      	movs	r1, #3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fbc0 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10a      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x378>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2103      	movs	r1, #3
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fbb5 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	0e9b      	lsrs	r3, r3, #26
 8001aa2:	f003 021f 	and.w	r2, r3, #31
 8001aa6:	e017      	b.n	8001ad8 <HAL_ADC_ConfigChannel+0x3a8>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2103      	movs	r1, #3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fbaa 	bl	8001208 <LL_ADC_GetOffsetChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aba:	fa93 f3a3 	rbit	r3, r3
 8001abe:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ac2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001ac4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 8001aca:	2320      	movs	r3, #32
 8001acc:	e003      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 8001ace:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ad0:	fab3 f383 	clz	r3, r3
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d105      	bne.n	8001af0 <HAL_ADC_ConfigChannel+0x3c0>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0e9b      	lsrs	r3, r3, #26
 8001aea:	f003 031f 	and.w	r3, r3, #31
 8001aee:	e011      	b.n	8001b14 <HAL_ADC_ConfigChannel+0x3e4>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001af8:	fa93 f3a3 	rbit	r3, r3
 8001afc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001afe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b00:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001b02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8001b08:	2320      	movs	r3, #32
 8001b0a:	e003      	b.n	8001b14 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8001b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b0e:	fab3 f383 	clz	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d106      	bne.n	8001b26 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2103      	movs	r1, #3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff fb87 	bl	8001234 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fc7a 	bl	8001424 <LL_ADC_IsEnabled>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f040 81c9 	bne.w	8001eca <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6818      	ldr	r0, [r3, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	6819      	ldr	r1, [r3, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	461a      	mov	r2, r3
 8001b46:	f7ff fbfb 	bl	8001340 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	4a8f      	ldr	r2, [pc, #572]	; (8001d8c <HAL_ADC_ConfigChannel+0x65c>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	f040 8131 	bne.w	8001db8 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10b      	bne.n	8001b7e <HAL_ADC_ConfigChannel+0x44e>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	0e9b      	lsrs	r3, r3, #26
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	f003 031f 	and.w	r3, r3, #31
 8001b72:	2b09      	cmp	r3, #9
 8001b74:	bf94      	ite	ls
 8001b76:	2301      	movls	r3, #1
 8001b78:	2300      	movhi	r3, #0
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	e019      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x482>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001b8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b8e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001b90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8001b96:	2320      	movs	r3, #32
 8001b98:	e003      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 8001b9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b9c:	fab3 f383 	clz	r3, r3
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	f003 031f 	and.w	r3, r3, #31
 8001ba8:	2b09      	cmp	r3, #9
 8001baa:	bf94      	ite	ls
 8001bac:	2301      	movls	r3, #1
 8001bae:	2300      	movhi	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d079      	beq.n	8001caa <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d107      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x4a2>
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	0e9b      	lsrs	r3, r3, #26
 8001bc8:	3301      	adds	r3, #1
 8001bca:	069b      	lsls	r3, r3, #26
 8001bcc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bd0:	e015      	b.n	8001bfe <HAL_ADC_ConfigChannel+0x4ce>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001be2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001be4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001bea:	2320      	movs	r3, #32
 8001bec:	e003      	b.n	8001bf6 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001bee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bf0:	fab3 f383 	clz	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	069b      	lsls	r3, r3, #26
 8001bfa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x4ee>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	0e9b      	lsrs	r3, r3, #26
 8001c10:	3301      	adds	r3, #1
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	2101      	movs	r1, #1
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	e017      	b.n	8001c4e <HAL_ADC_ConfigChannel+0x51e>
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c26:	fa93 f3a3 	rbit	r3, r3
 8001c2a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8001c36:	2320      	movs	r3, #32
 8001c38:	e003      	b.n	8001c42 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 8001c3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c3c:	fab3 f383 	clz	r3, r3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	3301      	adds	r3, #1
 8001c44:	f003 031f 	and.w	r3, r3, #31
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4e:	ea42 0103 	orr.w	r1, r2, r3
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10a      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x544>
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	0e9b      	lsrs	r3, r3, #26
 8001c64:	3301      	adds	r3, #1
 8001c66:	f003 021f 	and.w	r2, r3, #31
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	051b      	lsls	r3, r3, #20
 8001c72:	e018      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x576>
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c84:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	e003      	b.n	8001c98 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c92:	fab3 f383 	clz	r3, r3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	3301      	adds	r3, #1
 8001c9a:	f003 021f 	and.w	r2, r3, #31
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4413      	add	r3, r2
 8001ca4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	e081      	b.n	8001dae <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d107      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x596>
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	0e9b      	lsrs	r3, r3, #26
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	069b      	lsls	r3, r3, #26
 8001cc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cc4:	e015      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x5c2>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	3301      	adds	r3, #1
 8001cec:	069b      	lsls	r3, r3, #26
 8001cee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d109      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x5e2>
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	0e9b      	lsrs	r3, r3, #26
 8001d04:	3301      	adds	r3, #1
 8001d06:	f003 031f 	and.w	r3, r3, #31
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	e017      	b.n	8001d42 <HAL_ADC_ConfigChannel+0x612>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d18:	6a3b      	ldr	r3, [r7, #32]
 8001d1a:	fa93 f3a3 	rbit	r3, r3
 8001d1e:	61fb      	str	r3, [r7, #28]
  return result;
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 8001d2a:	2320      	movs	r3, #32
 8001d2c:	e003      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	fab3 f383 	clz	r3, r3
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	3301      	adds	r3, #1
 8001d38:	f003 031f 	and.w	r3, r3, #31
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d42:	ea42 0103 	orr.w	r1, r2, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x63e>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	0e9b      	lsrs	r3, r3, #26
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f003 021f 	and.w	r2, r3, #31
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	3b1e      	subs	r3, #30
 8001d66:	051b      	lsls	r3, r3, #20
 8001d68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d6c:	e01e      	b.n	8001dac <HAL_ADC_ConfigChannel+0x67c>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	613b      	str	r3, [r7, #16]
  return result;
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d104      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8001d86:	2320      	movs	r3, #32
 8001d88:	e006      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x668>
 8001d8a:	bf00      	nop
 8001d8c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	fab3 f383 	clz	r3, r3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f003 021f 	and.w	r2, r3, #31
 8001d9e:	4613      	mov	r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	4413      	add	r3, r2
 8001da4:	3b1e      	subs	r3, #30
 8001da6:	051b      	lsls	r3, r3, #20
 8001da8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7ff fa98 	bl	80012e8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b48      	ldr	r3, [pc, #288]	; (8001ee0 <HAL_ADC_ConfigChannel+0x7b0>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8082 	beq.w	8001eca <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dc6:	4847      	ldr	r0, [pc, #284]	; (8001ee4 <HAL_ADC_ConfigChannel+0x7b4>)
 8001dc8:	f7ff f9ec 	bl	80011a4 <LL_ADC_GetCommonPathInternalCh>
 8001dcc:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dd0:	4845      	ldr	r0, [pc, #276]	; (8001ee8 <HAL_ADC_ConfigChannel+0x7b8>)
 8001dd2:	f7ff fb27 	bl	8001424 <LL_ADC_IsEnabled>
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	4844      	ldr	r0, [pc, #272]	; (8001eec <HAL_ADC_ConfigChannel+0x7bc>)
 8001dda:	f7ff fb23 	bl	8001424 <LL_ADC_IsEnabled>
 8001dde:	4603      	mov	r3, r0
 8001de0:	4323      	orrs	r3, r4
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d15e      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a41      	ldr	r2, [pc, #260]	; (8001ef0 <HAL_ADC_ConfigChannel+0x7c0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d127      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001df0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001df4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d121      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a39      	ldr	r2, [pc, #228]	; (8001ee8 <HAL_ADC_ConfigChannel+0x7b8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d161      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e0a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4834      	ldr	r0, [pc, #208]	; (8001ee4 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e12:	f7ff f9b4 	bl	800117e <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e16:	4b37      	ldr	r3, [pc, #220]	; (8001ef4 <HAL_ADC_ConfigChannel+0x7c4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	099b      	lsrs	r3, r3, #6
 8001e1c:	4a36      	ldr	r2, [pc, #216]	; (8001ef8 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	099b      	lsrs	r3, r3, #6
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	4613      	mov	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8001e2e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8001e30:	e002      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f9      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e3e:	e044      	b.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a2d      	ldr	r2, [pc, #180]	; (8001efc <HAL_ADC_ConfigChannel+0x7cc>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d113      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10d      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a23      	ldr	r2, [pc, #140]	; (8001ee8 <HAL_ADC_ConfigChannel+0x7b8>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d134      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e68:	4619      	mov	r1, r3
 8001e6a:	481e      	ldr	r0, [pc, #120]	; (8001ee4 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e6c:	f7ff f987 	bl	800117e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e70:	e02b      	b.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a22      	ldr	r2, [pc, #136]	; (8001f00 <HAL_ADC_ConfigChannel+0x7d0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d126      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d120      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a16      	ldr	r2, [pc, #88]	; (8001ee8 <HAL_ADC_ConfigChannel+0x7b8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d11b      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4811      	ldr	r0, [pc, #68]	; (8001ee4 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e9e:	f7ff f96e 	bl	800117e <LL_ADC_SetCommonPathInternalCh>
 8001ea2:	e012      	b.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea8:	f043 0220 	orr.w	r2, r3, #32
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	659a      	str	r2, [r3, #88]	; 0x58

          tmp_hal_status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8001eb6:	e008      	b.n	8001eca <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ebc:	f043 0220 	orr.w	r2, r3, #32
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8001ed2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	37dc      	adds	r7, #220	; 0xdc
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd90      	pop	{r4, r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	80080000 	.word	0x80080000
 8001ee4:	42028300 	.word	0x42028300
 8001ee8:	42028000 	.word	0x42028000
 8001eec:	42028100 	.word	0x42028100
 8001ef0:	c7520000 	.word	0xc7520000
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	053e2d63 	.word	0x053e2d63
 8001efc:	cb840000 	.word	0xcb840000
 8001f00:	80000001 	.word	0x80000001

08001f04 <LL_ADC_IsEnabled>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d101      	bne.n	8001f1c <LL_ADC_IsEnabled+0x18>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e000      	b.n	8001f1e <LL_ADC_IsEnabled+0x1a>
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <LL_ADC_REG_IsConversionOngoing>:
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d101      	bne.n	8001f42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e000      	b.n	8001f44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b0a1      	sub	sp, #132	; 0x84
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d101      	bne.n	8001f6e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e089      	b.n	8002082 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001f76:	2300      	movs	r3, #0
 8001f78:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a42      	ldr	r2, [pc, #264]	; (800208c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d102      	bne.n	8001f8e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001f88:	4b41      	ldr	r3, [pc, #260]	; (8002090 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	e001      	b.n	8001f92 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10b      	bne.n	8001fb0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9c:	f043 0220 	orr.w	r2, r3, #32
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e068      	b.n	8002082 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ffb9 	bl	8001f2a <LL_ADC_REG_IsConversionOngoing>
 8001fb8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff ffb3 	bl	8001f2a <LL_ADC_REG_IsConversionOngoing>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d14a      	bne.n	8002060 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8001fca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d147      	bne.n	8002060 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001fd0:	4b30      	ldr	r3, [pc, #192]	; (8002094 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8001fd2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d027      	beq.n	800202c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001fdc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	6859      	ldr	r1, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fee:	035b      	lsls	r3, r3, #13
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ff6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ff8:	4824      	ldr	r0, [pc, #144]	; (800208c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8001ffa:	f7ff ff83 	bl	8001f04 <LL_ADC_IsEnabled>
 8001ffe:	4604      	mov	r4, r0
 8002000:	4823      	ldr	r0, [pc, #140]	; (8002090 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002002:	f7ff ff7f 	bl	8001f04 <LL_ADC_IsEnabled>
 8002006:	4603      	mov	r3, r0
 8002008:	4323      	orrs	r3, r4
 800200a:	2b00      	cmp	r3, #0
 800200c:	d132      	bne.n	8002074 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800200e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002016:	f023 030f 	bic.w	r3, r3, #15
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	6811      	ldr	r1, [r2, #0]
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	6892      	ldr	r2, [r2, #8]
 8002022:	430a      	orrs	r2, r1
 8002024:	431a      	orrs	r2, r3
 8002026:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002028:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800202a:	e023      	b.n	8002074 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800202c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002034:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002036:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002038:	4814      	ldr	r0, [pc, #80]	; (800208c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800203a:	f7ff ff63 	bl	8001f04 <LL_ADC_IsEnabled>
 800203e:	4604      	mov	r4, r0
 8002040:	4813      	ldr	r0, [pc, #76]	; (8002090 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002042:	f7ff ff5f 	bl	8001f04 <LL_ADC_IsEnabled>
 8002046:	4603      	mov	r3, r0
 8002048:	4323      	orrs	r3, r4
 800204a:	2b00      	cmp	r3, #0
 800204c:	d112      	bne.n	8002074 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800204e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002056:	f023 030f 	bic.w	r3, r3, #15
 800205a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800205c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800205e:	e009      	b.n	8002074 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	f043 0220 	orr.w	r2, r3, #32
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002072:	e000      	b.n	8002076 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002074:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800207e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002082:	4618      	mov	r0, r3
 8002084:	3784      	adds	r7, #132	; 0x84
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}
 800208a:	bf00      	nop
 800208c:	42028000 	.word	0x42028000
 8002090:	42028100 	.word	0x42028100
 8002094:	42028300 	.word	0x42028300

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <__NVIC_EnableIRQ+0x38>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
 8002150:	490c      	ldr	r1, [pc, #48]	; (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	0152      	lsls	r2, r2, #5
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4908      	ldr	r1, [pc, #32]	; (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
 8002170:	0152      	lsls	r2, r2, #5
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	bf28      	it	cs
 80021aa:	2303      	movcs	r3, #3
 80021ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3303      	adds	r3, #3
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b04      	subs	r3, #4
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
         );
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	; 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002204:	d301      	bcc.n	800220a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002206:	2301      	movs	r3, #1
 8002208:	e00f      	b.n	800222a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220a:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <SysTick_Config+0x40>)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3b01      	subs	r3, #1
 8002210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002212:	2107      	movs	r1, #7
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f7ff ff8e 	bl	8002138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <SysTick_Config+0x40>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <SysTick_Config+0x40>)
 8002224:	2207      	movs	r2, #7
 8002226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	e000e010 	.word	0xe000e010

08002238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff29 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800225c:	f7ff ff40 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 8002260:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	6978      	ldr	r0, [r7, #20]
 8002268:	f7ff ff90 	bl	800218c <NVIC_EncodePriority>
 800226c:	4602      	mov	r2, r0
 800226e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff5f 	bl	8002138 <__NVIC_SetPriority>
}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800228c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff33 	bl	80020fc <__NVIC_EnableIRQ>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7ff ffa4 	bl	80021f4 <SysTick_Config>
 80022ac:	4603      	mov	r3, r0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022c6:	e158      	b.n	800257a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	2101      	movs	r1, #1
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	fa01 f303 	lsl.w	r3, r1, r3
 80022d4:	4013      	ands	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 814a 	beq.w	8002574 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d005      	beq.n	80022f8 <HAL_GPIO_Init+0x40>
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d130      	bne.n	800235a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	2203      	movs	r2, #3
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4013      	ands	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800232e:	2201      	movs	r2, #1
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	f003 0201 	and.w	r2, r3, #1
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	2b03      	cmp	r3, #3
 8002364:	d017      	beq.n	8002396 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	2203      	movs	r2, #3
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4013      	ands	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d123      	bne.n	80023ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	08da      	lsrs	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3208      	adds	r2, #8
 80023aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	220f      	movs	r2, #15
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43db      	mvns	r3, r3
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	4013      	ands	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	691a      	ldr	r2, [r3, #16]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	08da      	lsrs	r2, r3, #3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3208      	adds	r2, #8
 80023e4:	6939      	ldr	r1, [r7, #16]
 80023e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	2203      	movs	r2, #3
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4013      	ands	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f003 0203 	and.w	r2, r3, #3
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4313      	orrs	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 80a4 	beq.w	8002574 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 800242c:	4a5a      	ldr	r2, [pc, #360]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3318      	adds	r3, #24
 8002434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a52      	ldr	r2, [pc, #328]	; (800259c <HAL_GPIO_Init+0x2e4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d025      	beq.n	80024a4 <HAL_GPIO_Init+0x1ec>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a51      	ldr	r2, [pc, #324]	; (80025a0 <HAL_GPIO_Init+0x2e8>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d01f      	beq.n	80024a0 <HAL_GPIO_Init+0x1e8>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a50      	ldr	r2, [pc, #320]	; (80025a4 <HAL_GPIO_Init+0x2ec>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d019      	beq.n	800249c <HAL_GPIO_Init+0x1e4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a4f      	ldr	r2, [pc, #316]	; (80025a8 <HAL_GPIO_Init+0x2f0>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d013      	beq.n	8002498 <HAL_GPIO_Init+0x1e0>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a4e      	ldr	r2, [pc, #312]	; (80025ac <HAL_GPIO_Init+0x2f4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00d      	beq.n	8002494 <HAL_GPIO_Init+0x1dc>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a4d      	ldr	r2, [pc, #308]	; (80025b0 <HAL_GPIO_Init+0x2f8>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d007      	beq.n	8002490 <HAL_GPIO_Init+0x1d8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a4c      	ldr	r2, [pc, #304]	; (80025b4 <HAL_GPIO_Init+0x2fc>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d101      	bne.n	800248c <HAL_GPIO_Init+0x1d4>
 8002488:	2306      	movs	r3, #6
 800248a:	e00c      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 800248c:	2307      	movs	r3, #7
 800248e:	e00a      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 8002490:	2305      	movs	r3, #5
 8002492:	e008      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 8002494:	2304      	movs	r3, #4
 8002496:	e006      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 8002498:	2303      	movs	r3, #3
 800249a:	e004      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 800249c:	2302      	movs	r3, #2
 800249e:	e002      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a4:	2300      	movs	r3, #0
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	f002 0203 	and.w	r2, r2, #3
 80024ac:	00d2      	lsls	r2, r2, #3
 80024ae:	4093      	lsls	r3, r2
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80024b6:	4938      	ldr	r1, [pc, #224]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	089b      	lsrs	r3, r3, #2
 80024bc:	3318      	adds	r3, #24
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024c4:	4b34      	ldr	r3, [pc, #208]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	4013      	ands	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024e8:	4a2b      	ldr	r2, [pc, #172]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024ee:	4b2a      	ldr	r3, [pc, #168]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002512:	4a21      	ldr	r2, [pc, #132]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002518:	4b1f      	ldr	r3, [pc, #124]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 800251a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800251e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	43db      	mvns	r3, r3
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800253e:	4a16      	ldr	r2, [pc, #88]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8002546:	4b14      	ldr	r3, [pc, #80]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 8002548:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800254c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	43db      	mvns	r3, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800256c:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <HAL_GPIO_Init+0x2e0>)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	3301      	adds	r3, #1
 8002578:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	fa22 f303 	lsr.w	r3, r2, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	f47f ae9f 	bne.w	80022c8 <HAL_GPIO_Init+0x10>
  }
}
 800258a:	bf00      	nop
 800258c:	bf00      	nop
 800258e:	371c      	adds	r7, #28
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	4002f400 	.word	0x4002f400
 800259c:	42020000 	.word	0x42020000
 80025a0:	42020400 	.word	0x42020400
 80025a4:	42020800 	.word	0x42020800
 80025a8:	42020c00 	.word	0x42020c00
 80025ac:	42021000 	.word	0x42021000
 80025b0:	42021400 	.word	0x42021400
 80025b4:	42021800 	.word	0x42021800

080025b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	460b      	mov	r3, r1
 80025c2:	807b      	strh	r3, [r7, #2]
 80025c4:	4613      	mov	r3, r2
 80025c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025c8:	787b      	ldrb	r3, [r7, #1]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	887a      	ldrh	r2, [r7, #2]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025d4:	e002      	b.n	80025dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025d6:	887a      	ldrh	r2, [r7, #2]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80025f2:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d006      	beq.n	800260c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80025fe:	4a0c      	ldr	r2, [pc, #48]	; (8002630 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002600:	88fb      	ldrh	r3, [r7, #6]
 8002602:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002604:	88fb      	ldrh	r3, [r7, #6]
 8002606:	4618      	mov	r0, r3
 8002608:	f000 f814 	bl	8002634 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800260c:	4b08      	ldr	r3, [pc, #32]	; (8002630 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d006      	beq.n	8002626 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002618:	4a05      	ldr	r2, [pc, #20]	; (8002630 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800261e:	88fb      	ldrh	r3, [r7, #6]
 8002620:	4618      	mov	r0, r3
 8002622:	f7fe fa75 	bl	8000b10 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	4002f400 	.word	0x4002f400

08002634 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b00      	cmp	r3, #0
 8002662:	d002      	beq.n	800266a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
 8002668:	e007      	b.n	800267a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800266a:	4b07      	ldr	r3, [pc, #28]	; (8002688 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 0204 	bic.w	r2, r3, #4
 8002672:	4905      	ldr	r1, [pc, #20]	; (8002688 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]
  }

  return status;
 800267a:	7bfb      	ldrb	r3, [r7, #15]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	40030400 	.word	0x40030400

0800268c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002690:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <HAL_ICACHE_Enable+0x1c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a04      	ldr	r2, [pc, #16]	; (80026a8 <HAL_ICACHE_Enable+0x1c>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40030400 	.word	0x40030400

080026ac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ae:	b08b      	sub	sp, #44	; 0x2c
 80026b0:	af06      	add	r7, sp, #24
 80026b2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e0cb      	b.n	8002856 <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7fe fb4e 	bl	8000d74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2203      	movs	r2, #3
 80026dc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f002 ffc1 	bl	800566c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	73fb      	strb	r3, [r7, #15]
 80026ee:	e040      	b.n	8002772 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	440b      	add	r3, r1
 8002700:	3301      	adds	r3, #1
 8002702:	2201      	movs	r2, #1
 8002704:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	440b      	add	r3, r1
 8002716:	7bfa      	ldrb	r2, [r7, #15]
 8002718:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800271a:	7bfb      	ldrb	r3, [r7, #15]
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	1c5a      	adds	r2, r3, #1
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	440b      	add	r3, r1
 800272a:	3303      	adds	r3, #3
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002730:	7bfa      	ldrb	r2, [r7, #15]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	440b      	add	r3, r1
 800273e:	3338      	adds	r3, #56	; 0x38
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	440b      	add	r3, r1
 8002752:	333c      	adds	r3, #60	; 0x3c
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	440b      	add	r3, r1
 8002766:	3340      	adds	r3, #64	; 0x40
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	3301      	adds	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
 8002772:	7bfa      	ldrb	r2, [r7, #15]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	429a      	cmp	r2, r3
 800277a:	d3b9      	bcc.n	80026f0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800277c:	2300      	movs	r3, #0
 800277e:	73fb      	strb	r3, [r7, #15]
 8002780:	e044      	b.n	800280c <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002782:	7bfa      	ldrb	r2, [r7, #15]
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	440b      	add	r3, r1
 8002790:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002798:	7bfa      	ldrb	r2, [r7, #15]
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	440b      	add	r3, r1
 80027a6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027aa:	7bfa      	ldrb	r2, [r7, #15]
 80027ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027ae:	7bfa      	ldrb	r2, [r7, #15]
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	440b      	add	r3, r1
 80027bc:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027c4:	7bfa      	ldrb	r2, [r7, #15]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	440b      	add	r3, r1
 80027d2:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027da:	7bfa      	ldrb	r2, [r7, #15]
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	440b      	add	r3, r1
 80027e8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	440b      	add	r3, r1
 80027fe:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	3301      	adds	r3, #1
 800280a:	73fb      	strb	r3, [r7, #15]
 800280c:	7bfa      	ldrb	r2, [r7, #15]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	429a      	cmp	r2, r3
 8002814:	d3b5      	bcc.n	8002782 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	687e      	ldr	r6, [r7, #4]
 800281e:	466d      	mov	r5, sp
 8002820:	f106 0410 	add.w	r4, r6, #16
 8002824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002826:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	602b      	str	r3, [r5, #0]
 800282c:	1d33      	adds	r3, r6, #4
 800282e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002830:	6838      	ldr	r0, [r7, #0]
 8002832:	f002 ff36 	bl	80056a2 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d102      	bne.n	8002854 <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f805 	bl	800285e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800285e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800285e:	b480      	push	{r7}
 8002860:	b085      	sub	sp, #20
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002882:	b29b      	uxth	r3, r3
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002896:	b29b      	uxth	r3, r3
 8002898:	f043 0302 	orr.w	r3, r3, #2
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a04      	ldr	r2, [pc, #16]	; (80028d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c2:	6013      	str	r3, [r2, #0]
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	40007000 	.word	0x40007000

080028d4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80028d8:	4b04      	ldr	r3, [pc, #16]	; (80028ec <HAL_PWREx_GetVoltageRange+0x18>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40007000 	.word	0x40007000

080028f0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 80028f8:	4b27      	ldr	r3, [pc, #156]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002900:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8002902:	f000 f861 	bl	80029c8 <HAL_PWREx_SMPS_GetEffectiveMode>
 8002906:	4603      	mov	r3, r0
 8002908:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800290c:	d101      	bne.n	8002912 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e03e      	b.n	8002990 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8002912:	4b21      	ldr	r3, [pc, #132]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800291a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800291e:	d101      	bne.n	8002924 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e035      	b.n	8002990 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	429a      	cmp	r2, r3
 800292a:	d101      	bne.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 800292c:	2300      	movs	r3, #0
 800292e:	e02f      	b.n	8002990 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002930:	4b19      	ldr	r3, [pc, #100]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8002938:	4917      	ldr	r1, [pc, #92]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4313      	orrs	r3, r2
 800293e:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8002940:	4b16      	ldr	r3, [pc, #88]	; (800299c <HAL_PWREx_ControlVoltageScaling+0xac>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	095b      	lsrs	r3, r3, #5
 8002946:	4a16      	ldr	r2, [pc, #88]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	09db      	lsrs	r3, r3, #7
 800294e:	2232      	movs	r2, #50	; 0x32
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	4a13      	ldr	r2, [pc, #76]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	08db      	lsrs	r3, r3, #3
 800295c:	3301      	adds	r3, #1
 800295e:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002960:	e002      	b.n	8002968 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	3b01      	subs	r3, #1
 8002966:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002968:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002974:	d102      	bne.n	800297c <HAL_PWREx_ControlVoltageScaling+0x8c>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1f2      	bne.n	8002962 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002984:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002988:	d101      	bne.n	800298e <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e000      	b.n	8002990 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40007000 	.word	0x40007000
 800299c:	20000000 	.word	0x20000000
 80029a0:	0a7c5ac5 	.word	0x0a7c5ac5
 80029a4:	cccccccd 	.word	0xcccccccd

080029a8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80029ac:	4b05      	ldr	r3, [pc, #20]	; (80029c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	4a04      	ldr	r2, [pc, #16]	; (80029c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80029b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029b6:	6053      	str	r3, [r2, #4]
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40007000 	.word	0x40007000

080029c8 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 80029ce:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 80029de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e2:	607b      	str	r3, [r7, #4]
 80029e4:	e00a      	b.n	80029fc <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d103      	bne.n	80029f8 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 80029f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	e001      	b.n	80029fc <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 80029f8:	2300      	movs	r3, #0
 80029fa:	607b      	str	r3, [r7, #4]
  }

  return mode;
 80029fc:	687b      	ldr	r3, [r7, #4]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	40007000 	.word	0x40007000

08002a10 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d102      	bne.n	8002a24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	f000 bcc2 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a24:	4b99      	ldr	r3, [pc, #612]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f003 030c 	and.w	r3, r3, #12
 8002a2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a2e:	4b97      	ldr	r3, [pc, #604]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0310 	and.w	r3, r3, #16
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80e9 	beq.w	8002c18 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d006      	beq.n	8002a5a <HAL_RCC_OscConfig+0x4a>
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2b0c      	cmp	r3, #12
 8002a50:	f040 8083 	bne.w	8002b5a <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d17f      	bne.n	8002b5a <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a5a:	4b8c      	ldr	r3, [pc, #560]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d006      	beq.n	8002a74 <HAL_RCC_OscConfig+0x64>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d102      	bne.n	8002a74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	f000 bc9a 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a78:	4b84      	ldr	r3, [pc, #528]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <HAL_RCC_OscConfig+0x7e>
 8002a84:	4b81      	ldr	r3, [pc, #516]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a8c:	e005      	b.n	8002a9a <HAL_RCC_OscConfig+0x8a>
 8002a8e:	4b7f      	ldr	r3, [pc, #508]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a94:	091b      	lsrs	r3, r3, #4
 8002a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d224      	bcs.n	8002ae8 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 fe9c 	bl	80037e0 <RCC_SetFlashLatencyFromMSIRange>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	f000 bc7a 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ab4:	4b75      	ldr	r3, [pc, #468]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a74      	ldr	r2, [pc, #464]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aba:	f043 0308 	orr.w	r3, r3, #8
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b72      	ldr	r3, [pc, #456]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	496f      	ldr	r1, [pc, #444]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ad2:	4b6e      	ldr	r3, [pc, #440]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	021b      	lsls	r3, r3, #8
 8002ae0:	496a      	ldr	r1, [pc, #424]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	604b      	str	r3, [r1, #4]
 8002ae6:	e026      	b.n	8002b36 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ae8:	4b68      	ldr	r3, [pc, #416]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a67      	ldr	r2, [pc, #412]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	4b65      	ldr	r3, [pc, #404]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	4962      	ldr	r1, [pc, #392]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b06:	4b61      	ldr	r3, [pc, #388]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	495d      	ldr	r1, [pc, #372]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10a      	bne.n	8002b36 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 fe5b 	bl	80037e0 <RCC_SetFlashLatencyFromMSIRange>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	f000 bc39 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b36:	f000 fe17 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4a54      	ldr	r2, [pc, #336]	; (8002c90 <HAL_RCC_OscConfig+0x280>)
 8002b3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b40:	4b54      	ldr	r3, [pc, #336]	; (8002c94 <HAL_RCC_OscConfig+0x284>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fe faab 	bl	80010a0 <HAL_InitTick>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d060      	beq.n	8002c16 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
 8002b56:	f000 bc27 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d039      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b62:	4b4a      	ldr	r3, [pc, #296]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a49      	ldr	r2, [pc, #292]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fae7 	bl	8001140 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b74:	e00f      	b.n	8002b96 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b76:	f7fe fae3 	bl	8001140 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d908      	bls.n	8002b96 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b84:	4b41      	ldr	r3, [pc, #260]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d102      	bne.n	8002b96 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	f000 bc09 	b.w	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b96:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0e9      	beq.n	8002b76 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ba2:	4b3a      	ldr	r3, [pc, #232]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a39      	ldr	r2, [pc, #228]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ba8:	f043 0308 	orr.w	r3, r3, #8
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b37      	ldr	r3, [pc, #220]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bba:	4934      	ldr	r1, [pc, #208]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bc0:	4b32      	ldr	r3, [pc, #200]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	492f      	ldr	r1, [pc, #188]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]
 8002bd4:	e020      	b.n	8002c18 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bd6:	4b2d      	ldr	r3, [pc, #180]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a2c      	ldr	r2, [pc, #176]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002be2:	f7fe faad 	bl	8001140 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002be8:	e00e      	b.n	8002c08 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bea:	f7fe faa9 	bl	8001140 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d907      	bls.n	8002c08 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bf8:	4b24      	ldr	r3, [pc, #144]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e3cf      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c08:	4b20      	ldr	r3, [pc, #128]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1ea      	bne.n	8002bea <HAL_RCC_OscConfig+0x1da>
 8002c14:	e000      	b.n	8002c18 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c16:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d07e      	beq.n	8002d22 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d005      	beq.n	8002c36 <HAL_RCC_OscConfig+0x226>
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	d10e      	bne.n	8002c4e <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d10b      	bne.n	8002c4e <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d06e      	beq.n	8002d20 <HAL_RCC_OscConfig+0x310>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d16a      	bne.n	8002d20 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e3ac      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c56:	d106      	bne.n	8002c66 <HAL_RCC_OscConfig+0x256>
 8002c58:	4b0c      	ldr	r3, [pc, #48]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a0b      	ldr	r2, [pc, #44]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	e024      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2a0>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c6e:	d113      	bne.n	8002c98 <HAL_RCC_OscConfig+0x288>
 8002c70:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a02      	ldr	r2, [pc, #8]	; (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	e012      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2a0>
 8002c8a:	bf00      	nop
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	20000000 	.word	0x20000000
 8002c94:	20000004 	.word	0x20000004
 8002c98:	4b8b      	ldr	r3, [pc, #556]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a8a      	ldr	r2, [pc, #552]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ca2:	6013      	str	r3, [r2, #0]
 8002ca4:	4b88      	ldr	r3, [pc, #544]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a87      	ldr	r2, [pc, #540]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d019      	beq.n	8002cec <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb8:	f7fe fa42 	bl	8001140 <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cbe:	e00e      	b.n	8002cde <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc0:	f7fe fa3e 	bl	8001140 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b64      	cmp	r3, #100	; 0x64
 8002ccc:	d907      	bls.n	8002cde <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cce:	4b7e      	ldr	r3, [pc, #504]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e364      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cde:	4b7a      	ldr	r3, [pc, #488]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0ea      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x2b0>
 8002cea:	e01a      	b.n	8002d22 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cec:	f7fe fa28 	bl	8001140 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cf2:	e00e      	b.n	8002d12 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf4:	f7fe fa24 	bl	8001140 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b64      	cmp	r3, #100	; 0x64
 8002d00:	d907      	bls.n	8002d12 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d02:	4b71      	ldr	r3, [pc, #452]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e34a      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d12:	4b6d      	ldr	r3, [pc, #436]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1ea      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x2e4>
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d06c      	beq.n	8002e08 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2b04      	cmp	r3, #4
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_OscConfig+0x330>
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d119      	bne.n	8002d6e <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d116      	bne.n	8002d6e <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d40:	4b61      	ldr	r3, [pc, #388]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_OscConfig+0x348>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e327      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d58:	4b5b      	ldr	r3, [pc, #364]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	061b      	lsls	r3, r3, #24
 8002d66:	4958      	ldr	r1, [pc, #352]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d6c:	e04c      	b.n	8002e08 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d029      	beq.n	8002dca <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d76:	4b54      	ldr	r3, [pc, #336]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a53      	ldr	r2, [pc, #332]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d82:	f7fe f9dd 	bl	8001140 <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d88:	e00e      	b.n	8002da8 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d8a:	f7fe f9d9 	bl	8001140 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d907      	bls.n	8002da8 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d98:	4b4b      	ldr	r3, [pc, #300]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e2ff      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002da8:	4b47      	ldr	r3, [pc, #284]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0ea      	beq.n	8002d8a <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db4:	4b44      	ldr	r3, [pc, #272]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	061b      	lsls	r3, r3, #24
 8002dc2:	4941      	ldr	r1, [pc, #260]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	604b      	str	r3, [r1, #4]
 8002dc8:	e01e      	b.n	8002e08 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dca:	4b3f      	ldr	r3, [pc, #252]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a3e      	ldr	r2, [pc, #248]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd6:	f7fe f9b3 	bl	8001140 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ddc:	e00e      	b.n	8002dfc <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dde:	f7fe f9af 	bl	8001140 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d907      	bls.n	8002dfc <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dec:	4b36      	ldr	r3, [pc, #216]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e2d5      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dfc:	4b32      	ldr	r3, [pc, #200]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1ea      	bne.n	8002dde <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d062      	beq.n	8002eda <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d038      	beq.n	8002e8e <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d108      	bne.n	8002e36 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002e24:	4b28      	ldr	r3, [pc, #160]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e2a:	4a27      	ldr	r2, [pc, #156]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e2c:	f023 0310 	bic.w	r3, r3, #16
 8002e30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002e34:	e007      	b.n	8002e46 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002e36:	4b24      	ldr	r3, [pc, #144]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e3c:	4a22      	ldr	r2, [pc, #136]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e3e:	f043 0310 	orr.w	r3, r3, #16
 8002e42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e46:	4b20      	ldr	r3, [pc, #128]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e4c:	4a1e      	ldr	r2, [pc, #120]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e56:	f7fe f973 	bl	8001140 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e5c:	e00f      	b.n	8002e7e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e5e:	f7fe f96f 	bl	8001140 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b07      	cmp	r3, #7
 8002e6a:	d908      	bls.n	8002e7e <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6c:	4b16      	ldr	r3, [pc, #88]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e294      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e7e:	4b12      	ldr	r3, [pc, #72]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0e8      	beq.n	8002e5e <HAL_RCC_OscConfig+0x44e>
 8002e8c:	e025      	b.n	8002eda <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8e:	4b0e      	ldr	r3, [pc, #56]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e94:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e96:	f023 0301 	bic.w	r3, r3, #1
 8002e9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9e:	f7fe f94f 	bl	8001140 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea4:	e012      	b.n	8002ecc <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea6:	f7fe f94b 	bl	8001140 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b07      	cmp	r3, #7
 8002eb2:	d90b      	bls.n	8002ecc <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb4:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d004      	beq.n	8002ecc <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e270      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ecc:	4ba8      	ldr	r3, [pc, #672]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1e5      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 812d 	beq.w	8003142 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002eec:	4ba0      	ldr	r3, [pc, #640]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10d      	bne.n	8002f14 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef8:	4b9d      	ldr	r3, [pc, #628]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002efc:	4a9c      	ldr	r2, [pc, #624]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002efe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f02:	6593      	str	r3, [r2, #88]	; 0x58
 8002f04:	4b9a      	ldr	r3, [pc, #616]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0c:	60bb      	str	r3, [r7, #8]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f10:	2301      	movs	r3, #1
 8002f12:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f14:	4b97      	ldr	r3, [pc, #604]	; (8003174 <HAL_RCC_OscConfig+0x764>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d11e      	bne.n	8002f5e <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f20:	4b94      	ldr	r3, [pc, #592]	; (8003174 <HAL_RCC_OscConfig+0x764>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a93      	ldr	r2, [pc, #588]	; (8003174 <HAL_RCC_OscConfig+0x764>)
 8002f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2c:	f7fe f908 	bl	8001140 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f32:	e00e      	b.n	8002f52 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f34:	f7fe f904 	bl	8001140 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d907      	bls.n	8002f52 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f42:	4b8c      	ldr	r3, [pc, #560]	; (8003174 <HAL_RCC_OscConfig+0x764>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e22a      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f52:	4b88      	ldr	r3, [pc, #544]	; (8003174 <HAL_RCC_OscConfig+0x764>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0ea      	beq.n	8002f34 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d01f      	beq.n	8002faa <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d010      	beq.n	8002f98 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f76:	4b7e      	ldr	r3, [pc, #504]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7c:	4a7c      	ldr	r2, [pc, #496]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f7e:	f043 0304 	orr.w	r3, r3, #4
 8002f82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f86:	4b7a      	ldr	r3, [pc, #488]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f8c:	4a78      	ldr	r2, [pc, #480]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f8e:	f043 0301 	orr.w	r3, r3, #1
 8002f92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f96:	e018      	b.n	8002fca <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f98:	4b75      	ldr	r3, [pc, #468]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f9e:	4a74      	ldr	r2, [pc, #464]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fa8:	e00f      	b.n	8002fca <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002faa:	4b71      	ldr	r3, [pc, #452]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb0:	4a6f      	ldr	r2, [pc, #444]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002fba:	4b6d      	ldr	r3, [pc, #436]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fc2:	f023 0304 	bic.w	r3, r3, #4
 8002fc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d068      	beq.n	80030a4 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd2:	f7fe f8b5 	bl	8001140 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd8:	e011      	b.n	8002ffe <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fda:	f7fe f8b1 	bl	8001140 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d908      	bls.n	8002ffe <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fec:	4b60      	ldr	r3, [pc, #384]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e1d4      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ffe:	4b5c      	ldr	r3, [pc, #368]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0e6      	beq.n	8002fda <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003014:	2b00      	cmp	r3, #0
 8003016:	d022      	beq.n	800305e <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003018:	4b55      	ldr	r3, [pc, #340]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301e:	4a54      	ldr	r2, [pc, #336]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003028:	e011      	b.n	800304e <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fe f889 	bl	8001140 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	; 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d908      	bls.n	800304e <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800303c:	4b4c      	ldr	r3, [pc, #304]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 800303e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003042:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e1ac      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800304e:	4b48      	ldr	r3, [pc, #288]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0e6      	beq.n	800302a <HAL_RCC_OscConfig+0x61a>
 800305c:	e068      	b.n	8003130 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800305e:	4b44      	ldr	r3, [pc, #272]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003064:	4a42      	ldr	r2, [pc, #264]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800306a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800306e:	e011      	b.n	8003094 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003070:	f7fe f866 	bl	8001140 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	f241 3288 	movw	r2, #5000	; 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d908      	bls.n	8003094 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003082:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e189      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003094:	4b36      	ldr	r3, [pc, #216]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1e6      	bne.n	8003070 <HAL_RCC_OscConfig+0x660>
 80030a2:	e045      	b.n	8003130 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a4:	f7fe f84c 	bl	8001140 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030aa:	e011      	b.n	80030d0 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ac:	f7fe f848 	bl	8001140 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d908      	bls.n	80030d0 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030be:	4b2c      	ldr	r3, [pc, #176]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 80030c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e16b      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030d0:	4b27      	ldr	r3, [pc, #156]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1e6      	bne.n	80030ac <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80030de:	4b24      	ldr	r3, [pc, #144]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 80030e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d021      	beq.n	8003130 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80030ec:	4b20      	ldr	r3, [pc, #128]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 80030ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f2:	4a1f      	ldr	r2, [pc, #124]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 80030f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030fc:	e011      	b.n	8003122 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fe:	f7fe f81f 	bl	8001140 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	f241 3288 	movw	r2, #5000	; 0x1388
 800310c:	4293      	cmp	r3, r2
 800310e:	d908      	bls.n	8003122 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003110:	4b17      	ldr	r3, [pc, #92]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003116:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e142      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003122:	4b13      	ldr	r3, [pc, #76]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003128:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1e6      	bne.n	80030fe <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003130:	7ffb      	ldrb	r3, [r7, #31]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d105      	bne.n	8003142 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313a:	4a0d      	ldr	r2, [pc, #52]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 800313c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003140:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	2b00      	cmp	r3, #0
 800314c:	d04f      	beq.n	80031ee <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	2b00      	cmp	r3, #0
 8003154:	d028      	beq.n	80031a8 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003156:	4b06      	ldr	r3, [pc, #24]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 8003158:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800315c:	4a04      	ldr	r2, [pc, #16]	; (8003170 <HAL_RCC_OscConfig+0x760>)
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003166:	f7fd ffeb 	bl	8001140 <HAL_GetTick>
 800316a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x788>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003178:	f7fd ffe2 	bl	8001140 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d908      	bls.n	8003198 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003186:	4b8a      	ldr	r3, [pc, #552]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003188:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e107      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003198:	4b85      	ldr	r3, [pc, #532]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 800319a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0e8      	beq.n	8003178 <HAL_RCC_OscConfig+0x768>
 80031a6:	e022      	b.n	80031ee <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031a8:	4b81      	ldr	r3, [pc, #516]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80031aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ae:	4a80      	ldr	r2, [pc, #512]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b8:	f7fd ffc2 	bl	8001140 <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031be:	e00f      	b.n	80031e0 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031c0:	f7fd ffbe 	bl	8001140 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d908      	bls.n	80031e0 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031ce:	4b78      	ldr	r3, [pc, #480]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80031d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e0e3      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031e0:	4b73      	ldr	r3, [pc, #460]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80031e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1e8      	bne.n	80031c0 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80d7 	beq.w	80033a6 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031f8:	4b6d      	ldr	r3, [pc, #436]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 030c 	and.w	r3, r3, #12
 8003200:	2b0c      	cmp	r3, #12
 8003202:	f000 8091 	beq.w	8003328 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320a:	2b02      	cmp	r3, #2
 800320c:	d166      	bne.n	80032dc <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800320e:	4b68      	ldr	r3, [pc, #416]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a67      	ldr	r2, [pc, #412]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003214:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003218:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321a:	f7fd ff91 	bl	8001140 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003220:	e00e      	b.n	8003240 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003222:	f7fd ff8d 	bl	8001140 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d907      	bls.n	8003240 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003230:	4b5f      	ldr	r3, [pc, #380]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e0b3      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003240:	4b5b      	ldr	r3, [pc, #364]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ea      	bne.n	8003222 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800324c:	4b58      	ldr	r3, [pc, #352]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	4b58      	ldr	r3, [pc, #352]	; (80033b4 <HAL_RCC_OscConfig+0x9a4>)
 8003252:	4013      	ands	r3, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800325c:	3a01      	subs	r2, #1
 800325e:	0112      	lsls	r2, r2, #4
 8003260:	4311      	orrs	r1, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003266:	0212      	lsls	r2, r2, #8
 8003268:	4311      	orrs	r1, r2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800326e:	0852      	lsrs	r2, r2, #1
 8003270:	3a01      	subs	r2, #1
 8003272:	0552      	lsls	r2, r2, #21
 8003274:	4311      	orrs	r1, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800327a:	0852      	lsrs	r2, r2, #1
 800327c:	3a01      	subs	r2, #1
 800327e:	0652      	lsls	r2, r2, #25
 8003280:	4311      	orrs	r1, r2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003286:	06d2      	lsls	r2, r2, #27
 8003288:	430a      	orrs	r2, r1
 800328a:	4949      	ldr	r1, [pc, #292]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 800328c:	4313      	orrs	r3, r2
 800328e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003290:	4b47      	ldr	r3, [pc, #284]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a46      	ldr	r2, [pc, #280]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003296:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800329c:	4b44      	ldr	r3, [pc, #272]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	4a43      	ldr	r2, [pc, #268]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80032a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a8:	f7fd ff4a 	bl	8001140 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ae:	e00e      	b.n	80032ce <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fd ff46 	bl	8001140 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d907      	bls.n	80032ce <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032be:	4b3c      	ldr	r3, [pc, #240]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e06c      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ce:	4b38      	ldr	r3, [pc, #224]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0ea      	beq.n	80032b0 <HAL_RCC_OscConfig+0x8a0>
 80032da:	e064      	b.n	80033a6 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a33      	ldr	r2, [pc, #204]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 80032e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7fd ff2a 	bl	8001140 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ee:	e00e      	b.n	800330e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f0:	f7fd ff26 	bl	8001140 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d907      	bls.n	800330e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032fe:	4b2c      	ldr	r3, [pc, #176]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e04c      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330e:	4b28      	ldr	r3, [pc, #160]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1ea      	bne.n	80032f0 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800331a:	4b25      	ldr	r3, [pc, #148]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	4924      	ldr	r1, [pc, #144]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003320:	4b25      	ldr	r3, [pc, #148]	; (80033b8 <HAL_RCC_OscConfig+0x9a8>)
 8003322:	4013      	ands	r3, r2
 8003324:	60cb      	str	r3, [r1, #12]
 8003326:	e03e      	b.n	80033a6 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332c:	2b01      	cmp	r3, #1
 800332e:	d101      	bne.n	8003334 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e039      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8003334:	4b1e      	ldr	r3, [pc, #120]	; (80033b0 <HAL_RCC_OscConfig+0x9a0>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f003 0203 	and.w	r2, r3, #3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003344:	429a      	cmp	r2, r3
 8003346:	d12c      	bne.n	80033a2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003352:	3b01      	subs	r3, #1
 8003354:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003356:	429a      	cmp	r2, r3
 8003358:	d123      	bne.n	80033a2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003364:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003366:	429a      	cmp	r2, r3
 8003368:	d11b      	bne.n	80033a2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003376:	429a      	cmp	r2, r3
 8003378:	d113      	bne.n	80033a2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	085b      	lsrs	r3, r3, #1
 8003386:	3b01      	subs	r3, #1
 8003388:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800338a:	429a      	cmp	r2, r3
 800338c:	d109      	bne.n	80033a2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003398:	085b      	lsrs	r3, r3, #1
 800339a:	3b01      	subs	r3, #1
 800339c:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800339e:	429a      	cmp	r2, r3
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3720      	adds	r7, #32
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000
 80033b4:	019f800c 	.word	0x019f800c
 80033b8:	feeefffc 	.word	0xfeeefffc

080033bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e11c      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033d4:	4b90      	ldr	r3, [pc, #576]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 030f 	and.w	r3, r3, #15
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d910      	bls.n	8003404 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e2:	4b8d      	ldr	r3, [pc, #564]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f023 020f 	bic.w	r2, r3, #15
 80033ea:	498b      	ldr	r1, [pc, #556]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f2:	4b89      	ldr	r3, [pc, #548]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d001      	beq.n	8003404 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e104      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d010      	beq.n	8003432 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	4b81      	ldr	r3, [pc, #516]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800341c:	429a      	cmp	r2, r3
 800341e:	d908      	bls.n	8003432 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003420:	4b7e      	ldr	r3, [pc, #504]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	497b      	ldr	r1, [pc, #492]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800342e:	4313      	orrs	r3, r2
 8003430:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8085 	beq.w	800354a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d11f      	bne.n	8003488 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003448:	4b74      	ldr	r3, [pc, #464]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e0da      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003458:	f000 fa26 	bl	80038a8 <RCC_GetSysClockFreqFromPLLSource>
 800345c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	4a6f      	ldr	r2, [pc, #444]	; (8003620 <HAL_RCC_ClockConfig+0x264>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d947      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003466:	4b6d      	ldr	r3, [pc, #436]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d141      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003472:	4b6a      	ldr	r3, [pc, #424]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800347a:	4a68      	ldr	r2, [pc, #416]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800347c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003480:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003482:	2380      	movs	r3, #128	; 0x80
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e036      	b.n	80034f6 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b02      	cmp	r3, #2
 800348e:	d107      	bne.n	80034a0 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003490:	4b62      	ldr	r3, [pc, #392]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d115      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0b6      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d107      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034a8:	4b5c      	ldr	r3, [pc, #368]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d109      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0aa      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b8:	4b58      	ldr	r3, [pc, #352]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0a2      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80034c8:	f000 f8b0 	bl	800362c <HAL_RCC_GetSysClockFreq>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4a53      	ldr	r2, [pc, #332]	; (8003620 <HAL_RCC_ClockConfig+0x264>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d90f      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80034d6:	4b51      	ldr	r3, [pc, #324]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d109      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034e2:	4b4e      	ldr	r3, [pc, #312]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034ea:	4a4c      	ldr	r2, [pc, #304]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034f2:	2380      	movs	r3, #128	; 0x80
 80034f4:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034f6:	4b49      	ldr	r3, [pc, #292]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f023 0203 	bic.w	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	4946      	ldr	r1, [pc, #280]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003504:	4313      	orrs	r3, r2
 8003506:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003508:	f7fd fe1a 	bl	8001140 <HAL_GetTick>
 800350c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	e013      	b.n	8003538 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003510:	f7fd fe16 	bl	8001140 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	f241 3288 	movw	r2, #5000	; 0x1388
 800351e:	4293      	cmp	r3, r2
 8003520:	d90a      	bls.n	8003538 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003522:	4b3e      	ldr	r3, [pc, #248]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 020c 	and.w	r2, r3, #12
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e06a      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003538:	4b38      	ldr	r3, [pc, #224]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 020c 	and.w	r2, r3, #12
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	429a      	cmp	r2, r3
 8003548:	d1e2      	bne.n	8003510 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	2b80      	cmp	r3, #128	; 0x80
 800354e:	d105      	bne.n	800355c <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003550:	4b32      	ldr	r3, [pc, #200]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	4a31      	ldr	r2, [pc, #196]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800355a:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d010      	beq.n	800358a <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	4b2b      	ldr	r3, [pc, #172]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003574:	429a      	cmp	r2, r3
 8003576:	d208      	bcs.n	800358a <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003578:	4b28      	ldr	r3, [pc, #160]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4925      	ldr	r1, [pc, #148]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 8003586:	4313      	orrs	r3, r2
 8003588:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800358a:	4b23      	ldr	r3, [pc, #140]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d210      	bcs.n	80035ba <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003598:	4b1f      	ldr	r3, [pc, #124]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f023 020f 	bic.w	r2, r3, #15
 80035a0:	491d      	ldr	r1, [pc, #116]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a8:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <HAL_RCC_ClockConfig+0x25c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 030f 	and.w	r3, r3, #15
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d001      	beq.n	80035ba <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e029      	b.n	800360e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c6:	4b15      	ldr	r3, [pc, #84]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	4912      	ldr	r1, [pc, #72]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0308 	and.w	r3, r3, #8
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d009      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035e4:	4b0d      	ldr	r3, [pc, #52]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	490a      	ldr	r1, [pc, #40]	; (800361c <HAL_RCC_ClockConfig+0x260>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80035f8:	f000 f8b6 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 80035fc:	4603      	mov	r3, r0
 80035fe:	4a09      	ldr	r2, [pc, #36]	; (8003624 <HAL_RCC_ClockConfig+0x268>)
 8003600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <HAL_RCC_ClockConfig+0x26c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f7fd fd4a 	bl	80010a0 <HAL_InitTick>
 800360c:	4603      	mov	r3, r0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40022000 	.word	0x40022000
 800361c:	40021000 	.word	0x40021000
 8003620:	04c4b400 	.word	0x04c4b400
 8003624:	20000000 	.word	0x20000000
 8003628:	20000004 	.word	0x20000004

0800362c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800362c:	b480      	push	{r7}
 800362e:	b089      	sub	sp, #36	; 0x24
 8003630:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	2300      	movs	r3, #0
 8003638:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800363a:	4b47      	ldr	r3, [pc, #284]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 030c 	and.w	r3, r3, #12
 8003642:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003644:	4b44      	ldr	r3, [pc, #272]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f003 0303 	and.w	r3, r3, #3
 800364c:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_RCC_GetSysClockFreq+0x34>
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	2b0c      	cmp	r3, #12
 8003658:	d121      	bne.n	800369e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d11e      	bne.n	800369e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003660:	4b3d      	ldr	r3, [pc, #244]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0308 	and.w	r3, r3, #8
 8003668:	2b00      	cmp	r3, #0
 800366a:	d107      	bne.n	800367c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800366c:	4b3a      	ldr	r3, [pc, #232]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 800366e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	61fb      	str	r3, [r7, #28]
 800367a:	e005      	b.n	8003688 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800367c:	4b36      	ldr	r3, [pc, #216]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	091b      	lsrs	r3, r3, #4
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8003688:	4a34      	ldr	r2, [pc, #208]	; (800375c <HAL_RCC_GetSysClockFreq+0x130>)
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003690:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10d      	bne.n	80036b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800369c:	e00a      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d102      	bne.n	80036aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036a4:	4b2e      	ldr	r3, [pc, #184]	; (8003760 <HAL_RCC_GetSysClockFreq+0x134>)
 80036a6:	61bb      	str	r3, [r7, #24]
 80036a8:	e004      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036b0:	4b2c      	ldr	r3, [pc, #176]	; (8003764 <HAL_RCC_GetSysClockFreq+0x138>)
 80036b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	2b0c      	cmp	r3, #12
 80036b8:	d146      	bne.n	8003748 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80036ba:	4b27      	ldr	r3, [pc, #156]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036c4:	4b24      	ldr	r3, [pc, #144]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 030f 	and.w	r3, r3, #15
 80036ce:	3301      	adds	r3, #1
 80036d0:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d003      	beq.n	80036e0 <HAL_RCC_GetSysClockFreq+0xb4>
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2b03      	cmp	r3, #3
 80036dc:	d00d      	beq.n	80036fa <HAL_RCC_GetSysClockFreq+0xce>
 80036de:	e019      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036e0:	4a1f      	ldr	r2, [pc, #124]	; (8003760 <HAL_RCC_GetSysClockFreq+0x134>)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e8:	4a1b      	ldr	r2, [pc, #108]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 80036ea:	68d2      	ldr	r2, [r2, #12]
 80036ec:	0a12      	lsrs	r2, r2, #8
 80036ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036f2:	fb02 f303 	mul.w	r3, r2, r3
 80036f6:	617b      	str	r3, [r7, #20]
        break;
 80036f8:	e019      	b.n	800372e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036fa:	4a1a      	ldr	r2, [pc, #104]	; (8003764 <HAL_RCC_GetSysClockFreq+0x138>)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003702:	4a15      	ldr	r2, [pc, #84]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	0a12      	lsrs	r2, r2, #8
 8003708:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800370c:	fb02 f303 	mul.w	r3, r2, r3
 8003710:	617b      	str	r3, [r7, #20]
        break;
 8003712:	e00c      	b.n	800372e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	fbb2 f3f3 	udiv	r3, r2, r3
 800371c:	4a0e      	ldr	r2, [pc, #56]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 800371e:	68d2      	ldr	r2, [r2, #12]
 8003720:	0a12      	lsrs	r2, r2, #8
 8003722:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003726:	fb02 f303 	mul.w	r3, r2, r3
 800372a:	617b      	str	r3, [r7, #20]
        break;
 800372c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800372e:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	0e5b      	lsrs	r3, r3, #25
 8003734:	f003 0303 	and.w	r3, r3, #3
 8003738:	3301      	adds	r3, #1
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	fbb2 f3f3 	udiv	r3, r2, r3
 8003746:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003748:	69bb      	ldr	r3, [r7, #24]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3724      	adds	r7, #36	; 0x24
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	0800576c 	.word	0x0800576c
 8003760:	00f42400 	.word	0x00f42400
 8003764:	007a1200 	.word	0x007a1200

08003768 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 800376c:	f7ff ff5e 	bl	800362c <HAL_RCC_GetSysClockFreq>
 8003770:	4602      	mov	r2, r0
 8003772:	4b05      	ldr	r3, [pc, #20]	; (8003788 <HAL_RCC_GetHCLKFreq+0x20>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	f003 030f 	and.w	r3, r3, #15
 800377c:	4903      	ldr	r1, [pc, #12]	; (800378c <HAL_RCC_GetHCLKFreq+0x24>)
 800377e:	5ccb      	ldrb	r3, [r1, r3]
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003784:	4618      	mov	r0, r3
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	08005754 	.word	0x08005754

08003790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003794:	f7ff ffe8 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 8003798:	4602      	mov	r2, r0
 800379a:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	0a1b      	lsrs	r3, r3, #8
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	4903      	ldr	r1, [pc, #12]	; (80037b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037a6:	5ccb      	ldrb	r3, [r1, r3]
 80037a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000
 80037b4:	08005764 	.word	0x08005764

080037b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037bc:	f7ff ffd4 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	0adb      	lsrs	r3, r3, #11
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4903      	ldr	r1, [pc, #12]	; (80037dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08005764 	.word	0x08005764

080037e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037e8:	2300      	movs	r3, #0
 80037ea:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037ec:	4b2c      	ldr	r3, [pc, #176]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80037ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80037f8:	f7ff f86c 	bl	80028d4 <HAL_PWREx_GetVoltageRange>
 80037fc:	6138      	str	r0, [r7, #16]
 80037fe:	e014      	b.n	800382a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003800:	4b27      	ldr	r3, [pc, #156]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003804:	4a26      	ldr	r2, [pc, #152]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800380a:	6593      	str	r3, [r2, #88]	; 0x58
 800380c:	4b24      	ldr	r3, [pc, #144]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003818:	f7ff f85c 	bl	80028d4 <HAL_PWREx_GetVoltageRange>
 800381c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800381e:	4b20      	ldr	r3, [pc, #128]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003822:	4a1f      	ldr	r2, [pc, #124]	; (80038a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003828:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003836:	d10b      	bne.n	8003850 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b80      	cmp	r3, #128	; 0x80
 800383c:	d919      	bls.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2ba0      	cmp	r3, #160	; 0xa0
 8003842:	d902      	bls.n	800384a <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003844:	2302      	movs	r3, #2
 8003846:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8003848:	e013      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800384a:	2301      	movs	r3, #1
 800384c:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 800384e:	e010      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b80      	cmp	r3, #128	; 0x80
 8003854:	d902      	bls.n	800385c <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003856:	2303      	movs	r3, #3
 8003858:	617b      	str	r3, [r7, #20]
 800385a:	e00a      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b80      	cmp	r3, #128	; 0x80
 8003860:	d102      	bne.n	8003868 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003862:	2302      	movs	r3, #2
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e004      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b70      	cmp	r3, #112	; 0x70
 800386c:	d101      	bne.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800386e:	2301      	movs	r3, #1
 8003870:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003872:	4b0c      	ldr	r3, [pc, #48]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 020f 	bic.w	r2, r3, #15
 800387a:	490a      	ldr	r1, [pc, #40]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	4313      	orrs	r3, r2
 8003880:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003882:	4b08      	ldr	r3, [pc, #32]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 030f 	and.w	r3, r3, #15
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	429a      	cmp	r2, r3
 800388e:	d001      	beq.n	8003894 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e000      	b.n	8003896 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40022000 	.word	0x40022000

080038a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038ae:	4b31      	ldr	r3, [pc, #196]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038b8:	4b2e      	ldr	r3, [pc, #184]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	091b      	lsrs	r3, r3, #4
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	3301      	adds	r3, #1
 80038c4:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d015      	beq.n	80038f8 <RCC_GetSysClockFreqFromPLLSource+0x50>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b03      	cmp	r3, #3
 80038d0:	d839      	bhi.n	8003946 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d01c      	beq.n	8003912 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d133      	bne.n	8003946 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038de:	4a26      	ldr	r2, [pc, #152]	; (8003978 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e6:	4a23      	ldr	r2, [pc, #140]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80038e8:	68d2      	ldr	r2, [r2, #12]
 80038ea:	0a12      	lsrs	r2, r2, #8
 80038ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80038f0:	fb02 f303 	mul.w	r3, r2, r3
 80038f4:	613b      	str	r3, [r7, #16]
      break;
 80038f6:	e029      	b.n	800394c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038f8:	4a20      	ldr	r2, [pc, #128]	; (800397c <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003900:	4a1c      	ldr	r2, [pc, #112]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003902:	68d2      	ldr	r2, [r2, #12]
 8003904:	0a12      	lsrs	r2, r2, #8
 8003906:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	613b      	str	r3, [r7, #16]
      break;
 8003910:	e01c      	b.n	800394c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003912:	4b18      	ldr	r3, [pc, #96]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d107      	bne.n	800392e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800391e:	4b15      	ldr	r3, [pc, #84]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003920:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003924:	0a1b      	lsrs	r3, r3, #8
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	e005      	b.n	800393a <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800392e:	4b11      	ldr	r3, [pc, #68]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	091b      	lsrs	r3, r3, #4
 8003934:	f003 030f 	and.w	r3, r3, #15
 8003938:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 800393a:	4a11      	ldr	r2, [pc, #68]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003942:	613b      	str	r3, [r7, #16]
        break;
 8003944:	e002      	b.n	800394c <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
      break;
 800394a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800394c:	4b09      	ldr	r3, [pc, #36]	; (8003974 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0e5b      	lsrs	r3, r3, #25
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	3301      	adds	r3, #1
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003966:	683b      	ldr	r3, [r7, #0]
}
 8003968:	4618      	mov	r0, r3
 800396a:	371c      	adds	r7, #28
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	40021000 	.word	0x40021000
 8003978:	00f42400 	.word	0x00f42400
 800397c:	007a1200 	.word	0x007a1200
 8003980:	0800576c 	.word	0x0800576c

08003984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800398c:	2300      	movs	r3, #0
 800398e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003990:	2300      	movs	r3, #0
 8003992:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800399c:	2b00      	cmp	r3, #0
 800399e:	d040      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039a4:	2b80      	cmp	r3, #128	; 0x80
 80039a6:	d02a      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039a8:	2b80      	cmp	r3, #128	; 0x80
 80039aa:	d825      	bhi.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039ac:	2b60      	cmp	r3, #96	; 0x60
 80039ae:	d026      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039b0:	2b60      	cmp	r3, #96	; 0x60
 80039b2:	d821      	bhi.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039b4:	2b40      	cmp	r3, #64	; 0x40
 80039b6:	d006      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80039b8:	2b40      	cmp	r3, #64	; 0x40
 80039ba:	d81d      	bhi.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d009      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d010      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80039c4:	e018      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039c6:	4b8f      	ldr	r3, [pc, #572]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	4a8e      	ldr	r2, [pc, #568]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d0:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80039d2:	e015      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3304      	adds	r3, #4
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 fb56 	bl	800408c <RCCEx_PLLSAI1_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80039e4:	e00c      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	3320      	adds	r3, #32
 80039ea:	2100      	movs	r1, #0
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 fc33 	bl	8004258 <RCCEx_PLLSAI2_Config>
 80039f2:	4603      	mov	r3, r0
 80039f4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80039f6:	e003      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	77fb      	strb	r3, [r7, #31]
        break;
 80039fc:	e000      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 80039fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a00:	7ffb      	ldrb	r3, [r7, #31]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10b      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a06:	4b7f      	ldr	r3, [pc, #508]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a08:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a0c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a14:	497b      	ldr	r1, [pc, #492]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003a1c:	e001      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1e:	7ffb      	ldrb	r3, [r7, #31]
 8003a20:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d047      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a36:	d030      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a3c:	d82a      	bhi.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a42:	d02a      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a48:	d824      	bhi.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a54:	d81e      	bhi.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a5e:	d010      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a60:	e018      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a62:	4b68      	ldr	r3, [pc, #416]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	4a67      	ldr	r2, [pc, #412]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a6c:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a6e:	e015      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3304      	adds	r3, #4
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 fb08 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a80:	e00c      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	3320      	adds	r3, #32
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 fbe5 	bl	8004258 <RCCEx_PLLSAI2_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a92:	e003      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	77fb      	strb	r3, [r7, #31]
        break;
 8003a98:	e000      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8003a9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a9c:	7ffb      	ldrb	r3, [r7, #31]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10b      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aa2:	4b58      	ldr	r3, [pc, #352]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003aa8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab0:	4954      	ldr	r1, [pc, #336]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ab8:	e001      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aba:	7ffb      	ldrb	r3, [r7, #31]
 8003abc:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f000 80ab 	beq.w	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003acc:	2300      	movs	r3, #0
 8003ace:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ad0:	4b4c      	ldr	r3, [pc, #304]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10d      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003adc:	4b49      	ldr	r3, [pc, #292]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae0:	4a48      	ldr	r2, [pc, #288]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ae8:	4b46      	ldr	r3, [pc, #280]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	60fb      	str	r3, [r7, #12]
 8003af2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003af4:	2301      	movs	r3, #1
 8003af6:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af8:	4b43      	ldr	r3, [pc, #268]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a42      	ldr	r2, [pc, #264]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b04:	f7fd fb1c 	bl	8001140 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b0a:	e00f      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0c:	f7fd fb18 	bl	8001140 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d908      	bls.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b1a:	4b3b      	ldr	r3, [pc, #236]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d109      	bne.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8003b2a:	e006      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b2c:	4b36      	ldr	r3, [pc, #216]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0e9      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x188>
 8003b38:	e000      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8003b3a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8003b3c:	7ffb      	ldrb	r3, [r7, #31]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d164      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b42:	4b30      	ldr	r3, [pc, #192]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4c:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01f      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d019      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b60:	4b28      	ldr	r3, [pc, #160]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b6a:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b6c:	4b25      	ldr	r3, [pc, #148]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	4a24      	ldr	r2, [pc, #144]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b7c:	4b21      	ldr	r3, [pc, #132]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b82:	4a20      	ldr	r2, [pc, #128]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b8c:	4a1d      	ldr	r2, [pc, #116]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d01f      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9e:	f7fd facf 	bl	8001140 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ba4:	e012      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba6:	f7fd facb 	bl	8001140 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d909      	bls.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb8:	4b12      	ldr	r3, [pc, #72]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10a      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8003bca:	e007      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bcc:	4b0d      	ldr	r3, [pc, #52]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0e5      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8003bda:	e000      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8003bdc:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8003bde:	7ffb      	ldrb	r3, [r7, #31]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10c      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be4:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	4903      	ldr	r1, [pc, #12]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bfc:	e008      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bfe:	7ffb      	ldrb	r3, [r7, #31]
 8003c00:	77bb      	strb	r3, [r7, #30]
 8003c02:	e005      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c0c:	7ffb      	ldrb	r3, [r7, #31]
 8003c0e:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c10:	7dfb      	ldrb	r3, [r7, #23]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c16:	4b9c      	ldr	r3, [pc, #624]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1a:	4a9b      	ldr	r2, [pc, #620]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c20:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c2e:	4b96      	ldr	r3, [pc, #600]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c34:	f023 0203 	bic.w	r2, r3, #3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3c:	4992      	ldr	r1, [pc, #584]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c50:	4b8d      	ldr	r3, [pc, #564]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c56:	f023 020c 	bic.w	r2, r3, #12
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5e:	498a      	ldr	r1, [pc, #552]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c72:	4b85      	ldr	r3, [pc, #532]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c78:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c80:	4981      	ldr	r1, [pc, #516]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0308 	and.w	r3, r3, #8
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c94:	4b7c      	ldr	r3, [pc, #496]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	4979      	ldr	r1, [pc, #484]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cb6:	4b74      	ldr	r3, [pc, #464]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc4:	4970      	ldr	r1, [pc, #448]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0320 	and.w	r3, r3, #32
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cd8:	4b6b      	ldr	r3, [pc, #428]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cde:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ce6:	4968      	ldr	r1, [pc, #416]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cfa:	4b63      	ldr	r3, [pc, #396]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d08:	495f      	ldr	r1, [pc, #380]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d1c:	4b5a      	ldr	r3, [pc, #360]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d2a:	4957      	ldr	r1, [pc, #348]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003d3e:	4b52      	ldr	r3, [pc, #328]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d44:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d4c:	494e      	ldr	r1, [pc, #312]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d031      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d68:	d00e      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003d6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d6e:	d814      	bhi.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d015      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003d74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d78:	d10f      	bne.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d7a:	4b43      	ldr	r3, [pc, #268]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	4a42      	ldr	r2, [pc, #264]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003d80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d84:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003d86:	e00c      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 f97c 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003d94:	4603      	mov	r3, r0
 8003d96:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003d98:	e003      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	77fb      	strb	r3, [r7, #31]
        break;
 8003d9e:	e000      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8003da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003da2:	7ffb      	ldrb	r3, [r7, #31]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10b      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003da8:	4b37      	ldr	r3, [pc, #220]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003db6:	4934      	ldr	r1, [pc, #208]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003dbe:	e001      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc0:	7ffb      	ldrb	r3, [r7, #31]
 8003dc2:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00a      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dd0:	4b2d      	ldr	r3, [pc, #180]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dde:	492a      	ldr	r1, [pc, #168]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003df2:	4b25      	ldr	r3, [pc, #148]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e00:	4921      	ldr	r1, [pc, #132]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e14:	4b1c      	ldr	r3, [pc, #112]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e22:	4919      	ldr	r1, [pc, #100]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e36:	4b14      	ldr	r3, [pc, #80]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e3c:	f023 0203 	bic.w	r2, r3, #3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e44:	4910      	ldr	r1, [pc, #64]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d02b      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e58:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e66:	4908      	ldr	r1, [pc, #32]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e76:	d109      	bne.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e78:	4b03      	ldr	r3, [pc, #12]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	4a02      	ldr	r2, [pc, #8]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e82:	60d3      	str	r3, [r2, #12]
 8003e84:	e014      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003e86:	bf00      	nop
 8003e88:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e94:	d10c      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	3304      	adds	r3, #4
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 f8f5 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8003ea6:	7ffb      	ldrb	r3, [r7, #31]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8003eac:	7ffb      	ldrb	r3, [r7, #31]
 8003eae:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d04a      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ec0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ec4:	d108      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8003ec6:	4b70      	ldr	r3, [pc, #448]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ec8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ecc:	4a6e      	ldr	r2, [pc, #440]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003ed6:	e012      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003ed8:	4b6b      	ldr	r3, [pc, #428]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ede:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ee6:	4968      	ldr	r1, [pc, #416]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003eee:	4b66      	ldr	r3, [pc, #408]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ef0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ef4:	4a64      	ldr	r2, [pc, #400]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003ef6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003efa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f06:	d10d      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 f8bc 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003f14:	4603      	mov	r3, r0
 8003f16:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003f18:	7ffb      	ldrb	r3, [r7, #31]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d019      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8003f1e:	7ffb      	ldrb	r3, [r7, #31]
 8003f20:	77bb      	strb	r3, [r7, #30]
 8003f22:	e016      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f2c:	d106      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f2e:	4b56      	ldr	r3, [pc, #344]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	4a55      	ldr	r2, [pc, #340]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f38:	60d3      	str	r3, [r2, #12]
 8003f3a:	e00a      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f44:	d105      	bne.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f46:	4b50      	ldr	r3, [pc, #320]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	4a4f      	ldr	r2, [pc, #316]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f50:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d028      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f5e:	4b4a      	ldr	r3, [pc, #296]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f6c:	4946      	ldr	r1, [pc, #280]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f7c:	d106      	bne.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f7e:	4b42      	ldr	r3, [pc, #264]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	4a41      	ldr	r2, [pc, #260]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003f84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f88:	60d3      	str	r3, [r2, #12]
 8003f8a:	e011      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f000 f875 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003fa6:	7ffb      	ldrb	r3, [r7, #31]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8003fac:	7ffb      	ldrb	r3, [r7, #31]
 8003fae:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01e      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fbc:	4b32      	ldr	r3, [pc, #200]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fcc:	492e      	ldr	r1, [pc, #184]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fde:	d10c      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3304      	adds	r3, #4
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f850 	bl	800408c <RCCEx_PLLSAI1_Config>
 8003fec:	4603      	mov	r3, r0
 8003fee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003ff0:	7ffb      	ldrb	r3, [r7, #31]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8003ff6:	7ffb      	ldrb	r3, [r7, #31]
 8003ff8:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00b      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004006:	4b20      	ldr	r3, [pc, #128]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004008:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800400c:	f023 0204 	bic.w	r2, r3, #4
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004016:	491c      	ldr	r1, [pc, #112]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00b      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800402a:	4b17      	ldr	r3, [pc, #92]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800402c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004030:	f023 0218 	bic.w	r2, r3, #24
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403a:	4913      	ldr	r1, [pc, #76]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800403c:	4313      	orrs	r3, r2
 800403e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d017      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800404e:	4b0e      	ldr	r3, [pc, #56]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004050:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004054:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800405e:	490a      	ldr	r1, [pc, #40]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800406c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004070:	d105      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004072:	4b05      	ldr	r3, [pc, #20]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	4a04      	ldr	r2, [pc, #16]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004078:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800407c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800407e:	7fbb      	ldrb	r3, [r7, #30]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3720      	adds	r7, #32
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40021000 	.word	0x40021000

0800408c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b03      	cmp	r3, #3
 80040a0:	d018      	beq.n	80040d4 <RCCEx_PLLSAI1_Config+0x48>
 80040a2:	2b03      	cmp	r3, #3
 80040a4:	d81f      	bhi.n	80040e6 <RCCEx_PLLSAI1_Config+0x5a>
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d002      	beq.n	80040b0 <RCCEx_PLLSAI1_Config+0x24>
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d009      	beq.n	80040c2 <RCCEx_PLLSAI1_Config+0x36>
 80040ae:	e01a      	b.n	80040e6 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040b0:	4b65      	ldr	r3, [pc, #404]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d117      	bne.n	80040ec <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c0:	e014      	b.n	80040ec <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040c2:	4b61      	ldr	r3, [pc, #388]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d110      	bne.n	80040f0 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040d2:	e00d      	b.n	80040f0 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80040d4:	4b5c      	ldr	r3, [pc, #368]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d109      	bne.n	80040f4 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e4:	e006      	b.n	80040f4 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	73fb      	strb	r3, [r7, #15]
      break;
 80040ea:	e004      	b.n	80040f6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80040ec:	bf00      	nop
 80040ee:	e002      	b.n	80040f6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80040f0:	bf00      	nop
 80040f2:	e000      	b.n	80040f6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80040f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80040f6:	7bfb      	ldrb	r3, [r7, #15]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f040 809f 	bne.w	800423c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040fe:	4b52      	ldr	r3, [pc, #328]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a51      	ldr	r2, [pc, #324]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004104:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004108:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800410a:	f7fd f819 	bl	8001140 <HAL_GetTick>
 800410e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004110:	e00f      	b.n	8004132 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004112:	f7fd f815 	bl	8001140 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d908      	bls.n	8004132 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004120:	4b49      	ldr	r3, [pc, #292]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d009      	beq.n	8004140 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004130:	e006      	b.n	8004140 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004132:	4b45      	ldr	r3, [pc, #276]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1e9      	bne.n	8004112 <RCCEx_PLLSAI1_Config+0x86>
 800413e:	e000      	b.n	8004142 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8004140:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004142:	7bfb      	ldrb	r3, [r7, #15]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d179      	bne.n	800423c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d116      	bne.n	800417c <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800414e:	4b3e      	ldr	r3, [pc, #248]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004150:	691a      	ldr	r2, [r3, #16]
 8004152:	4b3e      	ldr	r3, [pc, #248]	; (800424c <RCCEx_PLLSAI1_Config+0x1c0>)
 8004154:	4013      	ands	r3, r2
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	6892      	ldr	r2, [r2, #8]
 800415a:	0211      	lsls	r1, r2, #8
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	68d2      	ldr	r2, [r2, #12]
 8004160:	06d2      	lsls	r2, r2, #27
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6852      	ldr	r2, [r2, #4]
 8004168:	3a01      	subs	r2, #1
 800416a:	0112      	lsls	r2, r2, #4
 800416c:	4311      	orrs	r1, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6812      	ldr	r2, [r2, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	4934      	ldr	r1, [pc, #208]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004176:	4313      	orrs	r3, r2
 8004178:	610b      	str	r3, [r1, #16]
 800417a:	e033      	b.n	80041e4 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d118      	bne.n	80041b4 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004182:	4b31      	ldr	r3, [pc, #196]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004184:	691a      	ldr	r2, [r3, #16]
 8004186:	4b32      	ldr	r3, [pc, #200]	; (8004250 <RCCEx_PLLSAI1_Config+0x1c4>)
 8004188:	4013      	ands	r3, r2
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6892      	ldr	r2, [r2, #8]
 800418e:	0211      	lsls	r1, r2, #8
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6912      	ldr	r2, [r2, #16]
 8004194:	0852      	lsrs	r2, r2, #1
 8004196:	3a01      	subs	r2, #1
 8004198:	0552      	lsls	r2, r2, #21
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6852      	ldr	r2, [r2, #4]
 80041a0:	3a01      	subs	r2, #1
 80041a2:	0112      	lsls	r2, r2, #4
 80041a4:	4311      	orrs	r1, r2
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	4926      	ldr	r1, [pc, #152]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	610b      	str	r3, [r1, #16]
 80041b2:	e017      	b.n	80041e4 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041b4:	4b24      	ldr	r3, [pc, #144]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	4b26      	ldr	r3, [pc, #152]	; (8004254 <RCCEx_PLLSAI1_Config+0x1c8>)
 80041ba:	4013      	ands	r3, r2
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6892      	ldr	r2, [r2, #8]
 80041c0:	0211      	lsls	r1, r2, #8
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6952      	ldr	r2, [r2, #20]
 80041c6:	0852      	lsrs	r2, r2, #1
 80041c8:	3a01      	subs	r2, #1
 80041ca:	0652      	lsls	r2, r2, #25
 80041cc:	4311      	orrs	r1, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6852      	ldr	r2, [r2, #4]
 80041d2:	3a01      	subs	r2, #1
 80041d4:	0112      	lsls	r2, r2, #4
 80041d6:	4311      	orrs	r1, r2
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6812      	ldr	r2, [r2, #0]
 80041dc:	430a      	orrs	r2, r1
 80041de:	491a      	ldr	r1, [pc, #104]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041e4:	4b18      	ldr	r3, [pc, #96]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a17      	ldr	r2, [pc, #92]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 80041ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f0:	f7fc ffa6 	bl	8001140 <HAL_GetTick>
 80041f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041f6:	e00f      	b.n	8004218 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041f8:	f7fc ffa2 	bl	8001140 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d908      	bls.n	8004218 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004206:	4b10      	ldr	r3, [pc, #64]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004216:	e006      	b.n	8004226 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004218:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d0e9      	beq.n	80041f8 <RCCEx_PLLSAI1_Config+0x16c>
 8004224:	e000      	b.n	8004228 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8004226:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 800422e:	4b06      	ldr	r3, [pc, #24]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	4904      	ldr	r1, [pc, #16]	; (8004248 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004238:	4313      	orrs	r3, r2
 800423a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800423c:	7bfb      	ldrb	r3, [r7, #15]
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40021000 	.word	0x40021000
 800424c:	07ff800c 	.word	0x07ff800c
 8004250:	ff9f800c 	.word	0xff9f800c
 8004254:	f9ff800c 	.word	0xf9ff800c

08004258 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004262:	2300      	movs	r3, #0
 8004264:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2b03      	cmp	r3, #3
 800426c:	d018      	beq.n	80042a0 <RCCEx_PLLSAI2_Config+0x48>
 800426e:	2b03      	cmp	r3, #3
 8004270:	d81f      	bhi.n	80042b2 <RCCEx_PLLSAI2_Config+0x5a>
 8004272:	2b01      	cmp	r3, #1
 8004274:	d002      	beq.n	800427c <RCCEx_PLLSAI2_Config+0x24>
 8004276:	2b02      	cmp	r3, #2
 8004278:	d009      	beq.n	800428e <RCCEx_PLLSAI2_Config+0x36>
 800427a:	e01a      	b.n	80042b2 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800427c:	4b4a      	ldr	r3, [pc, #296]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d117      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428c:	e014      	b.n	80042b8 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800428e:	4b46      	ldr	r3, [pc, #280]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004296:	2b00      	cmp	r3, #0
 8004298:	d110      	bne.n	80042bc <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800429e:	e00d      	b.n	80042bc <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80042a0:	4b41      	ldr	r3, [pc, #260]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042b0:	e006      	b.n	80042c0 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
      break;
 80042b6:	e004      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042b8:	bf00      	nop
 80042ba:	e002      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042bc:	bf00      	nop
 80042be:	e000      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80042c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d169      	bne.n	800439c <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042c8:	4b37      	ldr	r3, [pc, #220]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a36      	ldr	r2, [pc, #216]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 80042ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042d4:	f7fc ff34 	bl	8001140 <HAL_GetTick>
 80042d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042da:	e00f      	b.n	80042fc <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042dc:	f7fc ff30 	bl	8001140 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d908      	bls.n	80042fc <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042ea:	4b2f      	ldr	r3, [pc, #188]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042fa:	e006      	b.n	800430a <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042fc:	4b2a      	ldr	r3, [pc, #168]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1e9      	bne.n	80042dc <RCCEx_PLLSAI2_Config+0x84>
 8004308:	e000      	b.n	800430c <RCCEx_PLLSAI2_Config+0xb4>
        break;
 800430a:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 800430c:	7bfb      	ldrb	r3, [r7, #15]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d144      	bne.n	800439c <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d115      	bne.n	8004344 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004318:	4b23      	ldr	r3, [pc, #140]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 800431a:	695a      	ldr	r2, [r3, #20]
 800431c:	4b23      	ldr	r3, [pc, #140]	; (80043ac <RCCEx_PLLSAI2_Config+0x154>)
 800431e:	4013      	ands	r3, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6892      	ldr	r2, [r2, #8]
 8004324:	0211      	lsls	r1, r2, #8
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	68d2      	ldr	r2, [r2, #12]
 800432a:	06d2      	lsls	r2, r2, #27
 800432c:	4311      	orrs	r1, r2
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6852      	ldr	r2, [r2, #4]
 8004332:	3a01      	subs	r2, #1
 8004334:	0112      	lsls	r2, r2, #4
 8004336:	4311      	orrs	r1, r2
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6812      	ldr	r2, [r2, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	491a      	ldr	r1, [pc, #104]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004340:	4313      	orrs	r3, r2
 8004342:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004344:	4b18      	ldr	r3, [pc, #96]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a17      	ldr	r2, [pc, #92]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 800434a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800434e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004350:	f7fc fef6 	bl	8001140 <HAL_GetTick>
 8004354:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004356:	e00f      	b.n	8004378 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004358:	f7fc fef2 	bl	8001140 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d908      	bls.n	8004378 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004366:	4b10      	ldr	r3, [pc, #64]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d109      	bne.n	8004386 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004376:	e006      	b.n	8004386 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004378:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0e9      	beq.n	8004358 <RCCEx_PLLSAI2_Config+0x100>
 8004384:	e000      	b.n	8004388 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8004386:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 800438e:	4b06      	ldr	r3, [pc, #24]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	4904      	ldr	r1, [pc, #16]	; (80043a8 <RCCEx_PLLSAI2_Config+0x150>)
 8004398:	4313      	orrs	r3, r2
 800439a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800439c:	7bfb      	ldrb	r3, [r7, #15]
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40021000 	.word	0x40021000
 80043ac:	07ff800c 	.word	0x07ff800c

080043b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d066      	beq.n	8004490 <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fc fc8e 	bl	8000cf8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d045      	beq.n	800447e <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043f2:	4b2a      	ldr	r3, [pc, #168]	; (800449c <HAL_RTC_Init+0xec>)
 80043f4:	22ca      	movs	r2, #202	; 0xca
 80043f6:	625a      	str	r2, [r3, #36]	; 0x24
 80043f8:	4b28      	ldr	r3, [pc, #160]	; (800449c <HAL_RTC_Init+0xec>)
 80043fa:	2253      	movs	r2, #83	; 0x53
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f872 	bl	80044e8 <RTC_EnterInitMode>
 8004404:	4603      	mov	r3, r0
 8004406:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d121      	bne.n	8004452 <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800440e:	4b23      	ldr	r3, [pc, #140]	; (800449c <HAL_RTC_Init+0xec>)
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	4a22      	ldr	r2, [pc, #136]	; (800449c <HAL_RTC_Init+0xec>)
 8004414:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8004418:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800441c:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800441e:	4b1f      	ldr	r3, [pc, #124]	; (800449c <HAL_RTC_Init+0xec>)
 8004420:	699a      	ldr	r2, [r3, #24]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6859      	ldr	r1, [r3, #4]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	4319      	orrs	r1, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	430b      	orrs	r3, r1
 8004432:	491a      	ldr	r1, [pc, #104]	; (800449c <HAL_RTC_Init+0xec>)
 8004434:	4313      	orrs	r3, r2
 8004436:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	041b      	lsls	r3, r3, #16
 8004442:	4916      	ldr	r1, [pc, #88]	; (800449c <HAL_RTC_Init+0xec>)
 8004444:	4313      	orrs	r3, r2
 8004446:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f881 	bl	8004550 <RTC_ExitInitMode>
 800444e:	4603      	mov	r3, r0
 8004450:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8004452:	7bfb      	ldrb	r3, [r7, #15]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10e      	bne.n	8004476 <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 8004458:	4b10      	ldr	r3, [pc, #64]	; (800449c <HAL_RTC_Init+0xec>)
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a19      	ldr	r1, [r3, #32]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	4319      	orrs	r1, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	430b      	orrs	r3, r1
 8004470:	490a      	ldr	r1, [pc, #40]	; (800449c <HAL_RTC_Init+0xec>)
 8004472:	4313      	orrs	r3, r2
 8004474:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004476:	4b09      	ldr	r3, [pc, #36]	; (800449c <HAL_RTC_Init+0xec>)
 8004478:	22ff      	movs	r2, #255	; 0xff
 800447a:	625a      	str	r2, [r3, #36]	; 0x24
 800447c:	e001      	b.n	8004482 <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800447e:	2300      	movs	r3, #0
 8004480:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d103      	bne.n	8004490 <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 8004490:	7bfb      	ldrb	r3, [r7, #15]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40002800 	.word	0x40002800

080044a0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 80044a8:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <HAL_RTC_WaitForSynchro+0x40>)
 80044aa:	4a0e      	ldr	r2, [pc, #56]	; (80044e4 <HAL_RTC_WaitForSynchro+0x44>)
 80044ac:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80044ae:	f7fc fe47 	bl	8001140 <HAL_GetTick>
 80044b2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80044b4:	e009      	b.n	80044ca <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044b6:	f7fc fe43 	bl	8001140 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044c4:	d901      	bls.n	80044ca <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e006      	b.n	80044d8 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80044ca:	4b05      	ldr	r3, [pc, #20]	; (80044e0 <HAL_RTC_WaitForSynchro+0x40>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0ef      	beq.n	80044b6 <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40002800 	.word	0x40002800
 80044e4:	0001005c 	.word	0x0001005c

080044e8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044f0:	2300      	movs	r3, #0
 80044f2:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80044f4:	4b15      	ldr	r3, [pc, #84]	; (800454c <RTC_EnterInitMode+0x64>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d120      	bne.n	8004542 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004500:	4b12      	ldr	r3, [pc, #72]	; (800454c <RTC_EnterInitMode+0x64>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4a11      	ldr	r2, [pc, #68]	; (800454c <RTC_EnterInitMode+0x64>)
 8004506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800450a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800450c:	f7fc fe18 	bl	8001140 <HAL_GetTick>
 8004510:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004512:	e00d      	b.n	8004530 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004514:	f7fc fe14 	bl	8001140 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004522:	d905      	bls.n	8004530 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2203      	movs	r2, #3
 800452c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <RTC_EnterInitMode+0x64>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004538:	2b00      	cmp	r3, #0
 800453a:	d102      	bne.n	8004542 <RTC_EnterInitMode+0x5a>
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b03      	cmp	r3, #3
 8004540:	d1e8      	bne.n	8004514 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8004542:	7bfb      	ldrb	r3, [r7, #15]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40002800 	.word	0x40002800

08004550 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800455c:	4b1a      	ldr	r3, [pc, #104]	; (80045c8 <RTC_ExitInitMode+0x78>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	4a19      	ldr	r2, [pc, #100]	; (80045c8 <RTC_ExitInitMode+0x78>)
 8004562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004566:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004568:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <RTC_ExitInitMode+0x78>)
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10c      	bne.n	800458e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7ff ff93 	bl	80044a0 <HAL_RTC_WaitForSynchro>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01e      	beq.n	80045be <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2203      	movs	r2, #3
 8004584:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	73fb      	strb	r3, [r7, #15]
 800458c:	e017      	b.n	80045be <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800458e:	4b0e      	ldr	r3, [pc, #56]	; (80045c8 <RTC_ExitInitMode+0x78>)
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	4a0d      	ldr	r2, [pc, #52]	; (80045c8 <RTC_ExitInitMode+0x78>)
 8004594:	f023 0320 	bic.w	r3, r3, #32
 8004598:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7ff ff80 	bl	80044a0 <HAL_RTC_WaitForSynchro>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d005      	beq.n	80045b2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2203      	movs	r2, #3
 80045aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80045b2:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <RTC_ExitInitMode+0x78>)
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	4a04      	ldr	r2, [pc, #16]	; (80045c8 <RTC_ExitInitMode+0x78>)
 80045b8:	f043 0320 	orr.w	r3, r3, #32
 80045bc:	6193      	str	r3, [r2, #24]
  }

  return status;
 80045be:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40002800 	.word	0x40002800

080045cc <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	490f      	ldr	r1, [pc, #60]	; (800461c <HAL_RTCEx_PrivilegeModeSet+0x50>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	490c      	ldr	r1, [pc, #48]	; (8004620 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	624b      	str	r3, [r1, #36]	; 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	f003 22ff 	and.w	r2, r3, #4278255360	; 0xff00ff00
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	6919      	ldr	r1, [r3, #16]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	041b      	lsls	r3, r3, #16
 8004604:	430b      	orrs	r3, r1
 8004606:	4906      	ldr	r1, [pc, #24]	; (8004620 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8004608:	4313      	orrs	r3, r2
 800460a:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40002800 	.word	0x40002800
 8004620:	40003400 	.word	0x40003400

08004624 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e042      	b.n	80046bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800463c:	2b00      	cmp	r3, #0
 800463e:	d106      	bne.n	800464e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f7fc faf5 	bl	8000c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2224      	movs	r2, #36	; 0x24
 8004652:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0201 	bic.w	r2, r2, #1
 8004664:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f82c 	bl	80046c4 <UART_SetConfig>
 800466c:	4603      	mov	r3, r0
 800466e:	2b01      	cmp	r3, #1
 8004670:	d101      	bne.n	8004676 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e022      	b.n	80046bc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fb20 	bl	8004cc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004692:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0201 	orr.w	r2, r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 fba7 	bl	8004e08 <UART_CheckIdleState>
 80046ba:	4603      	mov	r3, r0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046c8:	b08c      	sub	sp, #48	; 0x30
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	431a      	orrs	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	4baa      	ldr	r3, [pc, #680]	; (800499c <UART_SetConfig+0x2d8>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	6812      	ldr	r2, [r2, #0]
 80046fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046fc:	430b      	orrs	r3, r1
 80046fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a9f      	ldr	r2, [pc, #636]	; (80049a0 <UART_SetConfig+0x2dc>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d004      	beq.n	8004730 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800472c:	4313      	orrs	r3, r2
 800472e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800473a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	6812      	ldr	r2, [r2, #0]
 8004742:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004744:	430b      	orrs	r3, r1
 8004746:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474e:	f023 010f 	bic.w	r1, r3, #15
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a90      	ldr	r2, [pc, #576]	; (80049a4 <UART_SetConfig+0x2e0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d125      	bne.n	80047b4 <UART_SetConfig+0xf0>
 8004768:	4b8f      	ldr	r3, [pc, #572]	; (80049a8 <UART_SetConfig+0x2e4>)
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476e:	f003 0303 	and.w	r3, r3, #3
 8004772:	2b03      	cmp	r3, #3
 8004774:	d81a      	bhi.n	80047ac <UART_SetConfig+0xe8>
 8004776:	a201      	add	r2, pc, #4	; (adr r2, 800477c <UART_SetConfig+0xb8>)
 8004778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477c:	0800478d 	.word	0x0800478d
 8004780:	0800479d 	.word	0x0800479d
 8004784:	08004795 	.word	0x08004795
 8004788:	080047a5 	.word	0x080047a5
 800478c:	2301      	movs	r3, #1
 800478e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004792:	e116      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004794:	2302      	movs	r3, #2
 8004796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800479a:	e112      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800479c:	2304      	movs	r3, #4
 800479e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047a2:	e10e      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80047a4:	2308      	movs	r3, #8
 80047a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047aa:	e10a      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80047ac:	2310      	movs	r3, #16
 80047ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047b2:	e106      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a7c      	ldr	r2, [pc, #496]	; (80049ac <UART_SetConfig+0x2e8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d138      	bne.n	8004830 <UART_SetConfig+0x16c>
 80047be:	4b7a      	ldr	r3, [pc, #488]	; (80049a8 <UART_SetConfig+0x2e4>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c4:	f003 030c 	and.w	r3, r3, #12
 80047c8:	2b0c      	cmp	r3, #12
 80047ca:	d82d      	bhi.n	8004828 <UART_SetConfig+0x164>
 80047cc:	a201      	add	r2, pc, #4	; (adr r2, 80047d4 <UART_SetConfig+0x110>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	08004809 	.word	0x08004809
 80047d8:	08004829 	.word	0x08004829
 80047dc:	08004829 	.word	0x08004829
 80047e0:	08004829 	.word	0x08004829
 80047e4:	08004819 	.word	0x08004819
 80047e8:	08004829 	.word	0x08004829
 80047ec:	08004829 	.word	0x08004829
 80047f0:	08004829 	.word	0x08004829
 80047f4:	08004811 	.word	0x08004811
 80047f8:	08004829 	.word	0x08004829
 80047fc:	08004829 	.word	0x08004829
 8004800:	08004829 	.word	0x08004829
 8004804:	08004821 	.word	0x08004821
 8004808:	2300      	movs	r3, #0
 800480a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800480e:	e0d8      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004810:	2302      	movs	r3, #2
 8004812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004816:	e0d4      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004818:	2304      	movs	r3, #4
 800481a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481e:	e0d0      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004820:	2308      	movs	r3, #8
 8004822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004826:	e0cc      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004828:	2310      	movs	r3, #16
 800482a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800482e:	e0c8      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a5e      	ldr	r2, [pc, #376]	; (80049b0 <UART_SetConfig+0x2ec>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d125      	bne.n	8004886 <UART_SetConfig+0x1c2>
 800483a:	4b5b      	ldr	r3, [pc, #364]	; (80049a8 <UART_SetConfig+0x2e4>)
 800483c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004840:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004844:	2b30      	cmp	r3, #48	; 0x30
 8004846:	d016      	beq.n	8004876 <UART_SetConfig+0x1b2>
 8004848:	2b30      	cmp	r3, #48	; 0x30
 800484a:	d818      	bhi.n	800487e <UART_SetConfig+0x1ba>
 800484c:	2b20      	cmp	r3, #32
 800484e:	d00a      	beq.n	8004866 <UART_SetConfig+0x1a2>
 8004850:	2b20      	cmp	r3, #32
 8004852:	d814      	bhi.n	800487e <UART_SetConfig+0x1ba>
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <UART_SetConfig+0x19a>
 8004858:	2b10      	cmp	r3, #16
 800485a:	d008      	beq.n	800486e <UART_SetConfig+0x1aa>
 800485c:	e00f      	b.n	800487e <UART_SetConfig+0x1ba>
 800485e:	2300      	movs	r3, #0
 8004860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004864:	e0ad      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004866:	2302      	movs	r3, #2
 8004868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800486c:	e0a9      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800486e:	2304      	movs	r3, #4
 8004870:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004874:	e0a5      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004876:	2308      	movs	r3, #8
 8004878:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800487c:	e0a1      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800487e:	2310      	movs	r3, #16
 8004880:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004884:	e09d      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a4a      	ldr	r2, [pc, #296]	; (80049b4 <UART_SetConfig+0x2f0>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d125      	bne.n	80048dc <UART_SetConfig+0x218>
 8004890:	4b45      	ldr	r3, [pc, #276]	; (80049a8 <UART_SetConfig+0x2e4>)
 8004892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004896:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800489a:	2bc0      	cmp	r3, #192	; 0xc0
 800489c:	d016      	beq.n	80048cc <UART_SetConfig+0x208>
 800489e:	2bc0      	cmp	r3, #192	; 0xc0
 80048a0:	d818      	bhi.n	80048d4 <UART_SetConfig+0x210>
 80048a2:	2b80      	cmp	r3, #128	; 0x80
 80048a4:	d00a      	beq.n	80048bc <UART_SetConfig+0x1f8>
 80048a6:	2b80      	cmp	r3, #128	; 0x80
 80048a8:	d814      	bhi.n	80048d4 <UART_SetConfig+0x210>
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <UART_SetConfig+0x1f0>
 80048ae:	2b40      	cmp	r3, #64	; 0x40
 80048b0:	d008      	beq.n	80048c4 <UART_SetConfig+0x200>
 80048b2:	e00f      	b.n	80048d4 <UART_SetConfig+0x210>
 80048b4:	2300      	movs	r3, #0
 80048b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ba:	e082      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80048bc:	2302      	movs	r3, #2
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048c2:	e07e      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80048c4:	2304      	movs	r3, #4
 80048c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ca:	e07a      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80048cc:	2308      	movs	r3, #8
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048d2:	e076      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80048d4:	2310      	movs	r3, #16
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048da:	e072      	b.n	80049c2 <UART_SetConfig+0x2fe>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a35      	ldr	r2, [pc, #212]	; (80049b8 <UART_SetConfig+0x2f4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d12a      	bne.n	800493c <UART_SetConfig+0x278>
 80048e6:	4b30      	ldr	r3, [pc, #192]	; (80049a8 <UART_SetConfig+0x2e4>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048f4:	d01a      	beq.n	800492c <UART_SetConfig+0x268>
 80048f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048fa:	d81b      	bhi.n	8004934 <UART_SetConfig+0x270>
 80048fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004900:	d00c      	beq.n	800491c <UART_SetConfig+0x258>
 8004902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004906:	d815      	bhi.n	8004934 <UART_SetConfig+0x270>
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <UART_SetConfig+0x250>
 800490c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004910:	d008      	beq.n	8004924 <UART_SetConfig+0x260>
 8004912:	e00f      	b.n	8004934 <UART_SetConfig+0x270>
 8004914:	2300      	movs	r3, #0
 8004916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800491a:	e052      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800491c:	2302      	movs	r3, #2
 800491e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004922:	e04e      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004924:	2304      	movs	r3, #4
 8004926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800492a:	e04a      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800492c:	2308      	movs	r3, #8
 800492e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004932:	e046      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004934:	2310      	movs	r3, #16
 8004936:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800493a:	e042      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a17      	ldr	r2, [pc, #92]	; (80049a0 <UART_SetConfig+0x2dc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d13a      	bne.n	80049bc <UART_SetConfig+0x2f8>
 8004946:	4b18      	ldr	r3, [pc, #96]	; (80049a8 <UART_SetConfig+0x2e4>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004950:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004954:	d01a      	beq.n	800498c <UART_SetConfig+0x2c8>
 8004956:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800495a:	d81b      	bhi.n	8004994 <UART_SetConfig+0x2d0>
 800495c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004960:	d00c      	beq.n	800497c <UART_SetConfig+0x2b8>
 8004962:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004966:	d815      	bhi.n	8004994 <UART_SetConfig+0x2d0>
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <UART_SetConfig+0x2b0>
 800496c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004970:	d008      	beq.n	8004984 <UART_SetConfig+0x2c0>
 8004972:	e00f      	b.n	8004994 <UART_SetConfig+0x2d0>
 8004974:	2300      	movs	r3, #0
 8004976:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800497a:	e022      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800497c:	2302      	movs	r3, #2
 800497e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004982:	e01e      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004984:	2304      	movs	r3, #4
 8004986:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800498a:	e01a      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800498c:	2308      	movs	r3, #8
 800498e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004992:	e016      	b.n	80049c2 <UART_SetConfig+0x2fe>
 8004994:	2310      	movs	r3, #16
 8004996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800499a:	e012      	b.n	80049c2 <UART_SetConfig+0x2fe>
 800499c:	cfff69f3 	.word	0xcfff69f3
 80049a0:	40008000 	.word	0x40008000
 80049a4:	40013800 	.word	0x40013800
 80049a8:	40021000 	.word	0x40021000
 80049ac:	40004400 	.word	0x40004400
 80049b0:	40004800 	.word	0x40004800
 80049b4:	40004c00 	.word	0x40004c00
 80049b8:	40005000 	.word	0x40005000
 80049bc:	2310      	movs	r3, #16
 80049be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4ab0      	ldr	r2, [pc, #704]	; (8004c88 <UART_SetConfig+0x5c4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	f040 809b 	bne.w	8004b04 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049d2:	2b08      	cmp	r3, #8
 80049d4:	d827      	bhi.n	8004a26 <UART_SetConfig+0x362>
 80049d6:	a201      	add	r2, pc, #4	; (adr r2, 80049dc <UART_SetConfig+0x318>)
 80049d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049dc:	08004a01 	.word	0x08004a01
 80049e0:	08004a09 	.word	0x08004a09
 80049e4:	08004a11 	.word	0x08004a11
 80049e8:	08004a27 	.word	0x08004a27
 80049ec:	08004a17 	.word	0x08004a17
 80049f0:	08004a27 	.word	0x08004a27
 80049f4:	08004a27 	.word	0x08004a27
 80049f8:	08004a27 	.word	0x08004a27
 80049fc:	08004a1f 	.word	0x08004a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a00:	f7fe fec6 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8004a04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a06:	e014      	b.n	8004a32 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a08:	f7fe fed6 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8004a0c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a0e:	e010      	b.n	8004a32 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a10:	4b9e      	ldr	r3, [pc, #632]	; (8004c8c <UART_SetConfig+0x5c8>)
 8004a12:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a14:	e00d      	b.n	8004a32 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a16:	f7fe fe09 	bl	800362c <HAL_RCC_GetSysClockFreq>
 8004a1a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a1c:	e009      	b.n	8004a32 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a24:	e005      	b.n	8004a32 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8004a26:	2300      	movs	r3, #0
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 8130 	beq.w	8004c9a <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	4a94      	ldr	r2, [pc, #592]	; (8004c90 <UART_SetConfig+0x5cc>)
 8004a40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a44:	461a      	mov	r2, r3
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	4413      	add	r3, r2
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d305      	bcc.n	8004a6a <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d903      	bls.n	8004a72 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a70:	e113      	b.n	8004c9a <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	2200      	movs	r2, #0
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	60fa      	str	r2, [r7, #12]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	4a84      	ldr	r2, [pc, #528]	; (8004c90 <UART_SetConfig+0x5cc>)
 8004a80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2200      	movs	r2, #0
 8004a88:	603b      	str	r3, [r7, #0]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a94:	f7fb fbce 	bl	8000234 <__aeabi_uldivmod>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	020b      	lsls	r3, r1, #8
 8004aaa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004aae:	0202      	lsls	r2, r0, #8
 8004ab0:	6979      	ldr	r1, [r7, #20]
 8004ab2:	6849      	ldr	r1, [r1, #4]
 8004ab4:	0849      	lsrs	r1, r1, #1
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	460c      	mov	r4, r1
 8004aba:	4605      	mov	r5, r0
 8004abc:	eb12 0804 	adds.w	r8, r2, r4
 8004ac0:	eb43 0905 	adc.w	r9, r3, r5
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	469a      	mov	sl, r3
 8004acc:	4693      	mov	fp, r2
 8004ace:	4652      	mov	r2, sl
 8004ad0:	465b      	mov	r3, fp
 8004ad2:	4640      	mov	r0, r8
 8004ad4:	4649      	mov	r1, r9
 8004ad6:	f7fb fbad 	bl	8000234 <__aeabi_uldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4613      	mov	r3, r2
 8004ae0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ae8:	d308      	bcc.n	8004afc <UART_SetConfig+0x438>
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af0:	d204      	bcs.n	8004afc <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6a3a      	ldr	r2, [r7, #32]
 8004af8:	60da      	str	r2, [r3, #12]
 8004afa:	e0ce      	b.n	8004c9a <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b02:	e0ca      	b.n	8004c9a <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b0c:	d166      	bne.n	8004bdc <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8004b0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d827      	bhi.n	8004b66 <UART_SetConfig+0x4a2>
 8004b16:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <UART_SetConfig+0x458>)
 8004b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1c:	08004b41 	.word	0x08004b41
 8004b20:	08004b49 	.word	0x08004b49
 8004b24:	08004b51 	.word	0x08004b51
 8004b28:	08004b67 	.word	0x08004b67
 8004b2c:	08004b57 	.word	0x08004b57
 8004b30:	08004b67 	.word	0x08004b67
 8004b34:	08004b67 	.word	0x08004b67
 8004b38:	08004b67 	.word	0x08004b67
 8004b3c:	08004b5f 	.word	0x08004b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b40:	f7fe fe26 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8004b44:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b46:	e014      	b.n	8004b72 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b48:	f7fe fe36 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8004b4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b4e:	e010      	b.n	8004b72 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b50:	4b4e      	ldr	r3, [pc, #312]	; (8004c8c <UART_SetConfig+0x5c8>)
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b54:	e00d      	b.n	8004b72 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b56:	f7fe fd69 	bl	800362c <HAL_RCC_GetSysClockFreq>
 8004b5a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b5c:	e009      	b.n	8004b72 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b64:	e005      	b.n	8004b72 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 8090 	beq.w	8004c9a <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	4a44      	ldr	r2, [pc, #272]	; (8004c90 <UART_SetConfig+0x5cc>)
 8004b80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b84:	461a      	mov	r2, r3
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b8c:	005a      	lsls	r2, r3, #1
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	085b      	lsrs	r3, r3, #1
 8004b94:	441a      	add	r2, r3
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	2b0f      	cmp	r3, #15
 8004ba4:	d916      	bls.n	8004bd4 <UART_SetConfig+0x510>
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bac:	d212      	bcs.n	8004bd4 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	f023 030f 	bic.w	r3, r3, #15
 8004bb6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	085b      	lsrs	r3, r3, #1
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	8bfb      	ldrh	r3, [r7, #30]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	8bfa      	ldrh	r2, [r7, #30]
 8004bd0:	60da      	str	r2, [r3, #12]
 8004bd2:	e062      	b.n	8004c9a <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004bda:	e05e      	b.n	8004c9a <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d828      	bhi.n	8004c36 <UART_SetConfig+0x572>
 8004be4:	a201      	add	r2, pc, #4	; (adr r2, 8004bec <UART_SetConfig+0x528>)
 8004be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bea:	bf00      	nop
 8004bec:	08004c11 	.word	0x08004c11
 8004bf0:	08004c19 	.word	0x08004c19
 8004bf4:	08004c21 	.word	0x08004c21
 8004bf8:	08004c37 	.word	0x08004c37
 8004bfc:	08004c27 	.word	0x08004c27
 8004c00:	08004c37 	.word	0x08004c37
 8004c04:	08004c37 	.word	0x08004c37
 8004c08:	08004c37 	.word	0x08004c37
 8004c0c:	08004c2f 	.word	0x08004c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c10:	f7fe fdbe 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8004c14:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c16:	e014      	b.n	8004c42 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c18:	f7fe fdce 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8004c1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c1e:	e010      	b.n	8004c42 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c20:	4b1a      	ldr	r3, [pc, #104]	; (8004c8c <UART_SetConfig+0x5c8>)
 8004c22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c24:	e00d      	b.n	8004c42 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c26:	f7fe fd01 	bl	800362c <HAL_RCC_GetSysClockFreq>
 8004c2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c2c:	e009      	b.n	8004c42 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c34:	e005      	b.n	8004c42 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004c40:	bf00      	nop
    }

    if (pclk != 0U)
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d028      	beq.n	8004c9a <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4c:	4a10      	ldr	r2, [pc, #64]	; (8004c90 <UART_SetConfig+0x5cc>)
 8004c4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c52:	461a      	mov	r2, r3
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	fbb3 f2f2 	udiv	r2, r3, r2
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	085b      	lsrs	r3, r3, #1
 8004c60:	441a      	add	r2, r3
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	2b0f      	cmp	r3, #15
 8004c70:	d910      	bls.n	8004c94 <UART_SetConfig+0x5d0>
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c78:	d20c      	bcs.n	8004c94 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	60da      	str	r2, [r3, #12]
 8004c84:	e009      	b.n	8004c9a <UART_SetConfig+0x5d6>
 8004c86:	bf00      	nop
 8004c88:	40008000 	.word	0x40008000
 8004c8c:	00f42400 	.word	0x00f42400
 8004c90:	080057ac 	.word	0x080057ac
      }
      else
      {
        ret = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2200      	movs	r2, #0
 8004cae:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004cb6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3730      	adds	r7, #48	; 0x30
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004cc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01a      	beq.n	8004dda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dc2:	d10a      	bne.n	8004dda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	605a      	str	r2, [r3, #4]
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b098      	sub	sp, #96	; 0x60
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e18:	f7fc f992 	bl	8001140 <HAL_GetTick>
 8004e1c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d12f      	bne.n	8004e8c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e34:	2200      	movs	r2, #0
 8004e36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f88e 	bl	8004f5c <UART_WaitOnFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d022      	beq.n	8004e8c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e5a:	653b      	str	r3, [r7, #80]	; 0x50
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	461a      	mov	r2, r3
 8004e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e64:	647b      	str	r3, [r7, #68]	; 0x44
 8004e66:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e6      	bne.n	8004e46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e063      	b.n	8004f54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0304 	and.w	r3, r3, #4
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	d149      	bne.n	8004f2e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e9a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 f857 	bl	8004f5c <UART_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03c      	beq.n	8004f2e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ed4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ed8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e6      	bne.n	8004eb4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	3308      	adds	r3, #8
 8004eec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	e853 3f00 	ldrex	r3, [r3]
 8004ef4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f023 0301 	bic.w	r3, r3, #1
 8004efc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3308      	adds	r3, #8
 8004f04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f06:	61fa      	str	r2, [r7, #28]
 8004f08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	69b9      	ldr	r1, [r7, #24]
 8004f0c:	69fa      	ldr	r2, [r7, #28]
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	617b      	str	r3, [r7, #20]
   return(result);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e5      	bne.n	8004ee6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e012      	b.n	8004f54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3758      	adds	r7, #88	; 0x58
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	603b      	str	r3, [r7, #0]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f6c:	e049      	b.n	8005002 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d045      	beq.n	8005002 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f76:	f7fc f8e3 	bl	8001140 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d302      	bcc.n	8004f8c <UART_WaitOnFlagUntilTimeout+0x30>
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e048      	b.n	8005022 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d031      	beq.n	8005002 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	69db      	ldr	r3, [r3, #28]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b08      	cmp	r3, #8
 8004faa:	d110      	bne.n	8004fce <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f838 	bl	800502a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e029      	b.n	8005022 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fdc:	d111      	bne.n	8005002 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 f81e 	bl	800502a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e00f      	b.n	8005022 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69da      	ldr	r2, [r3, #28]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	4013      	ands	r3, r2
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	429a      	cmp	r2, r3
 8005010:	bf0c      	ite	eq
 8005012:	2301      	moveq	r3, #1
 8005014:	2300      	movne	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	461a      	mov	r2, r3
 800501a:	79fb      	ldrb	r3, [r7, #7]
 800501c:	429a      	cmp	r2, r3
 800501e:	d0a6      	beq.n	8004f6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800502a:	b480      	push	{r7}
 800502c:	b095      	sub	sp, #84	; 0x54
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800503a:	e853 3f00 	ldrex	r3, [r3]
 800503e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005042:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005046:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	461a      	mov	r2, r3
 800504e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005050:	643b      	str	r3, [r7, #64]	; 0x40
 8005052:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005054:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005056:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005058:	e841 2300 	strex	r3, r2, [r1]
 800505c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800505e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e6      	bne.n	8005032 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	3308      	adds	r3, #8
 800506a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	e853 3f00 	ldrex	r3, [r3]
 8005072:	61fb      	str	r3, [r7, #28]
   return(result);
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800507a:	f023 0301 	bic.w	r3, r3, #1
 800507e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	3308      	adds	r3, #8
 8005086:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005088:	62fa      	str	r2, [r7, #44]	; 0x2c
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800508e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005090:	e841 2300 	strex	r3, r2, [r1]
 8005094:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1e3      	bne.n	8005064 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d118      	bne.n	80050d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	e853 3f00 	ldrex	r3, [r3]
 80050b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f023 0310 	bic.w	r3, r3, #16
 80050b8:	647b      	str	r3, [r7, #68]	; 0x44
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050c2:	61bb      	str	r3, [r7, #24]
 80050c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c6:	6979      	ldr	r1, [r7, #20]
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	e841 2300 	strex	r3, r2, [r1]
 80050ce:	613b      	str	r3, [r7, #16]
   return(result);
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1e6      	bne.n	80050a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2220      	movs	r2, #32
 80050da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80050ea:	bf00      	nop
 80050ec:	3754      	adds	r7, #84	; 0x54
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b085      	sub	sp, #20
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_UARTEx_DisableFifoMode+0x16>
 8005108:	2302      	movs	r3, #2
 800510a:	e027      	b.n	800515c <HAL_UARTEx_DisableFifoMode+0x66>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2224      	movs	r2, #36	; 0x24
 8005118:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f022 0201 	bic.w	r2, r2, #1
 8005132:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800513a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2220      	movs	r2, #32
 800514e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3714      	adds	r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800517c:	2302      	movs	r3, #2
 800517e:	e02d      	b.n	80051dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2224      	movs	r2, #36	; 0x24
 800518c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0201 	bic.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f84f 	bl	8005260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d101      	bne.n	80051fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80051f8:	2302      	movs	r3, #2
 80051fa:	e02d      	b.n	8005258 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2224      	movs	r2, #36	; 0x24
 8005208:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0201 	bic.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	430a      	orrs	r2, r1
 8005236:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f811 	bl	8005260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2220      	movs	r2, #32
 800524a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800526c:	2b00      	cmp	r3, #0
 800526e:	d108      	bne.n	8005282 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005280:	e031      	b.n	80052e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005282:	2308      	movs	r3, #8
 8005284:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005286:	2308      	movs	r3, #8
 8005288:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	0e5b      	lsrs	r3, r3, #25
 8005292:	b2db      	uxtb	r3, r3
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	0f5b      	lsrs	r3, r3, #29
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052aa:	7bbb      	ldrb	r3, [r7, #14]
 80052ac:	7b3a      	ldrb	r2, [r7, #12]
 80052ae:	4911      	ldr	r1, [pc, #68]	; (80052f4 <UARTEx_SetNbDataToProcess+0x94>)
 80052b0:	5c8a      	ldrb	r2, [r1, r2]
 80052b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80052b6:	7b3a      	ldrb	r2, [r7, #12]
 80052b8:	490f      	ldr	r1, [pc, #60]	; (80052f8 <UARTEx_SetNbDataToProcess+0x98>)
 80052ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
 80052ca:	7b7a      	ldrb	r2, [r7, #13]
 80052cc:	4909      	ldr	r1, [pc, #36]	; (80052f4 <UARTEx_SetNbDataToProcess+0x94>)
 80052ce:	5c8a      	ldrb	r2, [r1, r2]
 80052d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80052d4:	7b7a      	ldrb	r2, [r7, #13]
 80052d6:	4908      	ldr	r1, [pc, #32]	; (80052f8 <UARTEx_SetNbDataToProcess+0x98>)
 80052d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052da:	fb93 f3f2 	sdiv	r3, r3, r2
 80052de:	b29a      	uxth	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80052e6:	bf00      	nop
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	080057c4 	.word	0x080057c4
 80052f8:	080057cc 	.word	0x080057cc

080052fc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b08b      	sub	sp, #44	; 0x2c
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	fa93 f3a3 	rbit	r3, r3
 8005316:	613b      	str	r3, [r7, #16]
  return result;
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005322:	2320      	movs	r3, #32
 8005324:	e003      	b.n	800532e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	2103      	movs	r1, #3
 8005332:	fa01 f303 	lsl.w	r3, r1, r3
 8005336:	43db      	mvns	r3, r3
 8005338:	401a      	ands	r2, r3
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	fa93 f3a3 	rbit	r3, r3
 8005344:	61fb      	str	r3, [r7, #28]
  return result;
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800534a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005350:	2320      	movs	r3, #32
 8005352:	e003      	b.n	800535c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	fab3 f383 	clz	r3, r3
 800535a:	b2db      	uxtb	r3, r3
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	fa01 f303 	lsl.w	r3, r1, r3
 8005364:	431a      	orrs	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	601a      	str	r2, [r3, #0]
}
 800536a:	bf00      	nop
 800536c:	372c      	adds	r7, #44	; 0x2c
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8005376:	b480      	push	{r7}
 8005378:	b085      	sub	sp, #20
 800537a:	af00      	add	r7, sp, #0
 800537c:	60f8      	str	r0, [r7, #12]
 800537e:	60b9      	str	r1, [r7, #8]
 8005380:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	43db      	mvns	r3, r3
 800538a:	401a      	ands	r2, r3
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	fb01 f303 	mul.w	r3, r1, r3
 8005394:	431a      	orrs	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	605a      	str	r2, [r3, #4]
}
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b08b      	sub	sp, #44	; 0x2c
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	689a      	ldr	r2, [r3, #8]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	fa93 f3a3 	rbit	r3, r3
 80053c0:	613b      	str	r3, [r7, #16]
  return result;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80053cc:	2320      	movs	r3, #32
 80053ce:	e003      	b.n	80053d8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	fab3 f383 	clz	r3, r3
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	2103      	movs	r1, #3
 80053dc:	fa01 f303 	lsl.w	r3, r1, r3
 80053e0:	43db      	mvns	r3, r3
 80053e2:	401a      	ands	r2, r3
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e8:	6a3b      	ldr	r3, [r7, #32]
 80053ea:	fa93 f3a3 	rbit	r3, r3
 80053ee:	61fb      	str	r3, [r7, #28]
  return result;
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80053f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80053fa:	2320      	movs	r3, #32
 80053fc:	e003      	b.n	8005406 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	fab3 f383 	clz	r3, r3
 8005404:	b2db      	uxtb	r3, r3
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	6879      	ldr	r1, [r7, #4]
 800540a:	fa01 f303 	lsl.w	r3, r1, r3
 800540e:	431a      	orrs	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8005414:	bf00      	nop
 8005416:	372c      	adds	r7, #44	; 0x2c
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005420:	b480      	push	{r7}
 8005422:	b08b      	sub	sp, #44	; 0x2c
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	fa93 f3a3 	rbit	r3, r3
 800543a:	613b      	str	r3, [r7, #16]
  return result;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005446:	2320      	movs	r3, #32
 8005448:	e003      	b.n	8005452 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	fab3 f383 	clz	r3, r3
 8005450:	b2db      	uxtb	r3, r3
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	2103      	movs	r1, #3
 8005456:	fa01 f303 	lsl.w	r3, r1, r3
 800545a:	43db      	mvns	r3, r3
 800545c:	401a      	ands	r2, r3
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	fa93 f3a3 	rbit	r3, r3
 8005468:	61fb      	str	r3, [r7, #28]
  return result;
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005474:	2320      	movs	r3, #32
 8005476:	e003      	b.n	8005480 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547a:	fab3 f383 	clz	r3, r3
 800547e:	b2db      	uxtb	r3, r3
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	fa01 f303 	lsl.w	r3, r1, r3
 8005488:	431a      	orrs	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	60da      	str	r2, [r3, #12]
}
 800548e:	bf00      	nop
 8005490:	372c      	adds	r7, #44	; 0x2c
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800549a:	b480      	push	{r7}
 800549c:	b08b      	sub	sp, #44	; 0x2c
 800549e:	af00      	add	r7, sp, #0
 80054a0:	60f8      	str	r0, [r7, #12]
 80054a2:	60b9      	str	r1, [r7, #8]
 80054a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6a1a      	ldr	r2, [r3, #32]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	fa93 f3a3 	rbit	r3, r3
 80054b4:	613b      	str	r3, [r7, #16]
  return result;
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80054c0:	2320      	movs	r3, #32
 80054c2:	e003      	b.n	80054cc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	fab3 f383 	clz	r3, r3
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	210f      	movs	r1, #15
 80054d0:	fa01 f303 	lsl.w	r3, r1, r3
 80054d4:	43db      	mvns	r3, r3
 80054d6:	401a      	ands	r2, r3
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	fa93 f3a3 	rbit	r3, r3
 80054e2:	61fb      	str	r3, [r7, #28]
  return result;
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80054e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80054ee:	2320      	movs	r3, #32
 80054f0:	e003      	b.n	80054fa <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	fab3 f383 	clz	r3, r3
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005502:	431a      	orrs	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005508:	bf00      	nop
 800550a:	372c      	adds	r7, #44	; 0x2c
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005514:	b480      	push	{r7}
 8005516:	b08b      	sub	sp, #44	; 0x2c
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	0a1b      	lsrs	r3, r3, #8
 8005528:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	fa93 f3a3 	rbit	r3, r3
 8005530:	613b      	str	r3, [r7, #16]
  return result;
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800553c:	2320      	movs	r3, #32
 800553e:	e003      	b.n	8005548 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	fab3 f383 	clz	r3, r3
 8005546:	b2db      	uxtb	r3, r3
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	210f      	movs	r1, #15
 800554c:	fa01 f303 	lsl.w	r3, r1, r3
 8005550:	43db      	mvns	r3, r3
 8005552:	401a      	ands	r2, r3
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	0a1b      	lsrs	r3, r3, #8
 8005558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	fa93 f3a3 	rbit	r3, r3
 8005560:	61fb      	str	r3, [r7, #28]
  return result;
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800556c:	2320      	movs	r3, #32
 800556e:	e003      	b.n	8005578 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	fab3 f383 	clz	r3, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	fa01 f303 	lsl.w	r3, r1, r3
 8005580:	431a      	orrs	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8005586:	bf00      	nop
 8005588:	372c      	adds	r7, #44	; 0x2c
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b088      	sub	sp, #32
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
 800559a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	fa93 f3a3 	rbit	r3, r3
 80055a8:	60fb      	str	r3, [r7, #12]
  return result;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <LL_GPIO_Init+0x26>
    return 32U;
 80055b4:	2320      	movs	r3, #32
 80055b6:	e003      	b.n	80055c0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	fab3 f383 	clz	r3, r3
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80055c2:	e047      	b.n	8005654 <LL_GPIO_Init+0xc2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	2101      	movs	r1, #1
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	fa01 f303 	lsl.w	r3, r1, r3
 80055d0:	4013      	ands	r3, r2
 80055d2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0U)
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d039      	beq.n	800564e <LL_GPIO_Init+0xbc>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d003      	beq.n	80055ea <LL_GPIO_Init+0x58>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d10d      	bne.n	8005606 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	461a      	mov	r2, r3
 80055f0:	69b9      	ldr	r1, [r7, #24]
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7ff fed7 	bl	80053a6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	461a      	mov	r2, r3
 80055fe:	69b9      	ldr	r1, [r7, #24]
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff feb8 	bl	8005376 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	461a      	mov	r2, r3
 800560c:	69b9      	ldr	r1, [r7, #24]
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff ff06 	bl	8005420 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	2b02      	cmp	r3, #2
 800561a:	d111      	bne.n	8005640 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	2bff      	cmp	r3, #255	; 0xff
 8005620:	d807      	bhi.n	8005632 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	461a      	mov	r2, r3
 8005628:	69b9      	ldr	r1, [r7, #24]
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff ff35 	bl	800549a <LL_GPIO_SetAFPin_0_7>
 8005630:	e006      	b.n	8005640 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	461a      	mov	r2, r3
 8005638:	69b9      	ldr	r1, [r7, #24]
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7ff ff6a 	bl	8005514 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	461a      	mov	r2, r3
 8005646:	69b9      	ldr	r1, [r7, #24]
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fe57 	bl	80052fc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	3301      	adds	r3, #1
 8005652:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	fa22 f303 	lsr.w	r3, r2, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1b0      	bne.n	80055c4 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3720      	adds	r7, #32
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005674:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8005678:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	b29b      	uxth	r3, r3
 8005686:	43db      	mvns	r3, r3
 8005688:	b29b      	uxth	r3, r3
 800568a:	4013      	ands	r3, r2
 800568c:	b29a      	uxth	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80056a2:	b084      	sub	sp, #16
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	f107 0014 	add.w	r0, r7, #20
 80056b0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	b004      	add	sp, #16
 80056e2:	4770      	bx	lr

080056e4 <memset>:
 80056e4:	4402      	add	r2, r0
 80056e6:	4603      	mov	r3, r0
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d100      	bne.n	80056ee <memset+0xa>
 80056ec:	4770      	bx	lr
 80056ee:	f803 1b01 	strb.w	r1, [r3], #1
 80056f2:	e7f9      	b.n	80056e8 <memset+0x4>

080056f4 <__libc_init_array>:
 80056f4:	b570      	push	{r4, r5, r6, lr}
 80056f6:	4d0d      	ldr	r5, [pc, #52]	; (800572c <__libc_init_array+0x38>)
 80056f8:	2600      	movs	r6, #0
 80056fa:	4c0d      	ldr	r4, [pc, #52]	; (8005730 <__libc_init_array+0x3c>)
 80056fc:	1b64      	subs	r4, r4, r5
 80056fe:	10a4      	asrs	r4, r4, #2
 8005700:	42a6      	cmp	r6, r4
 8005702:	d109      	bne.n	8005718 <__libc_init_array+0x24>
 8005704:	4d0b      	ldr	r5, [pc, #44]	; (8005734 <__libc_init_array+0x40>)
 8005706:	2600      	movs	r6, #0
 8005708:	4c0b      	ldr	r4, [pc, #44]	; (8005738 <__libc_init_array+0x44>)
 800570a:	f000 f817 	bl	800573c <_init>
 800570e:	1b64      	subs	r4, r4, r5
 8005710:	10a4      	asrs	r4, r4, #2
 8005712:	42a6      	cmp	r6, r4
 8005714:	d105      	bne.n	8005722 <__libc_init_array+0x2e>
 8005716:	bd70      	pop	{r4, r5, r6, pc}
 8005718:	f855 3b04 	ldr.w	r3, [r5], #4
 800571c:	3601      	adds	r6, #1
 800571e:	4798      	blx	r3
 8005720:	e7ee      	b.n	8005700 <__libc_init_array+0xc>
 8005722:	f855 3b04 	ldr.w	r3, [r5], #4
 8005726:	3601      	adds	r6, #1
 8005728:	4798      	blx	r3
 800572a:	e7f2      	b.n	8005712 <__libc_init_array+0x1e>
 800572c:	080057dc 	.word	0x080057dc
 8005730:	080057dc 	.word	0x080057dc
 8005734:	080057dc 	.word	0x080057dc
 8005738:	080057e0 	.word	0x080057e0

0800573c <_init>:
 800573c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800573e:	bf00      	nop
 8005740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005742:	bc08      	pop	{r3}
 8005744:	469e      	mov	lr, r3
 8005746:	4770      	bx	lr

08005748 <_fini>:
 8005748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574a:	bf00      	nop
 800574c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574e:	bc08      	pop	{r3}
 8005750:	469e      	mov	lr, r3
 8005752:	4770      	bx	lr
