{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581244882358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581244882363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 02:41:22 2020 " "Processing started: Sun Feb 09 02:41:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581244882363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244882363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244882363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581244883007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581244883007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit " "Found entity 1: butterflyunit" {  } { { "butterflyunit.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexmultiplier " "Found entity 1: complexmultiplier" {  } { { "complexmultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexmultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder " "Found entity 1: complexadder" {  } { { "complexadder.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder_TB " "Found entity 1: complexadder_TB" {  } { { "complexadder_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplier " "Found entity 1: simplemultiplier" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_TB " "Found entity 1: multiplier_TB" {  } { { "multiplier_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/multiplier_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor " "Found entity 1: complexsubtractor" {  } { { "complexsubtractor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor_TB " "Found entity 1: complexsubtractor_TB" {  } { { "complexsubtractor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit_TB " "Found entity 1: butterflyunit_TB" {  } { { "butterflyunit_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit_TB.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor " "Found entity 1: FFT_Processor" {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890692 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "tmax butterflyunit_TB.sv 2 FFT_Processor_TB.sv(2) " "Verilog HDL macro warning at FFT_Processor_TB.sv(2): overriding existing definition for macro \"tmax\", which was defined in \"butterflyunit_TB.sv\", line 2" {  } { { "FFT_Processor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor_TB.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1581244890697 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "tmin butterflyunit_TB.sv 3 FFT_Processor_TB.sv(3) " "Verilog HDL macro warning at FFT_Processor_TB.sv(3): overriding existing definition for macro \"tmin\", which was defined in \"butterflyunit_TB.sv\", line 3" {  } { { "FFT_Processor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor_TB.sv" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1581244890697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor_TB " "Found entity 1: FFT_Processor_TB" {  } { { "FFT_Processor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor_TB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_translator " "Found entity 1: mic_translator" {  } { { "mic_translator.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581244890705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244890705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581244890770 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r FFT.sv(2) " "Output port \"r\" at FFT.sv(2) has no driver" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890772 "|FFT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "g FFT.sv(2) " "Output port \"g\" at FFT.sv(2) has no driver" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890772 "|FFT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b FFT.sv(2) " "Output port \"b\" at FFT.sv(2) has no driver" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890772 "|FFT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync FFT.sv(2) " "Output port \"vsync\" at FFT.sv(2) has no driver" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890772 "|FFT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync FFT.sv(2) " "Output port \"hsync\" at FFT.sv(2) has no driver" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890772 "|FFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_translator mic_translator:main_translator " "Elaborating entity \"mic_translator\" for hierarchy \"mic_translator:main_translator\"" {  } { { "FFT.sv" "main_translator" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890774 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BCLK mic_translator.sv(1) " "Output port \"BCLK\" at mic_translator.sv(1) has no driver" {  } { { "mic_translator.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890775 "|FFT|mic_translator:main_translator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "new_t mic_translator.sv(1) " "Output port \"new_t\" at mic_translator.sv(1) has no driver" {  } { { "mic_translator.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581244890775 "|FFT|mic_translator:main_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Processor FFT_Processor:main_professor " "Elaborating entity \"FFT_Processor\" for hierarchy \"FFT_Processor:main_professor\"" {  } { { "FFT.sv" "main_professor" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FFT_Processor.sv(177) " "Verilog HDL assignment warning at FFT_Processor.sv(177): truncated value with size 32 to match size of target (3)" {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581244890786 "|FFT|FFT_Processor:main_professor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterflyunit FFT_Processor:main_professor\|butterflyunit:BFU0 " "Elaborating entity \"butterflyunit\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\"" {  } { { "FFT_Processor.sv" "BFU0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexadder FFT_Processor:main_professor\|butterflyunit:BFU0\|complexadder:topadder " "Elaborating entity \"complexadder\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexadder:topadder\"" {  } { { "butterflyunit.sv" "topadder" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexsubtractor FFT_Processor:main_professor\|butterflyunit:BFU0\|complexsubtractor:bottomadder " "Elaborating entity \"complexsubtractor\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexsubtractor:bottomadder\"" {  } { { "butterflyunit.sv" "bottomadder" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 complexsubtractor.sv(6) " "Verilog HDL assignment warning at complexsubtractor.sv(6): truncated value with size 32 to match size of target (16)" {  } { { "complexsubtractor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581244890795 "|FFT|butterflyunit:BFU|complexsubtractor:bottomadder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 complexsubtractor.sv(7) " "Verilog HDL assignment warning at complexsubtractor.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "complexsubtractor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581244890795 "|FFT|butterflyunit:BFU|complexsubtractor:bottomadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexmultiplier FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult " "Elaborating entity \"complexmultiplier\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\"" {  } { { "butterflyunit.sv" "twiddlemult" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplier FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br " "Elaborating entity \"simplemultiplier\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\"" {  } { { "complexmultiplier.sv" "mult_ar_br" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexmultiplier.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244890799 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[15\] " "Net \"t0\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[14\] " "Net \"t0\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[13\] " "Net \"t0\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[12\] " "Net \"t0\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[11\] " "Net \"t0\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t0\[10\] " "Net \"t0\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t0\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[15\] " "Net \"t1\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[14\] " "Net \"t1\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[13\] " "Net \"t1\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[12\] " "Net \"t1\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[11\] " "Net \"t1\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t1\[10\] " "Net \"t1\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t1\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[15\] " "Net \"t2\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[14\] " "Net \"t2\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[13\] " "Net \"t2\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[12\] " "Net \"t2\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[11\] " "Net \"t2\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t2\[10\] " "Net \"t2\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t2\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[15\] " "Net \"t3\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[14\] " "Net \"t3\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[13\] " "Net \"t3\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[12\] " "Net \"t3\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[11\] " "Net \"t3\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t3\[10\] " "Net \"t3\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t3\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[15\] " "Net \"t4\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[14\] " "Net \"t4\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[13\] " "Net \"t4\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[12\] " "Net \"t4\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[11\] " "Net \"t4\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t4\[10\] " "Net \"t4\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t4\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[15\] " "Net \"t5\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[14\] " "Net \"t5\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[13\] " "Net \"t5\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[12\] " "Net \"t5\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[11\] " "Net \"t5\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t5\[10\] " "Net \"t5\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t5\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[15\] " "Net \"t6\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[14\] " "Net \"t6\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[13\] " "Net \"t6\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[12\] " "Net \"t6\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[11\] " "Net \"t6\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t6\[10\] " "Net \"t6\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t6\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[15\] " "Net \"t7\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[14\] " "Net \"t7\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[13\] " "Net \"t7\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[12\] " "Net \"t7\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[11\] " "Net \"t7\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t7\[10\] " "Net \"t7\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t7\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[15\] " "Net \"t8\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[14\] " "Net \"t8\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[13\] " "Net \"t8\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[12\] " "Net \"t8\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[11\] " "Net \"t8\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t8\[10\] " "Net \"t8\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t8\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[15\] " "Net \"t9\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[14\] " "Net \"t9\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[13\] " "Net \"t9\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[12\] " "Net \"t9\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[11\] " "Net \"t9\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t9\[10\] " "Net \"t9\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t9\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[15\] " "Net \"t10\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[14\] " "Net \"t10\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[13\] " "Net \"t10\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[12\] " "Net \"t10\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[11\] " "Net \"t10\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t10\[10\] " "Net \"t10\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t10\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[15\] " "Net \"t11\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[14\] " "Net \"t11\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[13\] " "Net \"t11\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[12\] " "Net \"t11\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[11\] " "Net \"t11\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t11\[10\] " "Net \"t11\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t11\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[15\] " "Net \"t12\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[14\] " "Net \"t12\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[13\] " "Net \"t12\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[12\] " "Net \"t12\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[11\] " "Net \"t12\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t12\[10\] " "Net \"t12\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t12\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[15\] " "Net \"t13\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[14\] " "Net \"t13\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[13\] " "Net \"t13\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[12\] " "Net \"t13\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[11\] " "Net \"t13\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t13\[10\] " "Net \"t13\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t13\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[15\] " "Net \"t14\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[14\] " "Net \"t14\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[13\] " "Net \"t14\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[12\] " "Net \"t14\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[11\] " "Net \"t14\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t14\[10\] " "Net \"t14\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t14\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[15\] " "Net \"t15\[15\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[15\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[14\] " "Net \"t15\[14\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[14\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[13\] " "Net \"t15\[13\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[13\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[12\] " "Net \"t15\[12\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[12\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[11\] " "Net \"t15\[11\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[11\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "t15\[10\] " "Net \"t15\[10\]\" is missing source, defaulting to GND" {  } { { "FFT.sv" "t15\[10\]" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1581244890956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1581244890956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581244891239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BCLK GND " "Pin \"BCLK\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581244891256 "|FFT|b[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581244891256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581244891400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581244891400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581244891450 "|FFT|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT " "No output dependent on input pin \"DOUT\"" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581244891450 "|FFT|DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LRCLK " "No output dependent on input pin \"LRCLK\"" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581244891450 "|FFT|LRCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581244891450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581244891450 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581244891450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581244891450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581244891485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 02:41:31 2020 " "Processing ended: Sun Feb 09 02:41:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581244891485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581244891485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581244891485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581244891485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581244892735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581244892741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 02:41:32 2020 " "Processing started: Sun Feb 09 02:41:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581244892741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581244892741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581244892741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581244892926 ""}
{ "Info" "0" "" "Project  = FFT" {  } {  } 0 0 "Project  = FFT" 0 0 "Fitter" 0 0 1581244892927 ""}
{ "Info" "0" "" "Revision = FFT" {  } {  } 0 0 "Revision = FFT" 0 0 "Fitter" 0 0 1581244892927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581244893017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581244893017 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FFT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581244893025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581244893059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581244893059 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581244893223 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581244893233 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581244893533 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581244893533 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581244893535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581244893535 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581244893536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581244893536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581244893536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581244893536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581244893537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT.sdc " "Synopsys Design Constraints File file not found: 'FFT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581244893892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581244893892 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1581244893892 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1581244893892 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581244893893 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1581244893893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581244893893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581244893894 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581244893894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581244893894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581244893894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581244893895 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581244893895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581244893895 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581244893895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581244893895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581244893895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581244893895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581244893912 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581244893915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581244894852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581244894892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581244894910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581244894980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581244894980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581244895337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 12 { 0 ""} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581244896342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581244896342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581244896419 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1581244896419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581244896419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581244896422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581244896575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581244896580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581244896763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581244896763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581244897123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581244897696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chank/OneDrive/Quartus/FFT/output_files/FFT.fit.smsg " "Generated suppressed messages file C:/Users/chank/OneDrive/Quartus/FFT/output_files/FFT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581244897903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5765 " "Peak virtual memory: 5765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581244898325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 02:41:38 2020 " "Processing ended: Sun Feb 09 02:41:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581244898325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581244898325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581244898325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581244898325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581244899276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581244899281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 02:41:39 2020 " "Processing started: Sun Feb 09 02:41:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581244899281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581244899281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581244899281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1581244899655 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1581244901005 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581244901109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581244901887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 02:41:41 2020 " "Processing ended: Sun Feb 09 02:41:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581244901887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581244901887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581244901887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581244901887 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581244902477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581244903108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581244903114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 02:41:42 2020 " "Processing started: Sun Feb 09 02:41:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581244903114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581244903114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT -c FFT " "Command: quartus_sta FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581244903114 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1581244903305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581244903657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581244903657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581244903690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581244903690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT.sdc " "Synopsys Design Constraints File file not found: 'FFT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1581244903892 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581244903893 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1581244903901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581244903903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903904 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581244903906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244903925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581244903928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581244903945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581244904354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581244904432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1581244904432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1581244904432 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1581244904432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904449 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581244904452 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581244904585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1581244904585 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1581244904585 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1581244904585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581244904598 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581244905212 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581244905212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581244905255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 02:41:45 2020 " "Processing ended: Sun Feb 09 02:41:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581244905255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581244905255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581244905255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581244905255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1581244906197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581244906202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 02:41:46 2020 " "Processing started: Sun Feb 09 02:41:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581244906202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581244906202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581244906202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1581244906866 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1581244906879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT.vo C:/Users/chank/OneDrive/Quartus/FFT/simulation/modelsim/ simulation " "Generated file FFT.vo in folder \"C:/Users/chank/OneDrive/Quartus/FFT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581244906947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581244906989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 02:41:46 2020 " "Processing ended: Sun Feb 09 02:41:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581244906989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581244906989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581244906989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581244906989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus Prime Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581244907587 ""}
