$date
	Sat May 12 08:28:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module TwoOneMux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % sel $end
$scope module ietMux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#50
0!
1$
#100
0$
1#
#150
1!
1$
#200
0$
0#
1"
#250
0!
1$
#300
0$
1#
#350
1!
1$
#400
0$
1%
0#
0"
#450
0!
1$
#500
0$
1#
#550
1$
#600
0$
0#
1"
#650
1!
1$
#700
0$
1#
#750
1$
#800
0$
