712 14.3 0.4 0:51.48
712 10.5 0.4 0:51.55
712 10.5 0.4 0:51.63
712 16.7 0.4 0:51.71
712 10.5 0.4 0:51.77
712 5.3 0.4 0:51.85
712 10.5 0.4 0:51.93
712 4.5 0.4 0:52.00
712 5.3 0.4 0:52.08
712 5.6 0.4 0:52.15
712 11.1 0.4 0:52.24
712 11.1 0.4 0:52.33
712 11.1 0.4 0:52.41
712 11.1 0.4 0:52.50
712 11.1 0.4 0:52.58
712 5.6 0.4 0:52.66
712 11.1 0.4 0:52.75
712 11.1 0.4 0:52.82
712 10.5 0.4 0:52.90
712 22.2 0.4 0:53.00
712 11.1 0.4 0:53.07
712 21.1 0.4 0:53.17
712 5.3 0.4 0:53.25
712 16.7 0.4 0:53.34
712 5.6 0.4 0:53.41
712 10.5 0.4 0:53.50
712 11.1 0.4 0:53.58
712 5.6 0.4 0:53.66
712 5.3 0.4 0:53.74
712 10.5 0.4 0:53.80
712 5.3 0.4 0:53.87
712 11.1 0.4 0:53.95
712 10.0 0.4 0:54.03
712 10.5 0.4 0:54.12
712 5.3 0.4 0:54.19
712 11.1 0.4 0:54.26
712 11.1 0.4 0:54.33
712 5.6 0.4 0:54.41
712 5.3 0.4 0:54.48
KiB used, 352664 buff/cache
712 5.3 0.4 0:54.64
712 15.8 0.4 0:54.74
712 11.1 0.4 0:54.82
712 11.1 0.4 0:54.90
712 21.1 0.4 0:55.01
712 5.6 0.4 0:55.07
712 10.0 0.4 0:55.17
712 5.3 0.4 0:55.25
712 11.1 0.4 0:55.33
712 10.5 0.4 0:55.42
712 11.8 0.4 0:55.50
712 5.3 0.4 0:55.59
712 15.8 0.4 0:55.67
712 10.5 0.4 0:55.76
712 11.1 0.4 0:55.85
712 5.3 0.4 0:55.93
712 0.0 0.4 0:56.02
712 10.5 0.4 0:56.09
712 11.1 0.4 0:56.18
712 5.6 0.4 0:56.26
712 3.8 0.4 0:56.33
712 10.5 0.4 0:56.39
712 5.6 0.4 0:56.46
712 4.5 0.4 0:56.54
712 10.5 0.4 0:56.62
712 11.1 0.4 0:56.70
712 5.6 0.4 0:56.78
712 5.3 0.4 0:56.86
712 10.5 0.4 0:56.95
712 11.1 0.4 0:57.03
712 11.1 0.4 0:57.10
712 5.3 0.4 0:57.18
712 10.5 0.4 0:57.26
712 11.1 0.4 0:57.33
712 10.5 0.4 0:57.43
712 5.6 0.4 0:57.50
712 0.0 0.4 0:57.53
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
KiB 1532712 avail Mem
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
712 0.0 0.4 0:57.54
