
ece477-nucleo-integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a854  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fec  0800a914  0800a914  0001a914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b900  0800b900  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800b900  0800b900  0001b900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b908  0800b908  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b908  0800b908  0001b908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b90c  0800b90c  0001b90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800b910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a8  20000090  0800b9a0  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000738  0800b9a0  00020738  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c407  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000444f  00000000  00000000  0003c4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00040910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f0  00000000  00000000  00041fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b61  00000000  00000000  000434a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c48b  00000000  00000000  0005c009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088c76  00000000  00000000  00078494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010110a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000543c  00000000  00000000  00101160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000090 	.word	0x20000090
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a8fc 	.word	0x0800a8fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000094 	.word	0x20000094
 8000104:	0800a8fc 	.word	0x0800a8fc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f001 fe24 	bl	8001f1c <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f001 fe1f 	bl	8001f1c <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_fadd>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	4646      	mov	r6, r8
 800044c:	46d6      	mov	lr, sl
 800044e:	464f      	mov	r7, r9
 8000450:	024d      	lsls	r5, r1, #9
 8000452:	0242      	lsls	r2, r0, #9
 8000454:	b5c0      	push	{r6, r7, lr}
 8000456:	0a52      	lsrs	r2, r2, #9
 8000458:	0a6e      	lsrs	r6, r5, #9
 800045a:	0047      	lsls	r7, r0, #1
 800045c:	46b0      	mov	r8, r6
 800045e:	0e3f      	lsrs	r7, r7, #24
 8000460:	004e      	lsls	r6, r1, #1
 8000462:	0fc4      	lsrs	r4, r0, #31
 8000464:	00d0      	lsls	r0, r2, #3
 8000466:	4694      	mov	ip, r2
 8000468:	003b      	movs	r3, r7
 800046a:	4682      	mov	sl, r0
 800046c:	0e36      	lsrs	r6, r6, #24
 800046e:	0fc9      	lsrs	r1, r1, #31
 8000470:	09ad      	lsrs	r5, r5, #6
 8000472:	428c      	cmp	r4, r1
 8000474:	d06d      	beq.n	8000552 <__aeabi_fadd+0x10a>
 8000476:	1bb8      	subs	r0, r7, r6
 8000478:	4681      	mov	r9, r0
 800047a:	2800      	cmp	r0, #0
 800047c:	dd4d      	ble.n	800051a <__aeabi_fadd+0xd2>
 800047e:	2e00      	cmp	r6, #0
 8000480:	d100      	bne.n	8000484 <__aeabi_fadd+0x3c>
 8000482:	e088      	b.n	8000596 <__aeabi_fadd+0x14e>
 8000484:	2fff      	cmp	r7, #255	; 0xff
 8000486:	d05a      	beq.n	800053e <__aeabi_fadd+0xf6>
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	04db      	lsls	r3, r3, #19
 800048c:	431d      	orrs	r5, r3
 800048e:	464b      	mov	r3, r9
 8000490:	2201      	movs	r2, #1
 8000492:	2b1b      	cmp	r3, #27
 8000494:	dc0a      	bgt.n	80004ac <__aeabi_fadd+0x64>
 8000496:	002b      	movs	r3, r5
 8000498:	464a      	mov	r2, r9
 800049a:	4649      	mov	r1, r9
 800049c:	40d3      	lsrs	r3, r2
 800049e:	2220      	movs	r2, #32
 80004a0:	1a52      	subs	r2, r2, r1
 80004a2:	4095      	lsls	r5, r2
 80004a4:	002a      	movs	r2, r5
 80004a6:	1e55      	subs	r5, r2, #1
 80004a8:	41aa      	sbcs	r2, r5
 80004aa:	431a      	orrs	r2, r3
 80004ac:	4653      	mov	r3, sl
 80004ae:	1a9a      	subs	r2, r3, r2
 80004b0:	0153      	lsls	r3, r2, #5
 80004b2:	d400      	bmi.n	80004b6 <__aeabi_fadd+0x6e>
 80004b4:	e0b9      	b.n	800062a <__aeabi_fadd+0x1e2>
 80004b6:	0192      	lsls	r2, r2, #6
 80004b8:	0996      	lsrs	r6, r2, #6
 80004ba:	0030      	movs	r0, r6
 80004bc:	f001 fd10 	bl	8001ee0 <__clzsi2>
 80004c0:	3805      	subs	r0, #5
 80004c2:	4086      	lsls	r6, r0
 80004c4:	4287      	cmp	r7, r0
 80004c6:	dd00      	ble.n	80004ca <__aeabi_fadd+0x82>
 80004c8:	e0d4      	b.n	8000674 <__aeabi_fadd+0x22c>
 80004ca:	0033      	movs	r3, r6
 80004cc:	1bc7      	subs	r7, r0, r7
 80004ce:	2020      	movs	r0, #32
 80004d0:	3701      	adds	r7, #1
 80004d2:	40fb      	lsrs	r3, r7
 80004d4:	1bc7      	subs	r7, r0, r7
 80004d6:	40be      	lsls	r6, r7
 80004d8:	0032      	movs	r2, r6
 80004da:	1e56      	subs	r6, r2, #1
 80004dc:	41b2      	sbcs	r2, r6
 80004de:	2700      	movs	r7, #0
 80004e0:	431a      	orrs	r2, r3
 80004e2:	0753      	lsls	r3, r2, #29
 80004e4:	d004      	beq.n	80004f0 <__aeabi_fadd+0xa8>
 80004e6:	230f      	movs	r3, #15
 80004e8:	4013      	ands	r3, r2
 80004ea:	2b04      	cmp	r3, #4
 80004ec:	d000      	beq.n	80004f0 <__aeabi_fadd+0xa8>
 80004ee:	3204      	adds	r2, #4
 80004f0:	0153      	lsls	r3, r2, #5
 80004f2:	d400      	bmi.n	80004f6 <__aeabi_fadd+0xae>
 80004f4:	e09c      	b.n	8000630 <__aeabi_fadd+0x1e8>
 80004f6:	1c7b      	adds	r3, r7, #1
 80004f8:	2ffe      	cmp	r7, #254	; 0xfe
 80004fa:	d100      	bne.n	80004fe <__aeabi_fadd+0xb6>
 80004fc:	e09a      	b.n	8000634 <__aeabi_fadd+0x1ec>
 80004fe:	0192      	lsls	r2, r2, #6
 8000500:	0a52      	lsrs	r2, r2, #9
 8000502:	4694      	mov	ip, r2
 8000504:	b2db      	uxtb	r3, r3
 8000506:	05d8      	lsls	r0, r3, #23
 8000508:	4663      	mov	r3, ip
 800050a:	07e4      	lsls	r4, r4, #31
 800050c:	4318      	orrs	r0, r3
 800050e:	4320      	orrs	r0, r4
 8000510:	bce0      	pop	{r5, r6, r7}
 8000512:	46ba      	mov	sl, r7
 8000514:	46b1      	mov	r9, r6
 8000516:	46a8      	mov	r8, r5
 8000518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800051a:	2800      	cmp	r0, #0
 800051c:	d049      	beq.n	80005b2 <__aeabi_fadd+0x16a>
 800051e:	1bf3      	subs	r3, r6, r7
 8000520:	2f00      	cmp	r7, #0
 8000522:	d000      	beq.n	8000526 <__aeabi_fadd+0xde>
 8000524:	e0b6      	b.n	8000694 <__aeabi_fadd+0x24c>
 8000526:	4652      	mov	r2, sl
 8000528:	2a00      	cmp	r2, #0
 800052a:	d060      	beq.n	80005ee <__aeabi_fadd+0x1a6>
 800052c:	3b01      	subs	r3, #1
 800052e:	2b00      	cmp	r3, #0
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0xec>
 8000532:	e0fc      	b.n	800072e <__aeabi_fadd+0x2e6>
 8000534:	2eff      	cmp	r6, #255	; 0xff
 8000536:	d000      	beq.n	800053a <__aeabi_fadd+0xf2>
 8000538:	e0b4      	b.n	80006a4 <__aeabi_fadd+0x25c>
 800053a:	000c      	movs	r4, r1
 800053c:	4642      	mov	r2, r8
 800053e:	2a00      	cmp	r2, #0
 8000540:	d078      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 8000542:	2080      	movs	r0, #128	; 0x80
 8000544:	03c0      	lsls	r0, r0, #15
 8000546:	4310      	orrs	r0, r2
 8000548:	0242      	lsls	r2, r0, #9
 800054a:	0a53      	lsrs	r3, r2, #9
 800054c:	469c      	mov	ip, r3
 800054e:	23ff      	movs	r3, #255	; 0xff
 8000550:	e7d9      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000552:	1bb9      	subs	r1, r7, r6
 8000554:	2900      	cmp	r1, #0
 8000556:	dd71      	ble.n	800063c <__aeabi_fadd+0x1f4>
 8000558:	2e00      	cmp	r6, #0
 800055a:	d03f      	beq.n	80005dc <__aeabi_fadd+0x194>
 800055c:	2fff      	cmp	r7, #255	; 0xff
 800055e:	d0ee      	beq.n	800053e <__aeabi_fadd+0xf6>
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	04db      	lsls	r3, r3, #19
 8000564:	431d      	orrs	r5, r3
 8000566:	2201      	movs	r2, #1
 8000568:	291b      	cmp	r1, #27
 800056a:	dc07      	bgt.n	800057c <__aeabi_fadd+0x134>
 800056c:	002a      	movs	r2, r5
 800056e:	2320      	movs	r3, #32
 8000570:	40ca      	lsrs	r2, r1
 8000572:	1a59      	subs	r1, r3, r1
 8000574:	408d      	lsls	r5, r1
 8000576:	1e6b      	subs	r3, r5, #1
 8000578:	419d      	sbcs	r5, r3
 800057a:	432a      	orrs	r2, r5
 800057c:	4452      	add	r2, sl
 800057e:	0153      	lsls	r3, r2, #5
 8000580:	d553      	bpl.n	800062a <__aeabi_fadd+0x1e2>
 8000582:	3701      	adds	r7, #1
 8000584:	2fff      	cmp	r7, #255	; 0xff
 8000586:	d055      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 8000588:	2301      	movs	r3, #1
 800058a:	497b      	ldr	r1, [pc, #492]	; (8000778 <__aeabi_fadd+0x330>)
 800058c:	4013      	ands	r3, r2
 800058e:	0852      	lsrs	r2, r2, #1
 8000590:	400a      	ands	r2, r1
 8000592:	431a      	orrs	r2, r3
 8000594:	e7a5      	b.n	80004e2 <__aeabi_fadd+0x9a>
 8000596:	2d00      	cmp	r5, #0
 8000598:	d02c      	beq.n	80005f4 <__aeabi_fadd+0x1ac>
 800059a:	2301      	movs	r3, #1
 800059c:	425b      	negs	r3, r3
 800059e:	469c      	mov	ip, r3
 80005a0:	44e1      	add	r9, ip
 80005a2:	464b      	mov	r3, r9
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x162>
 80005a8:	e0ad      	b.n	8000706 <__aeabi_fadd+0x2be>
 80005aa:	2fff      	cmp	r7, #255	; 0xff
 80005ac:	d000      	beq.n	80005b0 <__aeabi_fadd+0x168>
 80005ae:	e76e      	b.n	800048e <__aeabi_fadd+0x46>
 80005b0:	e7c5      	b.n	800053e <__aeabi_fadd+0xf6>
 80005b2:	20fe      	movs	r0, #254	; 0xfe
 80005b4:	1c7e      	adds	r6, r7, #1
 80005b6:	4230      	tst	r0, r6
 80005b8:	d160      	bne.n	800067c <__aeabi_fadd+0x234>
 80005ba:	2f00      	cmp	r7, #0
 80005bc:	d000      	beq.n	80005c0 <__aeabi_fadd+0x178>
 80005be:	e093      	b.n	80006e8 <__aeabi_fadd+0x2a0>
 80005c0:	4652      	mov	r2, sl
 80005c2:	2a00      	cmp	r2, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fadd+0x180>
 80005c6:	e0b6      	b.n	8000736 <__aeabi_fadd+0x2ee>
 80005c8:	2d00      	cmp	r5, #0
 80005ca:	d09c      	beq.n	8000506 <__aeabi_fadd+0xbe>
 80005cc:	1b52      	subs	r2, r2, r5
 80005ce:	0150      	lsls	r0, r2, #5
 80005d0:	d400      	bmi.n	80005d4 <__aeabi_fadd+0x18c>
 80005d2:	e0c3      	b.n	800075c <__aeabi_fadd+0x314>
 80005d4:	4653      	mov	r3, sl
 80005d6:	000c      	movs	r4, r1
 80005d8:	1aea      	subs	r2, r5, r3
 80005da:	e782      	b.n	80004e2 <__aeabi_fadd+0x9a>
 80005dc:	2d00      	cmp	r5, #0
 80005de:	d009      	beq.n	80005f4 <__aeabi_fadd+0x1ac>
 80005e0:	3901      	subs	r1, #1
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x1a0>
 80005e6:	e08b      	b.n	8000700 <__aeabi_fadd+0x2b8>
 80005e8:	2fff      	cmp	r7, #255	; 0xff
 80005ea:	d1bc      	bne.n	8000566 <__aeabi_fadd+0x11e>
 80005ec:	e7a7      	b.n	800053e <__aeabi_fadd+0xf6>
 80005ee:	000c      	movs	r4, r1
 80005f0:	4642      	mov	r2, r8
 80005f2:	0037      	movs	r7, r6
 80005f4:	2fff      	cmp	r7, #255	; 0xff
 80005f6:	d0a2      	beq.n	800053e <__aeabi_fadd+0xf6>
 80005f8:	0252      	lsls	r2, r2, #9
 80005fa:	0a53      	lsrs	r3, r2, #9
 80005fc:	469c      	mov	ip, r3
 80005fe:	b2fb      	uxtb	r3, r7
 8000600:	e781      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000602:	21fe      	movs	r1, #254	; 0xfe
 8000604:	3701      	adds	r7, #1
 8000606:	4239      	tst	r1, r7
 8000608:	d165      	bne.n	80006d6 <__aeabi_fadd+0x28e>
 800060a:	2b00      	cmp	r3, #0
 800060c:	d17e      	bne.n	800070c <__aeabi_fadd+0x2c4>
 800060e:	2800      	cmp	r0, #0
 8000610:	d100      	bne.n	8000614 <__aeabi_fadd+0x1cc>
 8000612:	e0aa      	b.n	800076a <__aeabi_fadd+0x322>
 8000614:	2d00      	cmp	r5, #0
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0x1d2>
 8000618:	e775      	b.n	8000506 <__aeabi_fadd+0xbe>
 800061a:	002a      	movs	r2, r5
 800061c:	4452      	add	r2, sl
 800061e:	2700      	movs	r7, #0
 8000620:	0153      	lsls	r3, r2, #5
 8000622:	d502      	bpl.n	800062a <__aeabi_fadd+0x1e2>
 8000624:	4b55      	ldr	r3, [pc, #340]	; (800077c <__aeabi_fadd+0x334>)
 8000626:	3701      	adds	r7, #1
 8000628:	401a      	ands	r2, r3
 800062a:	0753      	lsls	r3, r2, #29
 800062c:	d000      	beq.n	8000630 <__aeabi_fadd+0x1e8>
 800062e:	e75a      	b.n	80004e6 <__aeabi_fadd+0x9e>
 8000630:	08d2      	lsrs	r2, r2, #3
 8000632:	e7df      	b.n	80005f4 <__aeabi_fadd+0x1ac>
 8000634:	2200      	movs	r2, #0
 8000636:	23ff      	movs	r3, #255	; 0xff
 8000638:	4694      	mov	ip, r2
 800063a:	e764      	b.n	8000506 <__aeabi_fadd+0xbe>
 800063c:	2900      	cmp	r1, #0
 800063e:	d0e0      	beq.n	8000602 <__aeabi_fadd+0x1ba>
 8000640:	1bf3      	subs	r3, r6, r7
 8000642:	2f00      	cmp	r7, #0
 8000644:	d03e      	beq.n	80006c4 <__aeabi_fadd+0x27c>
 8000646:	2eff      	cmp	r6, #255	; 0xff
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x204>
 800064a:	e777      	b.n	800053c <__aeabi_fadd+0xf4>
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	0001      	movs	r1, r0
 8000650:	04d2      	lsls	r2, r2, #19
 8000652:	4311      	orrs	r1, r2
 8000654:	468a      	mov	sl, r1
 8000656:	2201      	movs	r2, #1
 8000658:	2b1b      	cmp	r3, #27
 800065a:	dc08      	bgt.n	800066e <__aeabi_fadd+0x226>
 800065c:	4652      	mov	r2, sl
 800065e:	2120      	movs	r1, #32
 8000660:	4650      	mov	r0, sl
 8000662:	40da      	lsrs	r2, r3
 8000664:	1acb      	subs	r3, r1, r3
 8000666:	4098      	lsls	r0, r3
 8000668:	1e43      	subs	r3, r0, #1
 800066a:	4198      	sbcs	r0, r3
 800066c:	4302      	orrs	r2, r0
 800066e:	0037      	movs	r7, r6
 8000670:	1952      	adds	r2, r2, r5
 8000672:	e784      	b.n	800057e <__aeabi_fadd+0x136>
 8000674:	4a41      	ldr	r2, [pc, #260]	; (800077c <__aeabi_fadd+0x334>)
 8000676:	1a3f      	subs	r7, r7, r0
 8000678:	4032      	ands	r2, r6
 800067a:	e732      	b.n	80004e2 <__aeabi_fadd+0x9a>
 800067c:	4653      	mov	r3, sl
 800067e:	1b5e      	subs	r6, r3, r5
 8000680:	0173      	lsls	r3, r6, #5
 8000682:	d42d      	bmi.n	80006e0 <__aeabi_fadd+0x298>
 8000684:	2e00      	cmp	r6, #0
 8000686:	d000      	beq.n	800068a <__aeabi_fadd+0x242>
 8000688:	e717      	b.n	80004ba <__aeabi_fadd+0x72>
 800068a:	2200      	movs	r2, #0
 800068c:	2400      	movs	r4, #0
 800068e:	2300      	movs	r3, #0
 8000690:	4694      	mov	ip, r2
 8000692:	e738      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000694:	2eff      	cmp	r6, #255	; 0xff
 8000696:	d100      	bne.n	800069a <__aeabi_fadd+0x252>
 8000698:	e74f      	b.n	800053a <__aeabi_fadd+0xf2>
 800069a:	2280      	movs	r2, #128	; 0x80
 800069c:	4650      	mov	r0, sl
 800069e:	04d2      	lsls	r2, r2, #19
 80006a0:	4310      	orrs	r0, r2
 80006a2:	4682      	mov	sl, r0
 80006a4:	2201      	movs	r2, #1
 80006a6:	2b1b      	cmp	r3, #27
 80006a8:	dc08      	bgt.n	80006bc <__aeabi_fadd+0x274>
 80006aa:	4652      	mov	r2, sl
 80006ac:	2420      	movs	r4, #32
 80006ae:	4650      	mov	r0, sl
 80006b0:	40da      	lsrs	r2, r3
 80006b2:	1ae3      	subs	r3, r4, r3
 80006b4:	4098      	lsls	r0, r3
 80006b6:	1e43      	subs	r3, r0, #1
 80006b8:	4198      	sbcs	r0, r3
 80006ba:	4302      	orrs	r2, r0
 80006bc:	000c      	movs	r4, r1
 80006be:	0037      	movs	r7, r6
 80006c0:	1aaa      	subs	r2, r5, r2
 80006c2:	e6f5      	b.n	80004b0 <__aeabi_fadd+0x68>
 80006c4:	2800      	cmp	r0, #0
 80006c6:	d093      	beq.n	80005f0 <__aeabi_fadd+0x1a8>
 80006c8:	3b01      	subs	r3, #1
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d04f      	beq.n	800076e <__aeabi_fadd+0x326>
 80006ce:	2eff      	cmp	r6, #255	; 0xff
 80006d0:	d1c1      	bne.n	8000656 <__aeabi_fadd+0x20e>
 80006d2:	4642      	mov	r2, r8
 80006d4:	e733      	b.n	800053e <__aeabi_fadd+0xf6>
 80006d6:	2fff      	cmp	r7, #255	; 0xff
 80006d8:	d0ac      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 80006da:	4455      	add	r5, sl
 80006dc:	086a      	lsrs	r2, r5, #1
 80006de:	e7a4      	b.n	800062a <__aeabi_fadd+0x1e2>
 80006e0:	4653      	mov	r3, sl
 80006e2:	000c      	movs	r4, r1
 80006e4:	1aee      	subs	r6, r5, r3
 80006e6:	e6e8      	b.n	80004ba <__aeabi_fadd+0x72>
 80006e8:	4653      	mov	r3, sl
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d128      	bne.n	8000740 <__aeabi_fadd+0x2f8>
 80006ee:	2d00      	cmp	r5, #0
 80006f0:	d000      	beq.n	80006f4 <__aeabi_fadd+0x2ac>
 80006f2:	e722      	b.n	800053a <__aeabi_fadd+0xf2>
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	03db      	lsls	r3, r3, #15
 80006f8:	469c      	mov	ip, r3
 80006fa:	2400      	movs	r4, #0
 80006fc:	23ff      	movs	r3, #255	; 0xff
 80006fe:	e702      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000700:	002a      	movs	r2, r5
 8000702:	4452      	add	r2, sl
 8000704:	e73b      	b.n	800057e <__aeabi_fadd+0x136>
 8000706:	4653      	mov	r3, sl
 8000708:	1b5a      	subs	r2, r3, r5
 800070a:	e6d1      	b.n	80004b0 <__aeabi_fadd+0x68>
 800070c:	2800      	cmp	r0, #0
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0x2ca>
 8000710:	e714      	b.n	800053c <__aeabi_fadd+0xf4>
 8000712:	2d00      	cmp	r5, #0
 8000714:	d100      	bne.n	8000718 <__aeabi_fadd+0x2d0>
 8000716:	e712      	b.n	800053e <__aeabi_fadd+0xf6>
 8000718:	2380      	movs	r3, #128	; 0x80
 800071a:	03db      	lsls	r3, r3, #15
 800071c:	421a      	tst	r2, r3
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0x2da>
 8000720:	e70d      	b.n	800053e <__aeabi_fadd+0xf6>
 8000722:	4641      	mov	r1, r8
 8000724:	4219      	tst	r1, r3
 8000726:	d000      	beq.n	800072a <__aeabi_fadd+0x2e2>
 8000728:	e709      	b.n	800053e <__aeabi_fadd+0xf6>
 800072a:	4642      	mov	r2, r8
 800072c:	e707      	b.n	800053e <__aeabi_fadd+0xf6>
 800072e:	000c      	movs	r4, r1
 8000730:	0037      	movs	r7, r6
 8000732:	1aaa      	subs	r2, r5, r2
 8000734:	e6bc      	b.n	80004b0 <__aeabi_fadd+0x68>
 8000736:	2d00      	cmp	r5, #0
 8000738:	d013      	beq.n	8000762 <__aeabi_fadd+0x31a>
 800073a:	000c      	movs	r4, r1
 800073c:	46c4      	mov	ip, r8
 800073e:	e6e2      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000740:	2d00      	cmp	r5, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x2fe>
 8000744:	e6fb      	b.n	800053e <__aeabi_fadd+0xf6>
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	03db      	lsls	r3, r3, #15
 800074a:	421a      	tst	r2, r3
 800074c:	d100      	bne.n	8000750 <__aeabi_fadd+0x308>
 800074e:	e6f6      	b.n	800053e <__aeabi_fadd+0xf6>
 8000750:	4640      	mov	r0, r8
 8000752:	4218      	tst	r0, r3
 8000754:	d000      	beq.n	8000758 <__aeabi_fadd+0x310>
 8000756:	e6f2      	b.n	800053e <__aeabi_fadd+0xf6>
 8000758:	000c      	movs	r4, r1
 800075a:	e6ef      	b.n	800053c <__aeabi_fadd+0xf4>
 800075c:	2a00      	cmp	r2, #0
 800075e:	d000      	beq.n	8000762 <__aeabi_fadd+0x31a>
 8000760:	e763      	b.n	800062a <__aeabi_fadd+0x1e2>
 8000762:	2200      	movs	r2, #0
 8000764:	2400      	movs	r4, #0
 8000766:	4694      	mov	ip, r2
 8000768:	e6cd      	b.n	8000506 <__aeabi_fadd+0xbe>
 800076a:	46c4      	mov	ip, r8
 800076c:	e6cb      	b.n	8000506 <__aeabi_fadd+0xbe>
 800076e:	002a      	movs	r2, r5
 8000770:	0037      	movs	r7, r6
 8000772:	4452      	add	r2, sl
 8000774:	e703      	b.n	800057e <__aeabi_fadd+0x136>
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	7dffffff 	.word	0x7dffffff
 800077c:	fbffffff 	.word	0xfbffffff

08000780 <__aeabi_fdiv>:
 8000780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000782:	464f      	mov	r7, r9
 8000784:	4646      	mov	r6, r8
 8000786:	46d6      	mov	lr, sl
 8000788:	0245      	lsls	r5, r0, #9
 800078a:	b5c0      	push	{r6, r7, lr}
 800078c:	0047      	lsls	r7, r0, #1
 800078e:	1c0c      	adds	r4, r1, #0
 8000790:	0a6d      	lsrs	r5, r5, #9
 8000792:	0e3f      	lsrs	r7, r7, #24
 8000794:	0fc6      	lsrs	r6, r0, #31
 8000796:	2f00      	cmp	r7, #0
 8000798:	d066      	beq.n	8000868 <__aeabi_fdiv+0xe8>
 800079a:	2fff      	cmp	r7, #255	; 0xff
 800079c:	d06c      	beq.n	8000878 <__aeabi_fdiv+0xf8>
 800079e:	2300      	movs	r3, #0
 80007a0:	00ea      	lsls	r2, r5, #3
 80007a2:	2580      	movs	r5, #128	; 0x80
 80007a4:	4699      	mov	r9, r3
 80007a6:	469a      	mov	sl, r3
 80007a8:	04ed      	lsls	r5, r5, #19
 80007aa:	4315      	orrs	r5, r2
 80007ac:	3f7f      	subs	r7, #127	; 0x7f
 80007ae:	0260      	lsls	r0, r4, #9
 80007b0:	0061      	lsls	r1, r4, #1
 80007b2:	0a43      	lsrs	r3, r0, #9
 80007b4:	4698      	mov	r8, r3
 80007b6:	0e09      	lsrs	r1, r1, #24
 80007b8:	0fe4      	lsrs	r4, r4, #31
 80007ba:	2900      	cmp	r1, #0
 80007bc:	d048      	beq.n	8000850 <__aeabi_fdiv+0xd0>
 80007be:	29ff      	cmp	r1, #255	; 0xff
 80007c0:	d010      	beq.n	80007e4 <__aeabi_fdiv+0x64>
 80007c2:	2280      	movs	r2, #128	; 0x80
 80007c4:	00d8      	lsls	r0, r3, #3
 80007c6:	04d2      	lsls	r2, r2, #19
 80007c8:	4302      	orrs	r2, r0
 80007ca:	4690      	mov	r8, r2
 80007cc:	2000      	movs	r0, #0
 80007ce:	397f      	subs	r1, #127	; 0x7f
 80007d0:	464a      	mov	r2, r9
 80007d2:	0033      	movs	r3, r6
 80007d4:	1a7f      	subs	r7, r7, r1
 80007d6:	4302      	orrs	r2, r0
 80007d8:	496c      	ldr	r1, [pc, #432]	; (800098c <__aeabi_fdiv+0x20c>)
 80007da:	0092      	lsls	r2, r2, #2
 80007dc:	588a      	ldr	r2, [r1, r2]
 80007de:	4063      	eors	r3, r4
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4697      	mov	pc, r2
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d16d      	bne.n	80008c4 <__aeabi_fdiv+0x144>
 80007e8:	2002      	movs	r0, #2
 80007ea:	3fff      	subs	r7, #255	; 0xff
 80007ec:	e033      	b.n	8000856 <__aeabi_fdiv+0xd6>
 80007ee:	2300      	movs	r3, #0
 80007f0:	4698      	mov	r8, r3
 80007f2:	0026      	movs	r6, r4
 80007f4:	4645      	mov	r5, r8
 80007f6:	4682      	mov	sl, r0
 80007f8:	4653      	mov	r3, sl
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d100      	bne.n	8000800 <__aeabi_fdiv+0x80>
 80007fe:	e07f      	b.n	8000900 <__aeabi_fdiv+0x180>
 8000800:	2b03      	cmp	r3, #3
 8000802:	d100      	bne.n	8000806 <__aeabi_fdiv+0x86>
 8000804:	e094      	b.n	8000930 <__aeabi_fdiv+0x1b0>
 8000806:	2b01      	cmp	r3, #1
 8000808:	d017      	beq.n	800083a <__aeabi_fdiv+0xba>
 800080a:	0038      	movs	r0, r7
 800080c:	307f      	adds	r0, #127	; 0x7f
 800080e:	2800      	cmp	r0, #0
 8000810:	dd5f      	ble.n	80008d2 <__aeabi_fdiv+0x152>
 8000812:	076b      	lsls	r3, r5, #29
 8000814:	d004      	beq.n	8000820 <__aeabi_fdiv+0xa0>
 8000816:	230f      	movs	r3, #15
 8000818:	402b      	ands	r3, r5
 800081a:	2b04      	cmp	r3, #4
 800081c:	d000      	beq.n	8000820 <__aeabi_fdiv+0xa0>
 800081e:	3504      	adds	r5, #4
 8000820:	012b      	lsls	r3, r5, #4
 8000822:	d503      	bpl.n	800082c <__aeabi_fdiv+0xac>
 8000824:	0038      	movs	r0, r7
 8000826:	4b5a      	ldr	r3, [pc, #360]	; (8000990 <__aeabi_fdiv+0x210>)
 8000828:	3080      	adds	r0, #128	; 0x80
 800082a:	401d      	ands	r5, r3
 800082c:	28fe      	cmp	r0, #254	; 0xfe
 800082e:	dc67      	bgt.n	8000900 <__aeabi_fdiv+0x180>
 8000830:	01ad      	lsls	r5, r5, #6
 8000832:	0a6d      	lsrs	r5, r5, #9
 8000834:	b2c0      	uxtb	r0, r0
 8000836:	e002      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000838:	001e      	movs	r6, r3
 800083a:	2000      	movs	r0, #0
 800083c:	2500      	movs	r5, #0
 800083e:	05c0      	lsls	r0, r0, #23
 8000840:	4328      	orrs	r0, r5
 8000842:	07f6      	lsls	r6, r6, #31
 8000844:	4330      	orrs	r0, r6
 8000846:	bce0      	pop	{r5, r6, r7}
 8000848:	46ba      	mov	sl, r7
 800084a:	46b1      	mov	r9, r6
 800084c:	46a8      	mov	r8, r5
 800084e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000850:	2b00      	cmp	r3, #0
 8000852:	d12b      	bne.n	80008ac <__aeabi_fdiv+0x12c>
 8000854:	2001      	movs	r0, #1
 8000856:	464a      	mov	r2, r9
 8000858:	0033      	movs	r3, r6
 800085a:	494e      	ldr	r1, [pc, #312]	; (8000994 <__aeabi_fdiv+0x214>)
 800085c:	4302      	orrs	r2, r0
 800085e:	0092      	lsls	r2, r2, #2
 8000860:	588a      	ldr	r2, [r1, r2]
 8000862:	4063      	eors	r3, r4
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4697      	mov	pc, r2
 8000868:	2d00      	cmp	r5, #0
 800086a:	d113      	bne.n	8000894 <__aeabi_fdiv+0x114>
 800086c:	2304      	movs	r3, #4
 800086e:	4699      	mov	r9, r3
 8000870:	3b03      	subs	r3, #3
 8000872:	2700      	movs	r7, #0
 8000874:	469a      	mov	sl, r3
 8000876:	e79a      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000878:	2d00      	cmp	r5, #0
 800087a:	d105      	bne.n	8000888 <__aeabi_fdiv+0x108>
 800087c:	2308      	movs	r3, #8
 800087e:	4699      	mov	r9, r3
 8000880:	3b06      	subs	r3, #6
 8000882:	27ff      	movs	r7, #255	; 0xff
 8000884:	469a      	mov	sl, r3
 8000886:	e792      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000888:	230c      	movs	r3, #12
 800088a:	4699      	mov	r9, r3
 800088c:	3b09      	subs	r3, #9
 800088e:	27ff      	movs	r7, #255	; 0xff
 8000890:	469a      	mov	sl, r3
 8000892:	e78c      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000894:	0028      	movs	r0, r5
 8000896:	f001 fb23 	bl	8001ee0 <__clzsi2>
 800089a:	2776      	movs	r7, #118	; 0x76
 800089c:	1f43      	subs	r3, r0, #5
 800089e:	409d      	lsls	r5, r3
 80008a0:	2300      	movs	r3, #0
 80008a2:	427f      	negs	r7, r7
 80008a4:	4699      	mov	r9, r3
 80008a6:	469a      	mov	sl, r3
 80008a8:	1a3f      	subs	r7, r7, r0
 80008aa:	e780      	b.n	80007ae <__aeabi_fdiv+0x2e>
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 fb17 	bl	8001ee0 <__clzsi2>
 80008b2:	4642      	mov	r2, r8
 80008b4:	1f43      	subs	r3, r0, #5
 80008b6:	2176      	movs	r1, #118	; 0x76
 80008b8:	409a      	lsls	r2, r3
 80008ba:	4249      	negs	r1, r1
 80008bc:	1a09      	subs	r1, r1, r0
 80008be:	4690      	mov	r8, r2
 80008c0:	2000      	movs	r0, #0
 80008c2:	e785      	b.n	80007d0 <__aeabi_fdiv+0x50>
 80008c4:	21ff      	movs	r1, #255	; 0xff
 80008c6:	2003      	movs	r0, #3
 80008c8:	e782      	b.n	80007d0 <__aeabi_fdiv+0x50>
 80008ca:	001e      	movs	r6, r3
 80008cc:	20ff      	movs	r0, #255	; 0xff
 80008ce:	2500      	movs	r5, #0
 80008d0:	e7b5      	b.n	800083e <__aeabi_fdiv+0xbe>
 80008d2:	2301      	movs	r3, #1
 80008d4:	1a1b      	subs	r3, r3, r0
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dcaf      	bgt.n	800083a <__aeabi_fdiv+0xba>
 80008da:	379e      	adds	r7, #158	; 0x9e
 80008dc:	0029      	movs	r1, r5
 80008de:	40bd      	lsls	r5, r7
 80008e0:	40d9      	lsrs	r1, r3
 80008e2:	1e6a      	subs	r2, r5, #1
 80008e4:	4195      	sbcs	r5, r2
 80008e6:	430d      	orrs	r5, r1
 80008e8:	076b      	lsls	r3, r5, #29
 80008ea:	d004      	beq.n	80008f6 <__aeabi_fdiv+0x176>
 80008ec:	230f      	movs	r3, #15
 80008ee:	402b      	ands	r3, r5
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d000      	beq.n	80008f6 <__aeabi_fdiv+0x176>
 80008f4:	3504      	adds	r5, #4
 80008f6:	016b      	lsls	r3, r5, #5
 80008f8:	d544      	bpl.n	8000984 <__aeabi_fdiv+0x204>
 80008fa:	2001      	movs	r0, #1
 80008fc:	2500      	movs	r5, #0
 80008fe:	e79e      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	2500      	movs	r5, #0
 8000904:	e79b      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000906:	2580      	movs	r5, #128	; 0x80
 8000908:	2600      	movs	r6, #0
 800090a:	20ff      	movs	r0, #255	; 0xff
 800090c:	03ed      	lsls	r5, r5, #15
 800090e:	e796      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000910:	2300      	movs	r3, #0
 8000912:	4698      	mov	r8, r3
 8000914:	2080      	movs	r0, #128	; 0x80
 8000916:	03c0      	lsls	r0, r0, #15
 8000918:	4205      	tst	r5, r0
 800091a:	d009      	beq.n	8000930 <__aeabi_fdiv+0x1b0>
 800091c:	4643      	mov	r3, r8
 800091e:	4203      	tst	r3, r0
 8000920:	d106      	bne.n	8000930 <__aeabi_fdiv+0x1b0>
 8000922:	4645      	mov	r5, r8
 8000924:	4305      	orrs	r5, r0
 8000926:	026d      	lsls	r5, r5, #9
 8000928:	0026      	movs	r6, r4
 800092a:	20ff      	movs	r0, #255	; 0xff
 800092c:	0a6d      	lsrs	r5, r5, #9
 800092e:	e786      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000930:	2080      	movs	r0, #128	; 0x80
 8000932:	03c0      	lsls	r0, r0, #15
 8000934:	4305      	orrs	r5, r0
 8000936:	026d      	lsls	r5, r5, #9
 8000938:	20ff      	movs	r0, #255	; 0xff
 800093a:	0a6d      	lsrs	r5, r5, #9
 800093c:	e77f      	b.n	800083e <__aeabi_fdiv+0xbe>
 800093e:	4641      	mov	r1, r8
 8000940:	016a      	lsls	r2, r5, #5
 8000942:	0148      	lsls	r0, r1, #5
 8000944:	4282      	cmp	r2, r0
 8000946:	d219      	bcs.n	800097c <__aeabi_fdiv+0x1fc>
 8000948:	211b      	movs	r1, #27
 800094a:	2500      	movs	r5, #0
 800094c:	3f01      	subs	r7, #1
 800094e:	2601      	movs	r6, #1
 8000950:	0014      	movs	r4, r2
 8000952:	006d      	lsls	r5, r5, #1
 8000954:	0052      	lsls	r2, r2, #1
 8000956:	2c00      	cmp	r4, #0
 8000958:	db01      	blt.n	800095e <__aeabi_fdiv+0x1de>
 800095a:	4290      	cmp	r0, r2
 800095c:	d801      	bhi.n	8000962 <__aeabi_fdiv+0x1e2>
 800095e:	1a12      	subs	r2, r2, r0
 8000960:	4335      	orrs	r5, r6
 8000962:	3901      	subs	r1, #1
 8000964:	2900      	cmp	r1, #0
 8000966:	d1f3      	bne.n	8000950 <__aeabi_fdiv+0x1d0>
 8000968:	1e50      	subs	r0, r2, #1
 800096a:	4182      	sbcs	r2, r0
 800096c:	0038      	movs	r0, r7
 800096e:	307f      	adds	r0, #127	; 0x7f
 8000970:	001e      	movs	r6, r3
 8000972:	4315      	orrs	r5, r2
 8000974:	2800      	cmp	r0, #0
 8000976:	dd00      	ble.n	800097a <__aeabi_fdiv+0x1fa>
 8000978:	e74b      	b.n	8000812 <__aeabi_fdiv+0x92>
 800097a:	e7aa      	b.n	80008d2 <__aeabi_fdiv+0x152>
 800097c:	211a      	movs	r1, #26
 800097e:	2501      	movs	r5, #1
 8000980:	1a12      	subs	r2, r2, r0
 8000982:	e7e4      	b.n	800094e <__aeabi_fdiv+0x1ce>
 8000984:	01ad      	lsls	r5, r5, #6
 8000986:	2000      	movs	r0, #0
 8000988:	0a6d      	lsrs	r5, r5, #9
 800098a:	e758      	b.n	800083e <__aeabi_fdiv+0xbe>
 800098c:	0800b1bc 	.word	0x0800b1bc
 8000990:	f7ffffff 	.word	0xf7ffffff
 8000994:	0800b1fc 	.word	0x0800b1fc

08000998 <__aeabi_fmul>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	4657      	mov	r7, sl
 800099c:	464e      	mov	r6, r9
 800099e:	4645      	mov	r5, r8
 80009a0:	46de      	mov	lr, fp
 80009a2:	0244      	lsls	r4, r0, #9
 80009a4:	b5e0      	push	{r5, r6, r7, lr}
 80009a6:	0045      	lsls	r5, r0, #1
 80009a8:	1c0f      	adds	r7, r1, #0
 80009aa:	0a64      	lsrs	r4, r4, #9
 80009ac:	0e2d      	lsrs	r5, r5, #24
 80009ae:	0fc6      	lsrs	r6, r0, #31
 80009b0:	2d00      	cmp	r5, #0
 80009b2:	d047      	beq.n	8000a44 <__aeabi_fmul+0xac>
 80009b4:	2dff      	cmp	r5, #255	; 0xff
 80009b6:	d04d      	beq.n	8000a54 <__aeabi_fmul+0xbc>
 80009b8:	2300      	movs	r3, #0
 80009ba:	2080      	movs	r0, #128	; 0x80
 80009bc:	469a      	mov	sl, r3
 80009be:	469b      	mov	fp, r3
 80009c0:	00e4      	lsls	r4, r4, #3
 80009c2:	04c0      	lsls	r0, r0, #19
 80009c4:	4304      	orrs	r4, r0
 80009c6:	3d7f      	subs	r5, #127	; 0x7f
 80009c8:	0278      	lsls	r0, r7, #9
 80009ca:	0a43      	lsrs	r3, r0, #9
 80009cc:	4699      	mov	r9, r3
 80009ce:	007a      	lsls	r2, r7, #1
 80009d0:	0ffb      	lsrs	r3, r7, #31
 80009d2:	4698      	mov	r8, r3
 80009d4:	0e12      	lsrs	r2, r2, #24
 80009d6:	464b      	mov	r3, r9
 80009d8:	d044      	beq.n	8000a64 <__aeabi_fmul+0xcc>
 80009da:	2aff      	cmp	r2, #255	; 0xff
 80009dc:	d011      	beq.n	8000a02 <__aeabi_fmul+0x6a>
 80009de:	00d8      	lsls	r0, r3, #3
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	04db      	lsls	r3, r3, #19
 80009e4:	4303      	orrs	r3, r0
 80009e6:	4699      	mov	r9, r3
 80009e8:	2000      	movs	r0, #0
 80009ea:	3a7f      	subs	r2, #127	; 0x7f
 80009ec:	18ad      	adds	r5, r5, r2
 80009ee:	4647      	mov	r7, r8
 80009f0:	4653      	mov	r3, sl
 80009f2:	4077      	eors	r7, r6
 80009f4:	1c69      	adds	r1, r5, #1
 80009f6:	2b0f      	cmp	r3, #15
 80009f8:	d83f      	bhi.n	8000a7a <__aeabi_fmul+0xe2>
 80009fa:	4a72      	ldr	r2, [pc, #456]	; (8000bc4 <__aeabi_fmul+0x22c>)
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	58d3      	ldr	r3, [r2, r3]
 8000a00:	469f      	mov	pc, r3
 8000a02:	35ff      	adds	r5, #255	; 0xff
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d000      	beq.n	8000a0a <__aeabi_fmul+0x72>
 8000a08:	e079      	b.n	8000afe <__aeabi_fmul+0x166>
 8000a0a:	4652      	mov	r2, sl
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	431a      	orrs	r2, r3
 8000a10:	4692      	mov	sl, r2
 8000a12:	2002      	movs	r0, #2
 8000a14:	e7eb      	b.n	80009ee <__aeabi_fmul+0x56>
 8000a16:	4647      	mov	r7, r8
 8000a18:	464c      	mov	r4, r9
 8000a1a:	4683      	mov	fp, r0
 8000a1c:	465b      	mov	r3, fp
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d028      	beq.n	8000a74 <__aeabi_fmul+0xdc>
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d100      	bne.n	8000a28 <__aeabi_fmul+0x90>
 8000a26:	e0c6      	b.n	8000bb6 <__aeabi_fmul+0x21e>
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d14f      	bne.n	8000acc <__aeabi_fmul+0x134>
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	2400      	movs	r4, #0
 8000a30:	05c0      	lsls	r0, r0, #23
 8000a32:	07ff      	lsls	r7, r7, #31
 8000a34:	4320      	orrs	r0, r4
 8000a36:	4338      	orrs	r0, r7
 8000a38:	bcf0      	pop	{r4, r5, r6, r7}
 8000a3a:	46bb      	mov	fp, r7
 8000a3c:	46b2      	mov	sl, r6
 8000a3e:	46a9      	mov	r9, r5
 8000a40:	46a0      	mov	r8, r4
 8000a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a44:	2c00      	cmp	r4, #0
 8000a46:	d171      	bne.n	8000b2c <__aeabi_fmul+0x194>
 8000a48:	2304      	movs	r3, #4
 8000a4a:	469a      	mov	sl, r3
 8000a4c:	3b03      	subs	r3, #3
 8000a4e:	2500      	movs	r5, #0
 8000a50:	469b      	mov	fp, r3
 8000a52:	e7b9      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000a54:	2c00      	cmp	r4, #0
 8000a56:	d163      	bne.n	8000b20 <__aeabi_fmul+0x188>
 8000a58:	2308      	movs	r3, #8
 8000a5a:	469a      	mov	sl, r3
 8000a5c:	3b06      	subs	r3, #6
 8000a5e:	25ff      	movs	r5, #255	; 0xff
 8000a60:	469b      	mov	fp, r3
 8000a62:	e7b1      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d150      	bne.n	8000b0a <__aeabi_fmul+0x172>
 8000a68:	4652      	mov	r2, sl
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	4692      	mov	sl, r2
 8000a70:	2001      	movs	r0, #1
 8000a72:	e7bc      	b.n	80009ee <__aeabi_fmul+0x56>
 8000a74:	20ff      	movs	r0, #255	; 0xff
 8000a76:	2400      	movs	r4, #0
 8000a78:	e7da      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000a7a:	4648      	mov	r0, r9
 8000a7c:	0c26      	lsrs	r6, r4, #16
 8000a7e:	0424      	lsls	r4, r4, #16
 8000a80:	0c22      	lsrs	r2, r4, #16
 8000a82:	0404      	lsls	r4, r0, #16
 8000a84:	0c24      	lsrs	r4, r4, #16
 8000a86:	464b      	mov	r3, r9
 8000a88:	0020      	movs	r0, r4
 8000a8a:	0c1b      	lsrs	r3, r3, #16
 8000a8c:	4350      	muls	r0, r2
 8000a8e:	4374      	muls	r4, r6
 8000a90:	435a      	muls	r2, r3
 8000a92:	435e      	muls	r6, r3
 8000a94:	1912      	adds	r2, r2, r4
 8000a96:	0c03      	lsrs	r3, r0, #16
 8000a98:	189b      	adds	r3, r3, r2
 8000a9a:	429c      	cmp	r4, r3
 8000a9c:	d903      	bls.n	8000aa6 <__aeabi_fmul+0x10e>
 8000a9e:	2280      	movs	r2, #128	; 0x80
 8000aa0:	0252      	lsls	r2, r2, #9
 8000aa2:	4694      	mov	ip, r2
 8000aa4:	4466      	add	r6, ip
 8000aa6:	0400      	lsls	r0, r0, #16
 8000aa8:	041a      	lsls	r2, r3, #16
 8000aaa:	0c00      	lsrs	r0, r0, #16
 8000aac:	1812      	adds	r2, r2, r0
 8000aae:	0194      	lsls	r4, r2, #6
 8000ab0:	1e60      	subs	r0, r4, #1
 8000ab2:	4184      	sbcs	r4, r0
 8000ab4:	0c1b      	lsrs	r3, r3, #16
 8000ab6:	0e92      	lsrs	r2, r2, #26
 8000ab8:	199b      	adds	r3, r3, r6
 8000aba:	4314      	orrs	r4, r2
 8000abc:	019b      	lsls	r3, r3, #6
 8000abe:	431c      	orrs	r4, r3
 8000ac0:	011b      	lsls	r3, r3, #4
 8000ac2:	d572      	bpl.n	8000baa <__aeabi_fmul+0x212>
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	0863      	lsrs	r3, r4, #1
 8000ac8:	4004      	ands	r4, r0
 8000aca:	431c      	orrs	r4, r3
 8000acc:	0008      	movs	r0, r1
 8000ace:	307f      	adds	r0, #127	; 0x7f
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	dd3c      	ble.n	8000b4e <__aeabi_fmul+0x1b6>
 8000ad4:	0763      	lsls	r3, r4, #29
 8000ad6:	d004      	beq.n	8000ae2 <__aeabi_fmul+0x14a>
 8000ad8:	230f      	movs	r3, #15
 8000ada:	4023      	ands	r3, r4
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d000      	beq.n	8000ae2 <__aeabi_fmul+0x14a>
 8000ae0:	3404      	adds	r4, #4
 8000ae2:	0123      	lsls	r3, r4, #4
 8000ae4:	d503      	bpl.n	8000aee <__aeabi_fmul+0x156>
 8000ae6:	3180      	adds	r1, #128	; 0x80
 8000ae8:	0008      	movs	r0, r1
 8000aea:	4b37      	ldr	r3, [pc, #220]	; (8000bc8 <__aeabi_fmul+0x230>)
 8000aec:	401c      	ands	r4, r3
 8000aee:	28fe      	cmp	r0, #254	; 0xfe
 8000af0:	dcc0      	bgt.n	8000a74 <__aeabi_fmul+0xdc>
 8000af2:	01a4      	lsls	r4, r4, #6
 8000af4:	0a64      	lsrs	r4, r4, #9
 8000af6:	b2c0      	uxtb	r0, r0
 8000af8:	e79a      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000afa:	0037      	movs	r7, r6
 8000afc:	e78e      	b.n	8000a1c <__aeabi_fmul+0x84>
 8000afe:	4652      	mov	r2, sl
 8000b00:	2303      	movs	r3, #3
 8000b02:	431a      	orrs	r2, r3
 8000b04:	4692      	mov	sl, r2
 8000b06:	2003      	movs	r0, #3
 8000b08:	e771      	b.n	80009ee <__aeabi_fmul+0x56>
 8000b0a:	4648      	mov	r0, r9
 8000b0c:	f001 f9e8 	bl	8001ee0 <__clzsi2>
 8000b10:	464a      	mov	r2, r9
 8000b12:	1f43      	subs	r3, r0, #5
 8000b14:	409a      	lsls	r2, r3
 8000b16:	1a2d      	subs	r5, r5, r0
 8000b18:	4691      	mov	r9, r2
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	3d76      	subs	r5, #118	; 0x76
 8000b1e:	e766      	b.n	80009ee <__aeabi_fmul+0x56>
 8000b20:	230c      	movs	r3, #12
 8000b22:	469a      	mov	sl, r3
 8000b24:	3b09      	subs	r3, #9
 8000b26:	25ff      	movs	r5, #255	; 0xff
 8000b28:	469b      	mov	fp, r3
 8000b2a:	e74d      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000b2c:	0020      	movs	r0, r4
 8000b2e:	f001 f9d7 	bl	8001ee0 <__clzsi2>
 8000b32:	2576      	movs	r5, #118	; 0x76
 8000b34:	1f43      	subs	r3, r0, #5
 8000b36:	409c      	lsls	r4, r3
 8000b38:	2300      	movs	r3, #0
 8000b3a:	426d      	negs	r5, r5
 8000b3c:	469a      	mov	sl, r3
 8000b3e:	469b      	mov	fp, r3
 8000b40:	1a2d      	subs	r5, r5, r0
 8000b42:	e741      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000b44:	2480      	movs	r4, #128	; 0x80
 8000b46:	2700      	movs	r7, #0
 8000b48:	20ff      	movs	r0, #255	; 0xff
 8000b4a:	03e4      	lsls	r4, r4, #15
 8000b4c:	e770      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b4e:	2301      	movs	r3, #1
 8000b50:	1a1b      	subs	r3, r3, r0
 8000b52:	2b1b      	cmp	r3, #27
 8000b54:	dd00      	ble.n	8000b58 <__aeabi_fmul+0x1c0>
 8000b56:	e769      	b.n	8000a2c <__aeabi_fmul+0x94>
 8000b58:	319e      	adds	r1, #158	; 0x9e
 8000b5a:	0020      	movs	r0, r4
 8000b5c:	408c      	lsls	r4, r1
 8000b5e:	40d8      	lsrs	r0, r3
 8000b60:	1e63      	subs	r3, r4, #1
 8000b62:	419c      	sbcs	r4, r3
 8000b64:	4304      	orrs	r4, r0
 8000b66:	0763      	lsls	r3, r4, #29
 8000b68:	d004      	beq.n	8000b74 <__aeabi_fmul+0x1dc>
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	4023      	ands	r3, r4
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	d000      	beq.n	8000b74 <__aeabi_fmul+0x1dc>
 8000b72:	3404      	adds	r4, #4
 8000b74:	0163      	lsls	r3, r4, #5
 8000b76:	d51a      	bpl.n	8000bae <__aeabi_fmul+0x216>
 8000b78:	2001      	movs	r0, #1
 8000b7a:	2400      	movs	r4, #0
 8000b7c:	e758      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b7e:	2080      	movs	r0, #128	; 0x80
 8000b80:	03c0      	lsls	r0, r0, #15
 8000b82:	4204      	tst	r4, r0
 8000b84:	d009      	beq.n	8000b9a <__aeabi_fmul+0x202>
 8000b86:	464b      	mov	r3, r9
 8000b88:	4203      	tst	r3, r0
 8000b8a:	d106      	bne.n	8000b9a <__aeabi_fmul+0x202>
 8000b8c:	464c      	mov	r4, r9
 8000b8e:	4304      	orrs	r4, r0
 8000b90:	0264      	lsls	r4, r4, #9
 8000b92:	4647      	mov	r7, r8
 8000b94:	20ff      	movs	r0, #255	; 0xff
 8000b96:	0a64      	lsrs	r4, r4, #9
 8000b98:	e74a      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b9a:	2080      	movs	r0, #128	; 0x80
 8000b9c:	03c0      	lsls	r0, r0, #15
 8000b9e:	4304      	orrs	r4, r0
 8000ba0:	0264      	lsls	r4, r4, #9
 8000ba2:	0037      	movs	r7, r6
 8000ba4:	20ff      	movs	r0, #255	; 0xff
 8000ba6:	0a64      	lsrs	r4, r4, #9
 8000ba8:	e742      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000baa:	0029      	movs	r1, r5
 8000bac:	e78e      	b.n	8000acc <__aeabi_fmul+0x134>
 8000bae:	01a4      	lsls	r4, r4, #6
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	0a64      	lsrs	r4, r4, #9
 8000bb4:	e73c      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000bb6:	2080      	movs	r0, #128	; 0x80
 8000bb8:	03c0      	lsls	r0, r0, #15
 8000bba:	4304      	orrs	r4, r0
 8000bbc:	0264      	lsls	r4, r4, #9
 8000bbe:	20ff      	movs	r0, #255	; 0xff
 8000bc0:	0a64      	lsrs	r4, r4, #9
 8000bc2:	e735      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000bc4:	0800b23c 	.word	0x0800b23c
 8000bc8:	f7ffffff 	.word	0xf7ffffff

08000bcc <__aeabi_f2iz>:
 8000bcc:	0241      	lsls	r1, r0, #9
 8000bce:	0042      	lsls	r2, r0, #1
 8000bd0:	0fc3      	lsrs	r3, r0, #31
 8000bd2:	0a49      	lsrs	r1, r1, #9
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	0e12      	lsrs	r2, r2, #24
 8000bd8:	2a7e      	cmp	r2, #126	; 0x7e
 8000bda:	d903      	bls.n	8000be4 <__aeabi_f2iz+0x18>
 8000bdc:	2a9d      	cmp	r2, #157	; 0x9d
 8000bde:	d902      	bls.n	8000be6 <__aeabi_f2iz+0x1a>
 8000be0:	4a09      	ldr	r2, [pc, #36]	; (8000c08 <__aeabi_f2iz+0x3c>)
 8000be2:	1898      	adds	r0, r3, r2
 8000be4:	4770      	bx	lr
 8000be6:	2080      	movs	r0, #128	; 0x80
 8000be8:	0400      	lsls	r0, r0, #16
 8000bea:	4301      	orrs	r1, r0
 8000bec:	2a95      	cmp	r2, #149	; 0x95
 8000bee:	dc07      	bgt.n	8000c00 <__aeabi_f2iz+0x34>
 8000bf0:	2096      	movs	r0, #150	; 0x96
 8000bf2:	1a82      	subs	r2, r0, r2
 8000bf4:	40d1      	lsrs	r1, r2
 8000bf6:	4248      	negs	r0, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1f3      	bne.n	8000be4 <__aeabi_f2iz+0x18>
 8000bfc:	0008      	movs	r0, r1
 8000bfe:	e7f1      	b.n	8000be4 <__aeabi_f2iz+0x18>
 8000c00:	3a96      	subs	r2, #150	; 0x96
 8000c02:	4091      	lsls	r1, r2
 8000c04:	e7f7      	b.n	8000bf6 <__aeabi_f2iz+0x2a>
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	7fffffff 	.word	0x7fffffff

08000c0c <__aeabi_i2f>:
 8000c0c:	b570      	push	{r4, r5, r6, lr}
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d013      	beq.n	8000c3a <__aeabi_i2f+0x2e>
 8000c12:	17c3      	asrs	r3, r0, #31
 8000c14:	18c5      	adds	r5, r0, r3
 8000c16:	405d      	eors	r5, r3
 8000c18:	0fc4      	lsrs	r4, r0, #31
 8000c1a:	0028      	movs	r0, r5
 8000c1c:	f001 f960 	bl	8001ee0 <__clzsi2>
 8000c20:	239e      	movs	r3, #158	; 0x9e
 8000c22:	0001      	movs	r1, r0
 8000c24:	1a1b      	subs	r3, r3, r0
 8000c26:	2b96      	cmp	r3, #150	; 0x96
 8000c28:	dc0f      	bgt.n	8000c4a <__aeabi_i2f+0x3e>
 8000c2a:	2808      	cmp	r0, #8
 8000c2c:	dd01      	ble.n	8000c32 <__aeabi_i2f+0x26>
 8000c2e:	3908      	subs	r1, #8
 8000c30:	408d      	lsls	r5, r1
 8000c32:	026d      	lsls	r5, r5, #9
 8000c34:	0a6d      	lsrs	r5, r5, #9
 8000c36:	b2d8      	uxtb	r0, r3
 8000c38:	e002      	b.n	8000c40 <__aeabi_i2f+0x34>
 8000c3a:	2400      	movs	r4, #0
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	2500      	movs	r5, #0
 8000c40:	05c0      	lsls	r0, r0, #23
 8000c42:	4328      	orrs	r0, r5
 8000c44:	07e4      	lsls	r4, r4, #31
 8000c46:	4320      	orrs	r0, r4
 8000c48:	bd70      	pop	{r4, r5, r6, pc}
 8000c4a:	2b99      	cmp	r3, #153	; 0x99
 8000c4c:	dd0b      	ble.n	8000c66 <__aeabi_i2f+0x5a>
 8000c4e:	2205      	movs	r2, #5
 8000c50:	002e      	movs	r6, r5
 8000c52:	1a12      	subs	r2, r2, r0
 8000c54:	40d6      	lsrs	r6, r2
 8000c56:	0002      	movs	r2, r0
 8000c58:	321b      	adds	r2, #27
 8000c5a:	4095      	lsls	r5, r2
 8000c5c:	0028      	movs	r0, r5
 8000c5e:	1e45      	subs	r5, r0, #1
 8000c60:	41a8      	sbcs	r0, r5
 8000c62:	0035      	movs	r5, r6
 8000c64:	4305      	orrs	r5, r0
 8000c66:	2905      	cmp	r1, #5
 8000c68:	dd01      	ble.n	8000c6e <__aeabi_i2f+0x62>
 8000c6a:	1f4a      	subs	r2, r1, #5
 8000c6c:	4095      	lsls	r5, r2
 8000c6e:	002a      	movs	r2, r5
 8000c70:	4e08      	ldr	r6, [pc, #32]	; (8000c94 <__aeabi_i2f+0x88>)
 8000c72:	4032      	ands	r2, r6
 8000c74:	0768      	lsls	r0, r5, #29
 8000c76:	d009      	beq.n	8000c8c <__aeabi_i2f+0x80>
 8000c78:	200f      	movs	r0, #15
 8000c7a:	4028      	ands	r0, r5
 8000c7c:	2804      	cmp	r0, #4
 8000c7e:	d005      	beq.n	8000c8c <__aeabi_i2f+0x80>
 8000c80:	3204      	adds	r2, #4
 8000c82:	0150      	lsls	r0, r2, #5
 8000c84:	d502      	bpl.n	8000c8c <__aeabi_i2f+0x80>
 8000c86:	239f      	movs	r3, #159	; 0x9f
 8000c88:	4032      	ands	r2, r6
 8000c8a:	1a5b      	subs	r3, r3, r1
 8000c8c:	0192      	lsls	r2, r2, #6
 8000c8e:	0a55      	lsrs	r5, r2, #9
 8000c90:	b2d8      	uxtb	r0, r3
 8000c92:	e7d5      	b.n	8000c40 <__aeabi_i2f+0x34>
 8000c94:	fbffffff 	.word	0xfbffffff

08000c98 <__aeabi_dadd>:
 8000c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9a:	464f      	mov	r7, r9
 8000c9c:	46d6      	mov	lr, sl
 8000c9e:	4646      	mov	r6, r8
 8000ca0:	000d      	movs	r5, r1
 8000ca2:	0001      	movs	r1, r0
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	b5c0      	push	{r6, r7, lr}
 8000ca8:	0017      	movs	r7, r2
 8000caa:	032b      	lsls	r3, r5, #12
 8000cac:	0a5a      	lsrs	r2, r3, #9
 8000cae:	0f4b      	lsrs	r3, r1, #29
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	00ca      	lsls	r2, r1, #3
 8000cb4:	4691      	mov	r9, r2
 8000cb6:	0302      	lsls	r2, r0, #12
 8000cb8:	006e      	lsls	r6, r5, #1
 8000cba:	0041      	lsls	r1, r0, #1
 8000cbc:	0a52      	lsrs	r2, r2, #9
 8000cbe:	0fec      	lsrs	r4, r5, #31
 8000cc0:	0f7d      	lsrs	r5, r7, #29
 8000cc2:	4315      	orrs	r5, r2
 8000cc4:	0d76      	lsrs	r6, r6, #21
 8000cc6:	0d49      	lsrs	r1, r1, #21
 8000cc8:	0fc0      	lsrs	r0, r0, #31
 8000cca:	4682      	mov	sl, r0
 8000ccc:	46ac      	mov	ip, r5
 8000cce:	00ff      	lsls	r7, r7, #3
 8000cd0:	1a72      	subs	r2, r6, r1
 8000cd2:	4284      	cmp	r4, r0
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_dadd+0x40>
 8000cd6:	e098      	b.n	8000e0a <__aeabi_dadd+0x172>
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	dc00      	bgt.n	8000cde <__aeabi_dadd+0x46>
 8000cdc:	e081      	b.n	8000de2 <__aeabi_dadd+0x14a>
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d100      	bne.n	8000ce4 <__aeabi_dadd+0x4c>
 8000ce2:	e0b6      	b.n	8000e52 <__aeabi_dadd+0x1ba>
 8000ce4:	49c9      	ldr	r1, [pc, #804]	; (800100c <__aeabi_dadd+0x374>)
 8000ce6:	428e      	cmp	r6, r1
 8000ce8:	d100      	bne.n	8000cec <__aeabi_dadd+0x54>
 8000cea:	e172      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	0028      	movs	r0, r5
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	4308      	orrs	r0, r1
 8000cf4:	4684      	mov	ip, r0
 8000cf6:	2a38      	cmp	r2, #56	; 0x38
 8000cf8:	dd00      	ble.n	8000cfc <__aeabi_dadd+0x64>
 8000cfa:	e15e      	b.n	8000fba <__aeabi_dadd+0x322>
 8000cfc:	2a1f      	cmp	r2, #31
 8000cfe:	dd00      	ble.n	8000d02 <__aeabi_dadd+0x6a>
 8000d00:	e1ee      	b.n	80010e0 <__aeabi_dadd+0x448>
 8000d02:	2020      	movs	r0, #32
 8000d04:	0039      	movs	r1, r7
 8000d06:	4665      	mov	r5, ip
 8000d08:	1a80      	subs	r0, r0, r2
 8000d0a:	4087      	lsls	r7, r0
 8000d0c:	40d1      	lsrs	r1, r2
 8000d0e:	4085      	lsls	r5, r0
 8000d10:	430d      	orrs	r5, r1
 8000d12:	0039      	movs	r1, r7
 8000d14:	1e4f      	subs	r7, r1, #1
 8000d16:	41b9      	sbcs	r1, r7
 8000d18:	4667      	mov	r7, ip
 8000d1a:	40d7      	lsrs	r7, r2
 8000d1c:	4329      	orrs	r1, r5
 8000d1e:	1bdb      	subs	r3, r3, r7
 8000d20:	464a      	mov	r2, r9
 8000d22:	1a55      	subs	r5, r2, r1
 8000d24:	45a9      	cmp	r9, r5
 8000d26:	4189      	sbcs	r1, r1
 8000d28:	4249      	negs	r1, r1
 8000d2a:	1a5b      	subs	r3, r3, r1
 8000d2c:	4698      	mov	r8, r3
 8000d2e:	4643      	mov	r3, r8
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	d400      	bmi.n	8000d36 <__aeabi_dadd+0x9e>
 8000d34:	e0cc      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8000d36:	4643      	mov	r3, r8
 8000d38:	025b      	lsls	r3, r3, #9
 8000d3a:	0a5b      	lsrs	r3, r3, #9
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	4643      	mov	r3, r8
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_dadd+0xae>
 8000d44:	e12c      	b.n	8000fa0 <__aeabi_dadd+0x308>
 8000d46:	4640      	mov	r0, r8
 8000d48:	f001 f8ca 	bl	8001ee0 <__clzsi2>
 8000d4c:	0001      	movs	r1, r0
 8000d4e:	3908      	subs	r1, #8
 8000d50:	2220      	movs	r2, #32
 8000d52:	0028      	movs	r0, r5
 8000d54:	4643      	mov	r3, r8
 8000d56:	1a52      	subs	r2, r2, r1
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	40d0      	lsrs	r0, r2
 8000d5c:	408d      	lsls	r5, r1
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	428e      	cmp	r6, r1
 8000d62:	dd00      	ble.n	8000d66 <__aeabi_dadd+0xce>
 8000d64:	e117      	b.n	8000f96 <__aeabi_dadd+0x2fe>
 8000d66:	1b8e      	subs	r6, r1, r6
 8000d68:	1c72      	adds	r2, r6, #1
 8000d6a:	2a1f      	cmp	r2, #31
 8000d6c:	dd00      	ble.n	8000d70 <__aeabi_dadd+0xd8>
 8000d6e:	e1a7      	b.n	80010c0 <__aeabi_dadd+0x428>
 8000d70:	2120      	movs	r1, #32
 8000d72:	0018      	movs	r0, r3
 8000d74:	002e      	movs	r6, r5
 8000d76:	1a89      	subs	r1, r1, r2
 8000d78:	408d      	lsls	r5, r1
 8000d7a:	4088      	lsls	r0, r1
 8000d7c:	40d6      	lsrs	r6, r2
 8000d7e:	40d3      	lsrs	r3, r2
 8000d80:	1e69      	subs	r1, r5, #1
 8000d82:	418d      	sbcs	r5, r1
 8000d84:	4330      	orrs	r0, r6
 8000d86:	4698      	mov	r8, r3
 8000d88:	2600      	movs	r6, #0
 8000d8a:	4305      	orrs	r5, r0
 8000d8c:	076b      	lsls	r3, r5, #29
 8000d8e:	d009      	beq.n	8000da4 <__aeabi_dadd+0x10c>
 8000d90:	230f      	movs	r3, #15
 8000d92:	402b      	ands	r3, r5
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d005      	beq.n	8000da4 <__aeabi_dadd+0x10c>
 8000d98:	1d2b      	adds	r3, r5, #4
 8000d9a:	42ab      	cmp	r3, r5
 8000d9c:	41ad      	sbcs	r5, r5
 8000d9e:	426d      	negs	r5, r5
 8000da0:	44a8      	add	r8, r5
 8000da2:	001d      	movs	r5, r3
 8000da4:	4643      	mov	r3, r8
 8000da6:	021b      	lsls	r3, r3, #8
 8000da8:	d400      	bmi.n	8000dac <__aeabi_dadd+0x114>
 8000daa:	e094      	b.n	8000ed6 <__aeabi_dadd+0x23e>
 8000dac:	4b97      	ldr	r3, [pc, #604]	; (800100c <__aeabi_dadd+0x374>)
 8000dae:	1c72      	adds	r2, r6, #1
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d100      	bne.n	8000db6 <__aeabi_dadd+0x11e>
 8000db4:	e09d      	b.n	8000ef2 <__aeabi_dadd+0x25a>
 8000db6:	4641      	mov	r1, r8
 8000db8:	4b95      	ldr	r3, [pc, #596]	; (8001010 <__aeabi_dadd+0x378>)
 8000dba:	08ed      	lsrs	r5, r5, #3
 8000dbc:	4019      	ands	r1, r3
 8000dbe:	000b      	movs	r3, r1
 8000dc0:	0552      	lsls	r2, r2, #21
 8000dc2:	0749      	lsls	r1, r1, #29
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	4329      	orrs	r1, r5
 8000dc8:	0b1b      	lsrs	r3, r3, #12
 8000dca:	0d52      	lsrs	r2, r2, #21
 8000dcc:	0512      	lsls	r2, r2, #20
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	07e4      	lsls	r4, r4, #31
 8000dd2:	4323      	orrs	r3, r4
 8000dd4:	0008      	movs	r0, r1
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	bce0      	pop	{r5, r6, r7}
 8000dda:	46ba      	mov	sl, r7
 8000ddc:	46b1      	mov	r9, r6
 8000dde:	46a8      	mov	r8, r5
 8000de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d043      	beq.n	8000e6e <__aeabi_dadd+0x1d6>
 8000de6:	1b8a      	subs	r2, r1, r6
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d000      	beq.n	8000dee <__aeabi_dadd+0x156>
 8000dec:	e12a      	b.n	8001044 <__aeabi_dadd+0x3ac>
 8000dee:	464c      	mov	r4, r9
 8000df0:	431c      	orrs	r4, r3
 8000df2:	d100      	bne.n	8000df6 <__aeabi_dadd+0x15e>
 8000df4:	e1d1      	b.n	800119a <__aeabi_dadd+0x502>
 8000df6:	1e54      	subs	r4, r2, #1
 8000df8:	2a01      	cmp	r2, #1
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_dadd+0x166>
 8000dfc:	e21f      	b.n	800123e <__aeabi_dadd+0x5a6>
 8000dfe:	4d83      	ldr	r5, [pc, #524]	; (800100c <__aeabi_dadd+0x374>)
 8000e00:	42aa      	cmp	r2, r5
 8000e02:	d100      	bne.n	8000e06 <__aeabi_dadd+0x16e>
 8000e04:	e272      	b.n	80012ec <__aeabi_dadd+0x654>
 8000e06:	0022      	movs	r2, r4
 8000e08:	e123      	b.n	8001052 <__aeabi_dadd+0x3ba>
 8000e0a:	2a00      	cmp	r2, #0
 8000e0c:	dc00      	bgt.n	8000e10 <__aeabi_dadd+0x178>
 8000e0e:	e098      	b.n	8000f42 <__aeabi_dadd+0x2aa>
 8000e10:	2900      	cmp	r1, #0
 8000e12:	d042      	beq.n	8000e9a <__aeabi_dadd+0x202>
 8000e14:	497d      	ldr	r1, [pc, #500]	; (800100c <__aeabi_dadd+0x374>)
 8000e16:	428e      	cmp	r6, r1
 8000e18:	d100      	bne.n	8000e1c <__aeabi_dadd+0x184>
 8000e1a:	e0da      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 8000e1c:	2180      	movs	r1, #128	; 0x80
 8000e1e:	0028      	movs	r0, r5
 8000e20:	0409      	lsls	r1, r1, #16
 8000e22:	4308      	orrs	r0, r1
 8000e24:	4684      	mov	ip, r0
 8000e26:	2a38      	cmp	r2, #56	; 0x38
 8000e28:	dd00      	ble.n	8000e2c <__aeabi_dadd+0x194>
 8000e2a:	e129      	b.n	8001080 <__aeabi_dadd+0x3e8>
 8000e2c:	2a1f      	cmp	r2, #31
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_dadd+0x19a>
 8000e30:	e187      	b.n	8001142 <__aeabi_dadd+0x4aa>
 8000e32:	0011      	movs	r1, r2
 8000e34:	4665      	mov	r5, ip
 8000e36:	3920      	subs	r1, #32
 8000e38:	40cd      	lsrs	r5, r1
 8000e3a:	2a20      	cmp	r2, #32
 8000e3c:	d004      	beq.n	8000e48 <__aeabi_dadd+0x1b0>
 8000e3e:	2040      	movs	r0, #64	; 0x40
 8000e40:	4661      	mov	r1, ip
 8000e42:	1a82      	subs	r2, r0, r2
 8000e44:	4091      	lsls	r1, r2
 8000e46:	430f      	orrs	r7, r1
 8000e48:	0039      	movs	r1, r7
 8000e4a:	1e4f      	subs	r7, r1, #1
 8000e4c:	41b9      	sbcs	r1, r7
 8000e4e:	430d      	orrs	r5, r1
 8000e50:	e11b      	b.n	800108a <__aeabi_dadd+0x3f2>
 8000e52:	0029      	movs	r1, r5
 8000e54:	4339      	orrs	r1, r7
 8000e56:	d100      	bne.n	8000e5a <__aeabi_dadd+0x1c2>
 8000e58:	e0b5      	b.n	8000fc6 <__aeabi_dadd+0x32e>
 8000e5a:	1e51      	subs	r1, r2, #1
 8000e5c:	2a01      	cmp	r2, #1
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dadd+0x1ca>
 8000e60:	e1ab      	b.n	80011ba <__aeabi_dadd+0x522>
 8000e62:	486a      	ldr	r0, [pc, #424]	; (800100c <__aeabi_dadd+0x374>)
 8000e64:	4282      	cmp	r2, r0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_dadd+0x1d2>
 8000e68:	e1b2      	b.n	80011d0 <__aeabi_dadd+0x538>
 8000e6a:	000a      	movs	r2, r1
 8000e6c:	e743      	b.n	8000cf6 <__aeabi_dadd+0x5e>
 8000e6e:	4969      	ldr	r1, [pc, #420]	; (8001014 <__aeabi_dadd+0x37c>)
 8000e70:	1c75      	adds	r5, r6, #1
 8000e72:	420d      	tst	r5, r1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_dadd+0x1e0>
 8000e76:	e0cf      	b.n	8001018 <__aeabi_dadd+0x380>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d000      	beq.n	8000e7e <__aeabi_dadd+0x1e6>
 8000e7c:	e193      	b.n	80011a6 <__aeabi_dadd+0x50e>
 8000e7e:	4649      	mov	r1, r9
 8000e80:	4319      	orrs	r1, r3
 8000e82:	d100      	bne.n	8000e86 <__aeabi_dadd+0x1ee>
 8000e84:	e1d1      	b.n	800122a <__aeabi_dadd+0x592>
 8000e86:	4661      	mov	r1, ip
 8000e88:	4339      	orrs	r1, r7
 8000e8a:	d000      	beq.n	8000e8e <__aeabi_dadd+0x1f6>
 8000e8c:	e1e3      	b.n	8001256 <__aeabi_dadd+0x5be>
 8000e8e:	4649      	mov	r1, r9
 8000e90:	0758      	lsls	r0, r3, #29
 8000e92:	08c9      	lsrs	r1, r1, #3
 8000e94:	4301      	orrs	r1, r0
 8000e96:	08db      	lsrs	r3, r3, #3
 8000e98:	e026      	b.n	8000ee8 <__aeabi_dadd+0x250>
 8000e9a:	0029      	movs	r1, r5
 8000e9c:	4339      	orrs	r1, r7
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x20a>
 8000ea0:	e091      	b.n	8000fc6 <__aeabi_dadd+0x32e>
 8000ea2:	1e51      	subs	r1, r2, #1
 8000ea4:	2a01      	cmp	r2, #1
 8000ea6:	d005      	beq.n	8000eb4 <__aeabi_dadd+0x21c>
 8000ea8:	4858      	ldr	r0, [pc, #352]	; (800100c <__aeabi_dadd+0x374>)
 8000eaa:	4282      	cmp	r2, r0
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_dadd+0x218>
 8000eae:	e18f      	b.n	80011d0 <__aeabi_dadd+0x538>
 8000eb0:	000a      	movs	r2, r1
 8000eb2:	e7b8      	b.n	8000e26 <__aeabi_dadd+0x18e>
 8000eb4:	003d      	movs	r5, r7
 8000eb6:	444d      	add	r5, r9
 8000eb8:	454d      	cmp	r5, r9
 8000eba:	4189      	sbcs	r1, r1
 8000ebc:	4463      	add	r3, ip
 8000ebe:	4698      	mov	r8, r3
 8000ec0:	4249      	negs	r1, r1
 8000ec2:	4488      	add	r8, r1
 8000ec4:	4643      	mov	r3, r8
 8000ec6:	2602      	movs	r6, #2
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	d500      	bpl.n	8000ece <__aeabi_dadd+0x236>
 8000ecc:	e0eb      	b.n	80010a6 <__aeabi_dadd+0x40e>
 8000ece:	3e01      	subs	r6, #1
 8000ed0:	076b      	lsls	r3, r5, #29
 8000ed2:	d000      	beq.n	8000ed6 <__aeabi_dadd+0x23e>
 8000ed4:	e75c      	b.n	8000d90 <__aeabi_dadd+0xf8>
 8000ed6:	4643      	mov	r3, r8
 8000ed8:	08e9      	lsrs	r1, r5, #3
 8000eda:	075a      	lsls	r2, r3, #29
 8000edc:	4311      	orrs	r1, r2
 8000ede:	0032      	movs	r2, r6
 8000ee0:	08db      	lsrs	r3, r3, #3
 8000ee2:	484a      	ldr	r0, [pc, #296]	; (800100c <__aeabi_dadd+0x374>)
 8000ee4:	4282      	cmp	r2, r0
 8000ee6:	d021      	beq.n	8000f2c <__aeabi_dadd+0x294>
 8000ee8:	031b      	lsls	r3, r3, #12
 8000eea:	0552      	lsls	r2, r2, #21
 8000eec:	0b1b      	lsrs	r3, r3, #12
 8000eee:	0d52      	lsrs	r2, r2, #21
 8000ef0:	e76c      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	e769      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000ef8:	002a      	movs	r2, r5
 8000efa:	433a      	orrs	r2, r7
 8000efc:	d069      	beq.n	8000fd2 <__aeabi_dadd+0x33a>
 8000efe:	464a      	mov	r2, r9
 8000f00:	0758      	lsls	r0, r3, #29
 8000f02:	08d1      	lsrs	r1, r2, #3
 8000f04:	08da      	lsrs	r2, r3, #3
 8000f06:	2380      	movs	r3, #128	; 0x80
 8000f08:	031b      	lsls	r3, r3, #12
 8000f0a:	4308      	orrs	r0, r1
 8000f0c:	421a      	tst	r2, r3
 8000f0e:	d007      	beq.n	8000f20 <__aeabi_dadd+0x288>
 8000f10:	0029      	movs	r1, r5
 8000f12:	08ed      	lsrs	r5, r5, #3
 8000f14:	421d      	tst	r5, r3
 8000f16:	d103      	bne.n	8000f20 <__aeabi_dadd+0x288>
 8000f18:	002a      	movs	r2, r5
 8000f1a:	08ff      	lsrs	r7, r7, #3
 8000f1c:	0748      	lsls	r0, r1, #29
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0f43      	lsrs	r3, r0, #29
 8000f22:	00c1      	lsls	r1, r0, #3
 8000f24:	075b      	lsls	r3, r3, #29
 8000f26:	08c9      	lsrs	r1, r1, #3
 8000f28:	4319      	orrs	r1, r3
 8000f2a:	0013      	movs	r3, r2
 8000f2c:	000a      	movs	r2, r1
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	d100      	bne.n	8000f34 <__aeabi_dadd+0x29c>
 8000f32:	e213      	b.n	800135c <__aeabi_dadd+0x6c4>
 8000f34:	2280      	movs	r2, #128	; 0x80
 8000f36:	0312      	lsls	r2, r2, #12
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	031b      	lsls	r3, r3, #12
 8000f3c:	4a33      	ldr	r2, [pc, #204]	; (800100c <__aeabi_dadd+0x374>)
 8000f3e:	0b1b      	lsrs	r3, r3, #12
 8000f40:	e744      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	d04b      	beq.n	8000fde <__aeabi_dadd+0x346>
 8000f46:	1b8a      	subs	r2, r1, r6
 8000f48:	2e00      	cmp	r6, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_dadd+0x2b6>
 8000f4c:	e0e7      	b.n	800111e <__aeabi_dadd+0x486>
 8000f4e:	482f      	ldr	r0, [pc, #188]	; (800100c <__aeabi_dadd+0x374>)
 8000f50:	4281      	cmp	r1, r0
 8000f52:	d100      	bne.n	8000f56 <__aeabi_dadd+0x2be>
 8000f54:	e195      	b.n	8001282 <__aeabi_dadd+0x5ea>
 8000f56:	2080      	movs	r0, #128	; 0x80
 8000f58:	0400      	lsls	r0, r0, #16
 8000f5a:	4303      	orrs	r3, r0
 8000f5c:	2a38      	cmp	r2, #56	; 0x38
 8000f5e:	dd00      	ble.n	8000f62 <__aeabi_dadd+0x2ca>
 8000f60:	e143      	b.n	80011ea <__aeabi_dadd+0x552>
 8000f62:	2a1f      	cmp	r2, #31
 8000f64:	dd00      	ble.n	8000f68 <__aeabi_dadd+0x2d0>
 8000f66:	e1db      	b.n	8001320 <__aeabi_dadd+0x688>
 8000f68:	2020      	movs	r0, #32
 8000f6a:	001d      	movs	r5, r3
 8000f6c:	464e      	mov	r6, r9
 8000f6e:	1a80      	subs	r0, r0, r2
 8000f70:	4085      	lsls	r5, r0
 8000f72:	40d6      	lsrs	r6, r2
 8000f74:	4335      	orrs	r5, r6
 8000f76:	464e      	mov	r6, r9
 8000f78:	4086      	lsls	r6, r0
 8000f7a:	0030      	movs	r0, r6
 8000f7c:	40d3      	lsrs	r3, r2
 8000f7e:	1e46      	subs	r6, r0, #1
 8000f80:	41b0      	sbcs	r0, r6
 8000f82:	449c      	add	ip, r3
 8000f84:	4305      	orrs	r5, r0
 8000f86:	19ed      	adds	r5, r5, r7
 8000f88:	42bd      	cmp	r5, r7
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	425b      	negs	r3, r3
 8000f8e:	4463      	add	r3, ip
 8000f90:	4698      	mov	r8, r3
 8000f92:	000e      	movs	r6, r1
 8000f94:	e07f      	b.n	8001096 <__aeabi_dadd+0x3fe>
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <__aeabi_dadd+0x378>)
 8000f98:	1a76      	subs	r6, r6, r1
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	4698      	mov	r8, r3
 8000f9e:	e6f5      	b.n	8000d8c <__aeabi_dadd+0xf4>
 8000fa0:	0028      	movs	r0, r5
 8000fa2:	f000 ff9d 	bl	8001ee0 <__clzsi2>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	3118      	adds	r1, #24
 8000faa:	291f      	cmp	r1, #31
 8000fac:	dc00      	bgt.n	8000fb0 <__aeabi_dadd+0x318>
 8000fae:	e6cf      	b.n	8000d50 <__aeabi_dadd+0xb8>
 8000fb0:	002b      	movs	r3, r5
 8000fb2:	3808      	subs	r0, #8
 8000fb4:	4083      	lsls	r3, r0
 8000fb6:	2500      	movs	r5, #0
 8000fb8:	e6d2      	b.n	8000d60 <__aeabi_dadd+0xc8>
 8000fba:	4662      	mov	r2, ip
 8000fbc:	433a      	orrs	r2, r7
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	1e4f      	subs	r7, r1, #1
 8000fc2:	41b9      	sbcs	r1, r7
 8000fc4:	e6ac      	b.n	8000d20 <__aeabi_dadd+0x88>
 8000fc6:	4649      	mov	r1, r9
 8000fc8:	0758      	lsls	r0, r3, #29
 8000fca:	08c9      	lsrs	r1, r1, #3
 8000fcc:	4301      	orrs	r1, r0
 8000fce:	08db      	lsrs	r3, r3, #3
 8000fd0:	e787      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	075a      	lsls	r2, r3, #29
 8000fd6:	08c9      	lsrs	r1, r1, #3
 8000fd8:	4311      	orrs	r1, r2
 8000fda:	08db      	lsrs	r3, r3, #3
 8000fdc:	e7a6      	b.n	8000f2c <__aeabi_dadd+0x294>
 8000fde:	490d      	ldr	r1, [pc, #52]	; (8001014 <__aeabi_dadd+0x37c>)
 8000fe0:	1c70      	adds	r0, r6, #1
 8000fe2:	4208      	tst	r0, r1
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_dadd+0x350>
 8000fe6:	e0bb      	b.n	8001160 <__aeabi_dadd+0x4c8>
 8000fe8:	2e00      	cmp	r6, #0
 8000fea:	d000      	beq.n	8000fee <__aeabi_dadd+0x356>
 8000fec:	e114      	b.n	8001218 <__aeabi_dadd+0x580>
 8000fee:	4649      	mov	r1, r9
 8000ff0:	4319      	orrs	r1, r3
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_dadd+0x35e>
 8000ff4:	e175      	b.n	80012e2 <__aeabi_dadd+0x64a>
 8000ff6:	0029      	movs	r1, r5
 8000ff8:	4339      	orrs	r1, r7
 8000ffa:	d000      	beq.n	8000ffe <__aeabi_dadd+0x366>
 8000ffc:	e17e      	b.n	80012fc <__aeabi_dadd+0x664>
 8000ffe:	4649      	mov	r1, r9
 8001000:	0758      	lsls	r0, r3, #29
 8001002:	08c9      	lsrs	r1, r1, #3
 8001004:	4301      	orrs	r1, r0
 8001006:	08db      	lsrs	r3, r3, #3
 8001008:	e76e      	b.n	8000ee8 <__aeabi_dadd+0x250>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	000007ff 	.word	0x000007ff
 8001010:	ff7fffff 	.word	0xff7fffff
 8001014:	000007fe 	.word	0x000007fe
 8001018:	4649      	mov	r1, r9
 800101a:	1bcd      	subs	r5, r1, r7
 800101c:	4661      	mov	r1, ip
 800101e:	1a58      	subs	r0, r3, r1
 8001020:	45a9      	cmp	r9, r5
 8001022:	4189      	sbcs	r1, r1
 8001024:	4249      	negs	r1, r1
 8001026:	4688      	mov	r8, r1
 8001028:	0001      	movs	r1, r0
 800102a:	4640      	mov	r0, r8
 800102c:	1a09      	subs	r1, r1, r0
 800102e:	4688      	mov	r8, r1
 8001030:	0209      	lsls	r1, r1, #8
 8001032:	d500      	bpl.n	8001036 <__aeabi_dadd+0x39e>
 8001034:	e0a6      	b.n	8001184 <__aeabi_dadd+0x4ec>
 8001036:	4641      	mov	r1, r8
 8001038:	4329      	orrs	r1, r5
 800103a:	d000      	beq.n	800103e <__aeabi_dadd+0x3a6>
 800103c:	e67f      	b.n	8000d3e <__aeabi_dadd+0xa6>
 800103e:	2300      	movs	r3, #0
 8001040:	2400      	movs	r4, #0
 8001042:	e751      	b.n	8000ee8 <__aeabi_dadd+0x250>
 8001044:	4cc7      	ldr	r4, [pc, #796]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001046:	42a1      	cmp	r1, r4
 8001048:	d100      	bne.n	800104c <__aeabi_dadd+0x3b4>
 800104a:	e0c7      	b.n	80011dc <__aeabi_dadd+0x544>
 800104c:	2480      	movs	r4, #128	; 0x80
 800104e:	0424      	lsls	r4, r4, #16
 8001050:	4323      	orrs	r3, r4
 8001052:	2a38      	cmp	r2, #56	; 0x38
 8001054:	dc54      	bgt.n	8001100 <__aeabi_dadd+0x468>
 8001056:	2a1f      	cmp	r2, #31
 8001058:	dd00      	ble.n	800105c <__aeabi_dadd+0x3c4>
 800105a:	e0cc      	b.n	80011f6 <__aeabi_dadd+0x55e>
 800105c:	2420      	movs	r4, #32
 800105e:	4648      	mov	r0, r9
 8001060:	1aa4      	subs	r4, r4, r2
 8001062:	001d      	movs	r5, r3
 8001064:	464e      	mov	r6, r9
 8001066:	40a0      	lsls	r0, r4
 8001068:	40d6      	lsrs	r6, r2
 800106a:	40a5      	lsls	r5, r4
 800106c:	0004      	movs	r4, r0
 800106e:	40d3      	lsrs	r3, r2
 8001070:	4662      	mov	r2, ip
 8001072:	4335      	orrs	r5, r6
 8001074:	1e66      	subs	r6, r4, #1
 8001076:	41b4      	sbcs	r4, r6
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	469c      	mov	ip, r3
 800107c:	4325      	orrs	r5, r4
 800107e:	e044      	b.n	800110a <__aeabi_dadd+0x472>
 8001080:	4662      	mov	r2, ip
 8001082:	433a      	orrs	r2, r7
 8001084:	0015      	movs	r5, r2
 8001086:	1e6f      	subs	r7, r5, #1
 8001088:	41bd      	sbcs	r5, r7
 800108a:	444d      	add	r5, r9
 800108c:	454d      	cmp	r5, r9
 800108e:	4189      	sbcs	r1, r1
 8001090:	4249      	negs	r1, r1
 8001092:	4688      	mov	r8, r1
 8001094:	4498      	add	r8, r3
 8001096:	4643      	mov	r3, r8
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	d400      	bmi.n	800109e <__aeabi_dadd+0x406>
 800109c:	e718      	b.n	8000ed0 <__aeabi_dadd+0x238>
 800109e:	4bb1      	ldr	r3, [pc, #708]	; (8001364 <__aeabi_dadd+0x6cc>)
 80010a0:	3601      	adds	r6, #1
 80010a2:	429e      	cmp	r6, r3
 80010a4:	d049      	beq.n	800113a <__aeabi_dadd+0x4a2>
 80010a6:	4642      	mov	r2, r8
 80010a8:	4baf      	ldr	r3, [pc, #700]	; (8001368 <__aeabi_dadd+0x6d0>)
 80010aa:	2101      	movs	r1, #1
 80010ac:	401a      	ands	r2, r3
 80010ae:	0013      	movs	r3, r2
 80010b0:	086a      	lsrs	r2, r5, #1
 80010b2:	400d      	ands	r5, r1
 80010b4:	4315      	orrs	r5, r2
 80010b6:	07d9      	lsls	r1, r3, #31
 80010b8:	085b      	lsrs	r3, r3, #1
 80010ba:	4698      	mov	r8, r3
 80010bc:	430d      	orrs	r5, r1
 80010be:	e665      	b.n	8000d8c <__aeabi_dadd+0xf4>
 80010c0:	0018      	movs	r0, r3
 80010c2:	3e1f      	subs	r6, #31
 80010c4:	40f0      	lsrs	r0, r6
 80010c6:	2a20      	cmp	r2, #32
 80010c8:	d003      	beq.n	80010d2 <__aeabi_dadd+0x43a>
 80010ca:	2140      	movs	r1, #64	; 0x40
 80010cc:	1a8a      	subs	r2, r1, r2
 80010ce:	4093      	lsls	r3, r2
 80010d0:	431d      	orrs	r5, r3
 80010d2:	1e69      	subs	r1, r5, #1
 80010d4:	418d      	sbcs	r5, r1
 80010d6:	2300      	movs	r3, #0
 80010d8:	2600      	movs	r6, #0
 80010da:	4698      	mov	r8, r3
 80010dc:	4305      	orrs	r5, r0
 80010de:	e6f7      	b.n	8000ed0 <__aeabi_dadd+0x238>
 80010e0:	0011      	movs	r1, r2
 80010e2:	4665      	mov	r5, ip
 80010e4:	3920      	subs	r1, #32
 80010e6:	40cd      	lsrs	r5, r1
 80010e8:	2a20      	cmp	r2, #32
 80010ea:	d004      	beq.n	80010f6 <__aeabi_dadd+0x45e>
 80010ec:	2040      	movs	r0, #64	; 0x40
 80010ee:	4661      	mov	r1, ip
 80010f0:	1a82      	subs	r2, r0, r2
 80010f2:	4091      	lsls	r1, r2
 80010f4:	430f      	orrs	r7, r1
 80010f6:	0039      	movs	r1, r7
 80010f8:	1e4f      	subs	r7, r1, #1
 80010fa:	41b9      	sbcs	r1, r7
 80010fc:	4329      	orrs	r1, r5
 80010fe:	e60f      	b.n	8000d20 <__aeabi_dadd+0x88>
 8001100:	464a      	mov	r2, r9
 8001102:	4313      	orrs	r3, r2
 8001104:	001d      	movs	r5, r3
 8001106:	1e6b      	subs	r3, r5, #1
 8001108:	419d      	sbcs	r5, r3
 800110a:	1b7d      	subs	r5, r7, r5
 800110c:	42af      	cmp	r7, r5
 800110e:	419b      	sbcs	r3, r3
 8001110:	4662      	mov	r2, ip
 8001112:	425b      	negs	r3, r3
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	4698      	mov	r8, r3
 8001118:	4654      	mov	r4, sl
 800111a:	000e      	movs	r6, r1
 800111c:	e607      	b.n	8000d2e <__aeabi_dadd+0x96>
 800111e:	4648      	mov	r0, r9
 8001120:	4318      	orrs	r0, r3
 8001122:	d100      	bne.n	8001126 <__aeabi_dadd+0x48e>
 8001124:	e0b3      	b.n	800128e <__aeabi_dadd+0x5f6>
 8001126:	1e50      	subs	r0, r2, #1
 8001128:	2a01      	cmp	r2, #1
 800112a:	d100      	bne.n	800112e <__aeabi_dadd+0x496>
 800112c:	e10d      	b.n	800134a <__aeabi_dadd+0x6b2>
 800112e:	4d8d      	ldr	r5, [pc, #564]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001130:	42aa      	cmp	r2, r5
 8001132:	d100      	bne.n	8001136 <__aeabi_dadd+0x49e>
 8001134:	e0a5      	b.n	8001282 <__aeabi_dadd+0x5ea>
 8001136:	0002      	movs	r2, r0
 8001138:	e710      	b.n	8000f5c <__aeabi_dadd+0x2c4>
 800113a:	0032      	movs	r2, r6
 800113c:	2300      	movs	r3, #0
 800113e:	2100      	movs	r1, #0
 8001140:	e644      	b.n	8000dcc <__aeabi_dadd+0x134>
 8001142:	2120      	movs	r1, #32
 8001144:	0038      	movs	r0, r7
 8001146:	1a89      	subs	r1, r1, r2
 8001148:	4665      	mov	r5, ip
 800114a:	408f      	lsls	r7, r1
 800114c:	408d      	lsls	r5, r1
 800114e:	40d0      	lsrs	r0, r2
 8001150:	1e79      	subs	r1, r7, #1
 8001152:	418f      	sbcs	r7, r1
 8001154:	4305      	orrs	r5, r0
 8001156:	433d      	orrs	r5, r7
 8001158:	4667      	mov	r7, ip
 800115a:	40d7      	lsrs	r7, r2
 800115c:	19db      	adds	r3, r3, r7
 800115e:	e794      	b.n	800108a <__aeabi_dadd+0x3f2>
 8001160:	4a80      	ldr	r2, [pc, #512]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001162:	4290      	cmp	r0, r2
 8001164:	d100      	bne.n	8001168 <__aeabi_dadd+0x4d0>
 8001166:	e0ec      	b.n	8001342 <__aeabi_dadd+0x6aa>
 8001168:	0039      	movs	r1, r7
 800116a:	4449      	add	r1, r9
 800116c:	4549      	cmp	r1, r9
 800116e:	4192      	sbcs	r2, r2
 8001170:	4463      	add	r3, ip
 8001172:	4252      	negs	r2, r2
 8001174:	189b      	adds	r3, r3, r2
 8001176:	07dd      	lsls	r5, r3, #31
 8001178:	0849      	lsrs	r1, r1, #1
 800117a:	085b      	lsrs	r3, r3, #1
 800117c:	4698      	mov	r8, r3
 800117e:	0006      	movs	r6, r0
 8001180:	430d      	orrs	r5, r1
 8001182:	e6a5      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001184:	464a      	mov	r2, r9
 8001186:	1abd      	subs	r5, r7, r2
 8001188:	42af      	cmp	r7, r5
 800118a:	4189      	sbcs	r1, r1
 800118c:	4662      	mov	r2, ip
 800118e:	4249      	negs	r1, r1
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	1a5b      	subs	r3, r3, r1
 8001194:	4698      	mov	r8, r3
 8001196:	4654      	mov	r4, sl
 8001198:	e5d1      	b.n	8000d3e <__aeabi_dadd+0xa6>
 800119a:	076c      	lsls	r4, r5, #29
 800119c:	08f9      	lsrs	r1, r7, #3
 800119e:	4321      	orrs	r1, r4
 80011a0:	08eb      	lsrs	r3, r5, #3
 80011a2:	0004      	movs	r4, r0
 80011a4:	e69d      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 80011a6:	464a      	mov	r2, r9
 80011a8:	431a      	orrs	r2, r3
 80011aa:	d175      	bne.n	8001298 <__aeabi_dadd+0x600>
 80011ac:	4661      	mov	r1, ip
 80011ae:	4339      	orrs	r1, r7
 80011b0:	d114      	bne.n	80011dc <__aeabi_dadd+0x544>
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	2400      	movs	r4, #0
 80011b6:	031b      	lsls	r3, r3, #12
 80011b8:	e6bc      	b.n	8000f34 <__aeabi_dadd+0x29c>
 80011ba:	464a      	mov	r2, r9
 80011bc:	1bd5      	subs	r5, r2, r7
 80011be:	45a9      	cmp	r9, r5
 80011c0:	4189      	sbcs	r1, r1
 80011c2:	4662      	mov	r2, ip
 80011c4:	4249      	negs	r1, r1
 80011c6:	1a9b      	subs	r3, r3, r2
 80011c8:	1a5b      	subs	r3, r3, r1
 80011ca:	4698      	mov	r8, r3
 80011cc:	2601      	movs	r6, #1
 80011ce:	e5ae      	b.n	8000d2e <__aeabi_dadd+0x96>
 80011d0:	464a      	mov	r2, r9
 80011d2:	08d1      	lsrs	r1, r2, #3
 80011d4:	075a      	lsls	r2, r3, #29
 80011d6:	4311      	orrs	r1, r2
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	e6a7      	b.n	8000f2c <__aeabi_dadd+0x294>
 80011dc:	4663      	mov	r3, ip
 80011de:	08f9      	lsrs	r1, r7, #3
 80011e0:	075a      	lsls	r2, r3, #29
 80011e2:	4654      	mov	r4, sl
 80011e4:	4311      	orrs	r1, r2
 80011e6:	08db      	lsrs	r3, r3, #3
 80011e8:	e6a0      	b.n	8000f2c <__aeabi_dadd+0x294>
 80011ea:	464a      	mov	r2, r9
 80011ec:	4313      	orrs	r3, r2
 80011ee:	001d      	movs	r5, r3
 80011f0:	1e6b      	subs	r3, r5, #1
 80011f2:	419d      	sbcs	r5, r3
 80011f4:	e6c7      	b.n	8000f86 <__aeabi_dadd+0x2ee>
 80011f6:	0014      	movs	r4, r2
 80011f8:	001e      	movs	r6, r3
 80011fa:	3c20      	subs	r4, #32
 80011fc:	40e6      	lsrs	r6, r4
 80011fe:	2a20      	cmp	r2, #32
 8001200:	d005      	beq.n	800120e <__aeabi_dadd+0x576>
 8001202:	2440      	movs	r4, #64	; 0x40
 8001204:	1aa2      	subs	r2, r4, r2
 8001206:	4093      	lsls	r3, r2
 8001208:	464a      	mov	r2, r9
 800120a:	431a      	orrs	r2, r3
 800120c:	4691      	mov	r9, r2
 800120e:	464d      	mov	r5, r9
 8001210:	1e6b      	subs	r3, r5, #1
 8001212:	419d      	sbcs	r5, r3
 8001214:	4335      	orrs	r5, r6
 8001216:	e778      	b.n	800110a <__aeabi_dadd+0x472>
 8001218:	464a      	mov	r2, r9
 800121a:	431a      	orrs	r2, r3
 800121c:	d000      	beq.n	8001220 <__aeabi_dadd+0x588>
 800121e:	e66b      	b.n	8000ef8 <__aeabi_dadd+0x260>
 8001220:	076b      	lsls	r3, r5, #29
 8001222:	08f9      	lsrs	r1, r7, #3
 8001224:	4319      	orrs	r1, r3
 8001226:	08eb      	lsrs	r3, r5, #3
 8001228:	e680      	b.n	8000f2c <__aeabi_dadd+0x294>
 800122a:	4661      	mov	r1, ip
 800122c:	4339      	orrs	r1, r7
 800122e:	d054      	beq.n	80012da <__aeabi_dadd+0x642>
 8001230:	4663      	mov	r3, ip
 8001232:	08f9      	lsrs	r1, r7, #3
 8001234:	075c      	lsls	r4, r3, #29
 8001236:	4321      	orrs	r1, r4
 8001238:	08db      	lsrs	r3, r3, #3
 800123a:	0004      	movs	r4, r0
 800123c:	e654      	b.n	8000ee8 <__aeabi_dadd+0x250>
 800123e:	464a      	mov	r2, r9
 8001240:	1abd      	subs	r5, r7, r2
 8001242:	42af      	cmp	r7, r5
 8001244:	4189      	sbcs	r1, r1
 8001246:	4662      	mov	r2, ip
 8001248:	4249      	negs	r1, r1
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	1a5b      	subs	r3, r3, r1
 800124e:	4698      	mov	r8, r3
 8001250:	0004      	movs	r4, r0
 8001252:	2601      	movs	r6, #1
 8001254:	e56b      	b.n	8000d2e <__aeabi_dadd+0x96>
 8001256:	464a      	mov	r2, r9
 8001258:	1bd5      	subs	r5, r2, r7
 800125a:	45a9      	cmp	r9, r5
 800125c:	4189      	sbcs	r1, r1
 800125e:	4662      	mov	r2, ip
 8001260:	4249      	negs	r1, r1
 8001262:	1a9a      	subs	r2, r3, r2
 8001264:	1a52      	subs	r2, r2, r1
 8001266:	4690      	mov	r8, r2
 8001268:	0212      	lsls	r2, r2, #8
 800126a:	d532      	bpl.n	80012d2 <__aeabi_dadd+0x63a>
 800126c:	464a      	mov	r2, r9
 800126e:	1abd      	subs	r5, r7, r2
 8001270:	42af      	cmp	r7, r5
 8001272:	4189      	sbcs	r1, r1
 8001274:	4662      	mov	r2, ip
 8001276:	4249      	negs	r1, r1
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	1a5b      	subs	r3, r3, r1
 800127c:	4698      	mov	r8, r3
 800127e:	0004      	movs	r4, r0
 8001280:	e584      	b.n	8000d8c <__aeabi_dadd+0xf4>
 8001282:	4663      	mov	r3, ip
 8001284:	08f9      	lsrs	r1, r7, #3
 8001286:	075a      	lsls	r2, r3, #29
 8001288:	4311      	orrs	r1, r2
 800128a:	08db      	lsrs	r3, r3, #3
 800128c:	e64e      	b.n	8000f2c <__aeabi_dadd+0x294>
 800128e:	08f9      	lsrs	r1, r7, #3
 8001290:	0768      	lsls	r0, r5, #29
 8001292:	4301      	orrs	r1, r0
 8001294:	08eb      	lsrs	r3, r5, #3
 8001296:	e624      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 8001298:	4662      	mov	r2, ip
 800129a:	433a      	orrs	r2, r7
 800129c:	d100      	bne.n	80012a0 <__aeabi_dadd+0x608>
 800129e:	e698      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 80012a0:	464a      	mov	r2, r9
 80012a2:	08d1      	lsrs	r1, r2, #3
 80012a4:	075a      	lsls	r2, r3, #29
 80012a6:	4311      	orrs	r1, r2
 80012a8:	08da      	lsrs	r2, r3, #3
 80012aa:	2380      	movs	r3, #128	; 0x80
 80012ac:	031b      	lsls	r3, r3, #12
 80012ae:	421a      	tst	r2, r3
 80012b0:	d008      	beq.n	80012c4 <__aeabi_dadd+0x62c>
 80012b2:	4660      	mov	r0, ip
 80012b4:	08c5      	lsrs	r5, r0, #3
 80012b6:	421d      	tst	r5, r3
 80012b8:	d104      	bne.n	80012c4 <__aeabi_dadd+0x62c>
 80012ba:	4654      	mov	r4, sl
 80012bc:	002a      	movs	r2, r5
 80012be:	08f9      	lsrs	r1, r7, #3
 80012c0:	0743      	lsls	r3, r0, #29
 80012c2:	4319      	orrs	r1, r3
 80012c4:	0f4b      	lsrs	r3, r1, #29
 80012c6:	00c9      	lsls	r1, r1, #3
 80012c8:	075b      	lsls	r3, r3, #29
 80012ca:	08c9      	lsrs	r1, r1, #3
 80012cc:	4319      	orrs	r1, r3
 80012ce:	0013      	movs	r3, r2
 80012d0:	e62c      	b.n	8000f2c <__aeabi_dadd+0x294>
 80012d2:	4641      	mov	r1, r8
 80012d4:	4329      	orrs	r1, r5
 80012d6:	d000      	beq.n	80012da <__aeabi_dadd+0x642>
 80012d8:	e5fa      	b.n	8000ed0 <__aeabi_dadd+0x238>
 80012da:	2300      	movs	r3, #0
 80012dc:	000a      	movs	r2, r1
 80012de:	2400      	movs	r4, #0
 80012e0:	e602      	b.n	8000ee8 <__aeabi_dadd+0x250>
 80012e2:	076b      	lsls	r3, r5, #29
 80012e4:	08f9      	lsrs	r1, r7, #3
 80012e6:	4319      	orrs	r1, r3
 80012e8:	08eb      	lsrs	r3, r5, #3
 80012ea:	e5fd      	b.n	8000ee8 <__aeabi_dadd+0x250>
 80012ec:	4663      	mov	r3, ip
 80012ee:	08f9      	lsrs	r1, r7, #3
 80012f0:	075b      	lsls	r3, r3, #29
 80012f2:	4319      	orrs	r1, r3
 80012f4:	4663      	mov	r3, ip
 80012f6:	0004      	movs	r4, r0
 80012f8:	08db      	lsrs	r3, r3, #3
 80012fa:	e617      	b.n	8000f2c <__aeabi_dadd+0x294>
 80012fc:	003d      	movs	r5, r7
 80012fe:	444d      	add	r5, r9
 8001300:	4463      	add	r3, ip
 8001302:	454d      	cmp	r5, r9
 8001304:	4189      	sbcs	r1, r1
 8001306:	4698      	mov	r8, r3
 8001308:	4249      	negs	r1, r1
 800130a:	4488      	add	r8, r1
 800130c:	4643      	mov	r3, r8
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	d400      	bmi.n	8001314 <__aeabi_dadd+0x67c>
 8001312:	e5dd      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001314:	4642      	mov	r2, r8
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <__aeabi_dadd+0x6d0>)
 8001318:	2601      	movs	r6, #1
 800131a:	401a      	ands	r2, r3
 800131c:	4690      	mov	r8, r2
 800131e:	e5d7      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001320:	0010      	movs	r0, r2
 8001322:	001e      	movs	r6, r3
 8001324:	3820      	subs	r0, #32
 8001326:	40c6      	lsrs	r6, r0
 8001328:	2a20      	cmp	r2, #32
 800132a:	d005      	beq.n	8001338 <__aeabi_dadd+0x6a0>
 800132c:	2040      	movs	r0, #64	; 0x40
 800132e:	1a82      	subs	r2, r0, r2
 8001330:	4093      	lsls	r3, r2
 8001332:	464a      	mov	r2, r9
 8001334:	431a      	orrs	r2, r3
 8001336:	4691      	mov	r9, r2
 8001338:	464d      	mov	r5, r9
 800133a:	1e6b      	subs	r3, r5, #1
 800133c:	419d      	sbcs	r5, r3
 800133e:	4335      	orrs	r5, r6
 8001340:	e621      	b.n	8000f86 <__aeabi_dadd+0x2ee>
 8001342:	0002      	movs	r2, r0
 8001344:	2300      	movs	r3, #0
 8001346:	2100      	movs	r1, #0
 8001348:	e540      	b.n	8000dcc <__aeabi_dadd+0x134>
 800134a:	464a      	mov	r2, r9
 800134c:	19d5      	adds	r5, r2, r7
 800134e:	42bd      	cmp	r5, r7
 8001350:	4189      	sbcs	r1, r1
 8001352:	4463      	add	r3, ip
 8001354:	4698      	mov	r8, r3
 8001356:	4249      	negs	r1, r1
 8001358:	4488      	add	r8, r1
 800135a:	e5b3      	b.n	8000ec4 <__aeabi_dadd+0x22c>
 800135c:	2100      	movs	r1, #0
 800135e:	4a01      	ldr	r2, [pc, #4]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001360:	000b      	movs	r3, r1
 8001362:	e533      	b.n	8000dcc <__aeabi_dadd+0x134>
 8001364:	000007ff 	.word	0x000007ff
 8001368:	ff7fffff 	.word	0xff7fffff

0800136c <__aeabi_ddiv>:
 800136c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136e:	4657      	mov	r7, sl
 8001370:	464e      	mov	r6, r9
 8001372:	4645      	mov	r5, r8
 8001374:	46de      	mov	lr, fp
 8001376:	b5e0      	push	{r5, r6, r7, lr}
 8001378:	4681      	mov	r9, r0
 800137a:	0005      	movs	r5, r0
 800137c:	030c      	lsls	r4, r1, #12
 800137e:	0048      	lsls	r0, r1, #1
 8001380:	4692      	mov	sl, r2
 8001382:	001f      	movs	r7, r3
 8001384:	b085      	sub	sp, #20
 8001386:	0b24      	lsrs	r4, r4, #12
 8001388:	0d40      	lsrs	r0, r0, #21
 800138a:	0fce      	lsrs	r6, r1, #31
 800138c:	2800      	cmp	r0, #0
 800138e:	d059      	beq.n	8001444 <__aeabi_ddiv+0xd8>
 8001390:	4b87      	ldr	r3, [pc, #540]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001392:	4298      	cmp	r0, r3
 8001394:	d100      	bne.n	8001398 <__aeabi_ddiv+0x2c>
 8001396:	e098      	b.n	80014ca <__aeabi_ddiv+0x15e>
 8001398:	0f6b      	lsrs	r3, r5, #29
 800139a:	00e4      	lsls	r4, r4, #3
 800139c:	431c      	orrs	r4, r3
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	4323      	orrs	r3, r4
 80013a4:	4698      	mov	r8, r3
 80013a6:	4b83      	ldr	r3, [pc, #524]	; (80015b4 <__aeabi_ddiv+0x248>)
 80013a8:	00ed      	lsls	r5, r5, #3
 80013aa:	469b      	mov	fp, r3
 80013ac:	2300      	movs	r3, #0
 80013ae:	4699      	mov	r9, r3
 80013b0:	4483      	add	fp, r0
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	033c      	lsls	r4, r7, #12
 80013b6:	007b      	lsls	r3, r7, #1
 80013b8:	4650      	mov	r0, sl
 80013ba:	0b24      	lsrs	r4, r4, #12
 80013bc:	0d5b      	lsrs	r3, r3, #21
 80013be:	0fff      	lsrs	r7, r7, #31
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d067      	beq.n	8001494 <__aeabi_ddiv+0x128>
 80013c4:	4a7a      	ldr	r2, [pc, #488]	; (80015b0 <__aeabi_ddiv+0x244>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d018      	beq.n	80013fc <__aeabi_ddiv+0x90>
 80013ca:	497a      	ldr	r1, [pc, #488]	; (80015b4 <__aeabi_ddiv+0x248>)
 80013cc:	0f42      	lsrs	r2, r0, #29
 80013ce:	468c      	mov	ip, r1
 80013d0:	00e4      	lsls	r4, r4, #3
 80013d2:	4659      	mov	r1, fp
 80013d4:	4314      	orrs	r4, r2
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	4463      	add	r3, ip
 80013da:	0412      	lsls	r2, r2, #16
 80013dc:	1acb      	subs	r3, r1, r3
 80013de:	4314      	orrs	r4, r2
 80013e0:	469b      	mov	fp, r3
 80013e2:	00c2      	lsls	r2, r0, #3
 80013e4:	2000      	movs	r0, #0
 80013e6:	0033      	movs	r3, r6
 80013e8:	407b      	eors	r3, r7
 80013ea:	469a      	mov	sl, r3
 80013ec:	464b      	mov	r3, r9
 80013ee:	2b0f      	cmp	r3, #15
 80013f0:	d900      	bls.n	80013f4 <__aeabi_ddiv+0x88>
 80013f2:	e0ef      	b.n	80015d4 <__aeabi_ddiv+0x268>
 80013f4:	4970      	ldr	r1, [pc, #448]	; (80015b8 <__aeabi_ddiv+0x24c>)
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	58cb      	ldr	r3, [r1, r3]
 80013fa:	469f      	mov	pc, r3
 80013fc:	4b6f      	ldr	r3, [pc, #444]	; (80015bc <__aeabi_ddiv+0x250>)
 80013fe:	4652      	mov	r2, sl
 8001400:	469c      	mov	ip, r3
 8001402:	4322      	orrs	r2, r4
 8001404:	44e3      	add	fp, ip
 8001406:	2a00      	cmp	r2, #0
 8001408:	d000      	beq.n	800140c <__aeabi_ddiv+0xa0>
 800140a:	e095      	b.n	8001538 <__aeabi_ddiv+0x1cc>
 800140c:	4649      	mov	r1, r9
 800140e:	2302      	movs	r3, #2
 8001410:	4319      	orrs	r1, r3
 8001412:	4689      	mov	r9, r1
 8001414:	2400      	movs	r4, #0
 8001416:	2002      	movs	r0, #2
 8001418:	e7e5      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 800141a:	2300      	movs	r3, #0
 800141c:	2400      	movs	r4, #0
 800141e:	2500      	movs	r5, #0
 8001420:	4652      	mov	r2, sl
 8001422:	051b      	lsls	r3, r3, #20
 8001424:	4323      	orrs	r3, r4
 8001426:	07d2      	lsls	r2, r2, #31
 8001428:	4313      	orrs	r3, r2
 800142a:	0028      	movs	r0, r5
 800142c:	0019      	movs	r1, r3
 800142e:	b005      	add	sp, #20
 8001430:	bcf0      	pop	{r4, r5, r6, r7}
 8001432:	46bb      	mov	fp, r7
 8001434:	46b2      	mov	sl, r6
 8001436:	46a9      	mov	r9, r5
 8001438:	46a0      	mov	r8, r4
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143c:	2400      	movs	r4, #0
 800143e:	2500      	movs	r5, #0
 8001440:	4b5b      	ldr	r3, [pc, #364]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001442:	e7ed      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001444:	464b      	mov	r3, r9
 8001446:	4323      	orrs	r3, r4
 8001448:	4698      	mov	r8, r3
 800144a:	d100      	bne.n	800144e <__aeabi_ddiv+0xe2>
 800144c:	e089      	b.n	8001562 <__aeabi_ddiv+0x1f6>
 800144e:	2c00      	cmp	r4, #0
 8001450:	d100      	bne.n	8001454 <__aeabi_ddiv+0xe8>
 8001452:	e1e0      	b.n	8001816 <__aeabi_ddiv+0x4aa>
 8001454:	0020      	movs	r0, r4
 8001456:	f000 fd43 	bl	8001ee0 <__clzsi2>
 800145a:	0001      	movs	r1, r0
 800145c:	0002      	movs	r2, r0
 800145e:	390b      	subs	r1, #11
 8001460:	231d      	movs	r3, #29
 8001462:	1a5b      	subs	r3, r3, r1
 8001464:	4649      	mov	r1, r9
 8001466:	0010      	movs	r0, r2
 8001468:	40d9      	lsrs	r1, r3
 800146a:	3808      	subs	r0, #8
 800146c:	4084      	lsls	r4, r0
 800146e:	000b      	movs	r3, r1
 8001470:	464d      	mov	r5, r9
 8001472:	4323      	orrs	r3, r4
 8001474:	4698      	mov	r8, r3
 8001476:	4085      	lsls	r5, r0
 8001478:	4851      	ldr	r0, [pc, #324]	; (80015c0 <__aeabi_ddiv+0x254>)
 800147a:	033c      	lsls	r4, r7, #12
 800147c:	1a83      	subs	r3, r0, r2
 800147e:	469b      	mov	fp, r3
 8001480:	2300      	movs	r3, #0
 8001482:	4699      	mov	r9, r3
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	007b      	lsls	r3, r7, #1
 8001488:	4650      	mov	r0, sl
 800148a:	0b24      	lsrs	r4, r4, #12
 800148c:	0d5b      	lsrs	r3, r3, #21
 800148e:	0fff      	lsrs	r7, r7, #31
 8001490:	2b00      	cmp	r3, #0
 8001492:	d197      	bne.n	80013c4 <__aeabi_ddiv+0x58>
 8001494:	4652      	mov	r2, sl
 8001496:	4322      	orrs	r2, r4
 8001498:	d055      	beq.n	8001546 <__aeabi_ddiv+0x1da>
 800149a:	2c00      	cmp	r4, #0
 800149c:	d100      	bne.n	80014a0 <__aeabi_ddiv+0x134>
 800149e:	e1ca      	b.n	8001836 <__aeabi_ddiv+0x4ca>
 80014a0:	0020      	movs	r0, r4
 80014a2:	f000 fd1d 	bl	8001ee0 <__clzsi2>
 80014a6:	0002      	movs	r2, r0
 80014a8:	3a0b      	subs	r2, #11
 80014aa:	231d      	movs	r3, #29
 80014ac:	0001      	movs	r1, r0
 80014ae:	1a9b      	subs	r3, r3, r2
 80014b0:	4652      	mov	r2, sl
 80014b2:	3908      	subs	r1, #8
 80014b4:	40da      	lsrs	r2, r3
 80014b6:	408c      	lsls	r4, r1
 80014b8:	4314      	orrs	r4, r2
 80014ba:	4652      	mov	r2, sl
 80014bc:	408a      	lsls	r2, r1
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <__aeabi_ddiv+0x258>)
 80014c0:	4458      	add	r0, fp
 80014c2:	469b      	mov	fp, r3
 80014c4:	4483      	add	fp, r0
 80014c6:	2000      	movs	r0, #0
 80014c8:	e78d      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 80014ca:	464b      	mov	r3, r9
 80014cc:	4323      	orrs	r3, r4
 80014ce:	4698      	mov	r8, r3
 80014d0:	d140      	bne.n	8001554 <__aeabi_ddiv+0x1e8>
 80014d2:	2308      	movs	r3, #8
 80014d4:	4699      	mov	r9, r3
 80014d6:	3b06      	subs	r3, #6
 80014d8:	2500      	movs	r5, #0
 80014da:	4683      	mov	fp, r0
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	e769      	b.n	80013b4 <__aeabi_ddiv+0x48>
 80014e0:	46b2      	mov	sl, r6
 80014e2:	9b00      	ldr	r3, [sp, #0]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d0a9      	beq.n	800143c <__aeabi_ddiv+0xd0>
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d100      	bne.n	80014ee <__aeabi_ddiv+0x182>
 80014ec:	e211      	b.n	8001912 <__aeabi_ddiv+0x5a6>
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d093      	beq.n	800141a <__aeabi_ddiv+0xae>
 80014f2:	4a35      	ldr	r2, [pc, #212]	; (80015c8 <__aeabi_ddiv+0x25c>)
 80014f4:	445a      	add	r2, fp
 80014f6:	2a00      	cmp	r2, #0
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x190>
 80014fa:	e13c      	b.n	8001776 <__aeabi_ddiv+0x40a>
 80014fc:	076b      	lsls	r3, r5, #29
 80014fe:	d000      	beq.n	8001502 <__aeabi_ddiv+0x196>
 8001500:	e1a7      	b.n	8001852 <__aeabi_ddiv+0x4e6>
 8001502:	08ed      	lsrs	r5, r5, #3
 8001504:	4643      	mov	r3, r8
 8001506:	01db      	lsls	r3, r3, #7
 8001508:	d506      	bpl.n	8001518 <__aeabi_ddiv+0x1ac>
 800150a:	4642      	mov	r2, r8
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <__aeabi_ddiv+0x260>)
 800150e:	401a      	ands	r2, r3
 8001510:	4690      	mov	r8, r2
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	00d2      	lsls	r2, r2, #3
 8001516:	445a      	add	r2, fp
 8001518:	4b2d      	ldr	r3, [pc, #180]	; (80015d0 <__aeabi_ddiv+0x264>)
 800151a:	429a      	cmp	r2, r3
 800151c:	dc8e      	bgt.n	800143c <__aeabi_ddiv+0xd0>
 800151e:	4643      	mov	r3, r8
 8001520:	0552      	lsls	r2, r2, #21
 8001522:	0758      	lsls	r0, r3, #29
 8001524:	025c      	lsls	r4, r3, #9
 8001526:	4305      	orrs	r5, r0
 8001528:	0b24      	lsrs	r4, r4, #12
 800152a:	0d53      	lsrs	r3, r2, #21
 800152c:	e778      	b.n	8001420 <__aeabi_ddiv+0xb4>
 800152e:	46ba      	mov	sl, r7
 8001530:	46a0      	mov	r8, r4
 8001532:	0015      	movs	r5, r2
 8001534:	9000      	str	r0, [sp, #0]
 8001536:	e7d4      	b.n	80014e2 <__aeabi_ddiv+0x176>
 8001538:	464a      	mov	r2, r9
 800153a:	2303      	movs	r3, #3
 800153c:	431a      	orrs	r2, r3
 800153e:	4691      	mov	r9, r2
 8001540:	2003      	movs	r0, #3
 8001542:	4652      	mov	r2, sl
 8001544:	e74f      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 8001546:	4649      	mov	r1, r9
 8001548:	2301      	movs	r3, #1
 800154a:	4319      	orrs	r1, r3
 800154c:	4689      	mov	r9, r1
 800154e:	2400      	movs	r4, #0
 8001550:	2001      	movs	r0, #1
 8001552:	e748      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 8001554:	230c      	movs	r3, #12
 8001556:	4699      	mov	r9, r3
 8001558:	3b09      	subs	r3, #9
 800155a:	46a0      	mov	r8, r4
 800155c:	4683      	mov	fp, r0
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	e728      	b.n	80013b4 <__aeabi_ddiv+0x48>
 8001562:	2304      	movs	r3, #4
 8001564:	4699      	mov	r9, r3
 8001566:	2300      	movs	r3, #0
 8001568:	469b      	mov	fp, r3
 800156a:	3301      	adds	r3, #1
 800156c:	2500      	movs	r5, #0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	e720      	b.n	80013b4 <__aeabi_ddiv+0x48>
 8001572:	2300      	movs	r3, #0
 8001574:	2480      	movs	r4, #128	; 0x80
 8001576:	469a      	mov	sl, r3
 8001578:	2500      	movs	r5, #0
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <__aeabi_ddiv+0x244>)
 800157c:	0324      	lsls	r4, r4, #12
 800157e:	e74f      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	4641      	mov	r1, r8
 8001584:	031b      	lsls	r3, r3, #12
 8001586:	4219      	tst	r1, r3
 8001588:	d008      	beq.n	800159c <__aeabi_ddiv+0x230>
 800158a:	421c      	tst	r4, r3
 800158c:	d106      	bne.n	800159c <__aeabi_ddiv+0x230>
 800158e:	431c      	orrs	r4, r3
 8001590:	0324      	lsls	r4, r4, #12
 8001592:	46ba      	mov	sl, r7
 8001594:	0015      	movs	r5, r2
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001598:	0b24      	lsrs	r4, r4, #12
 800159a:	e741      	b.n	8001420 <__aeabi_ddiv+0xb4>
 800159c:	2480      	movs	r4, #128	; 0x80
 800159e:	4643      	mov	r3, r8
 80015a0:	0324      	lsls	r4, r4, #12
 80015a2:	431c      	orrs	r4, r3
 80015a4:	0324      	lsls	r4, r4, #12
 80015a6:	46b2      	mov	sl, r6
 80015a8:	4b01      	ldr	r3, [pc, #4]	; (80015b0 <__aeabi_ddiv+0x244>)
 80015aa:	0b24      	lsrs	r4, r4, #12
 80015ac:	e738      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	000007ff 	.word	0x000007ff
 80015b4:	fffffc01 	.word	0xfffffc01
 80015b8:	0800b27c 	.word	0x0800b27c
 80015bc:	fffff801 	.word	0xfffff801
 80015c0:	fffffc0d 	.word	0xfffffc0d
 80015c4:	000003f3 	.word	0x000003f3
 80015c8:	000003ff 	.word	0x000003ff
 80015cc:	feffffff 	.word	0xfeffffff
 80015d0:	000007fe 	.word	0x000007fe
 80015d4:	4544      	cmp	r4, r8
 80015d6:	d200      	bcs.n	80015da <__aeabi_ddiv+0x26e>
 80015d8:	e116      	b.n	8001808 <__aeabi_ddiv+0x49c>
 80015da:	d100      	bne.n	80015de <__aeabi_ddiv+0x272>
 80015dc:	e111      	b.n	8001802 <__aeabi_ddiv+0x496>
 80015de:	2301      	movs	r3, #1
 80015e0:	425b      	negs	r3, r3
 80015e2:	469c      	mov	ip, r3
 80015e4:	002e      	movs	r6, r5
 80015e6:	4640      	mov	r0, r8
 80015e8:	2500      	movs	r5, #0
 80015ea:	44e3      	add	fp, ip
 80015ec:	0223      	lsls	r3, r4, #8
 80015ee:	0e14      	lsrs	r4, r2, #24
 80015f0:	431c      	orrs	r4, r3
 80015f2:	0c1b      	lsrs	r3, r3, #16
 80015f4:	4699      	mov	r9, r3
 80015f6:	0423      	lsls	r3, r4, #16
 80015f8:	0c1f      	lsrs	r7, r3, #16
 80015fa:	0212      	lsls	r2, r2, #8
 80015fc:	4649      	mov	r1, r9
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	9701      	str	r7, [sp, #4]
 8001602:	f7fe fe07 	bl	8000214 <__aeabi_uidivmod>
 8001606:	0002      	movs	r2, r0
 8001608:	437a      	muls	r2, r7
 800160a:	040b      	lsls	r3, r1, #16
 800160c:	0c31      	lsrs	r1, r6, #16
 800160e:	4680      	mov	r8, r0
 8001610:	4319      	orrs	r1, r3
 8001612:	428a      	cmp	r2, r1
 8001614:	d90b      	bls.n	800162e <__aeabi_ddiv+0x2c2>
 8001616:	2301      	movs	r3, #1
 8001618:	425b      	negs	r3, r3
 800161a:	469c      	mov	ip, r3
 800161c:	1909      	adds	r1, r1, r4
 800161e:	44e0      	add	r8, ip
 8001620:	428c      	cmp	r4, r1
 8001622:	d804      	bhi.n	800162e <__aeabi_ddiv+0x2c2>
 8001624:	428a      	cmp	r2, r1
 8001626:	d902      	bls.n	800162e <__aeabi_ddiv+0x2c2>
 8001628:	1e83      	subs	r3, r0, #2
 800162a:	4698      	mov	r8, r3
 800162c:	1909      	adds	r1, r1, r4
 800162e:	1a88      	subs	r0, r1, r2
 8001630:	4649      	mov	r1, r9
 8001632:	f7fe fdef 	bl	8000214 <__aeabi_uidivmod>
 8001636:	0409      	lsls	r1, r1, #16
 8001638:	468c      	mov	ip, r1
 800163a:	0431      	lsls	r1, r6, #16
 800163c:	4666      	mov	r6, ip
 800163e:	9a01      	ldr	r2, [sp, #4]
 8001640:	0c09      	lsrs	r1, r1, #16
 8001642:	4342      	muls	r2, r0
 8001644:	0003      	movs	r3, r0
 8001646:	4331      	orrs	r1, r6
 8001648:	428a      	cmp	r2, r1
 800164a:	d904      	bls.n	8001656 <__aeabi_ddiv+0x2ea>
 800164c:	1909      	adds	r1, r1, r4
 800164e:	3b01      	subs	r3, #1
 8001650:	428c      	cmp	r4, r1
 8001652:	d800      	bhi.n	8001656 <__aeabi_ddiv+0x2ea>
 8001654:	e111      	b.n	800187a <__aeabi_ddiv+0x50e>
 8001656:	1a89      	subs	r1, r1, r2
 8001658:	4642      	mov	r2, r8
 800165a:	9e00      	ldr	r6, [sp, #0]
 800165c:	0412      	lsls	r2, r2, #16
 800165e:	431a      	orrs	r2, r3
 8001660:	0c33      	lsrs	r3, r6, #16
 8001662:	001f      	movs	r7, r3
 8001664:	0c10      	lsrs	r0, r2, #16
 8001666:	4690      	mov	r8, r2
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	0413      	lsls	r3, r2, #16
 800166c:	0432      	lsls	r2, r6, #16
 800166e:	0c16      	lsrs	r6, r2, #16
 8001670:	0032      	movs	r2, r6
 8001672:	0c1b      	lsrs	r3, r3, #16
 8001674:	435a      	muls	r2, r3
 8001676:	9603      	str	r6, [sp, #12]
 8001678:	437b      	muls	r3, r7
 800167a:	4346      	muls	r6, r0
 800167c:	4378      	muls	r0, r7
 800167e:	0c17      	lsrs	r7, r2, #16
 8001680:	46bc      	mov	ip, r7
 8001682:	199b      	adds	r3, r3, r6
 8001684:	4463      	add	r3, ip
 8001686:	429e      	cmp	r6, r3
 8001688:	d903      	bls.n	8001692 <__aeabi_ddiv+0x326>
 800168a:	2680      	movs	r6, #128	; 0x80
 800168c:	0276      	lsls	r6, r6, #9
 800168e:	46b4      	mov	ip, r6
 8001690:	4460      	add	r0, ip
 8001692:	0c1e      	lsrs	r6, r3, #16
 8001694:	1830      	adds	r0, r6, r0
 8001696:	0416      	lsls	r6, r2, #16
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	0c36      	lsrs	r6, r6, #16
 800169c:	199e      	adds	r6, r3, r6
 800169e:	4281      	cmp	r1, r0
 80016a0:	d200      	bcs.n	80016a4 <__aeabi_ddiv+0x338>
 80016a2:	e09c      	b.n	80017de <__aeabi_ddiv+0x472>
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x33c>
 80016a6:	e097      	b.n	80017d8 <__aeabi_ddiv+0x46c>
 80016a8:	1bae      	subs	r6, r5, r6
 80016aa:	1a09      	subs	r1, r1, r0
 80016ac:	42b5      	cmp	r5, r6
 80016ae:	4180      	sbcs	r0, r0
 80016b0:	4240      	negs	r0, r0
 80016b2:	1a08      	subs	r0, r1, r0
 80016b4:	4284      	cmp	r4, r0
 80016b6:	d100      	bne.n	80016ba <__aeabi_ddiv+0x34e>
 80016b8:	e111      	b.n	80018de <__aeabi_ddiv+0x572>
 80016ba:	4649      	mov	r1, r9
 80016bc:	f7fe fdaa 	bl	8000214 <__aeabi_uidivmod>
 80016c0:	9a01      	ldr	r2, [sp, #4]
 80016c2:	040b      	lsls	r3, r1, #16
 80016c4:	4342      	muls	r2, r0
 80016c6:	0c31      	lsrs	r1, r6, #16
 80016c8:	0005      	movs	r5, r0
 80016ca:	4319      	orrs	r1, r3
 80016cc:	428a      	cmp	r2, r1
 80016ce:	d907      	bls.n	80016e0 <__aeabi_ddiv+0x374>
 80016d0:	1909      	adds	r1, r1, r4
 80016d2:	3d01      	subs	r5, #1
 80016d4:	428c      	cmp	r4, r1
 80016d6:	d803      	bhi.n	80016e0 <__aeabi_ddiv+0x374>
 80016d8:	428a      	cmp	r2, r1
 80016da:	d901      	bls.n	80016e0 <__aeabi_ddiv+0x374>
 80016dc:	1e85      	subs	r5, r0, #2
 80016de:	1909      	adds	r1, r1, r4
 80016e0:	1a88      	subs	r0, r1, r2
 80016e2:	4649      	mov	r1, r9
 80016e4:	f7fe fd96 	bl	8000214 <__aeabi_uidivmod>
 80016e8:	0409      	lsls	r1, r1, #16
 80016ea:	468c      	mov	ip, r1
 80016ec:	0431      	lsls	r1, r6, #16
 80016ee:	4666      	mov	r6, ip
 80016f0:	9a01      	ldr	r2, [sp, #4]
 80016f2:	0c09      	lsrs	r1, r1, #16
 80016f4:	4342      	muls	r2, r0
 80016f6:	0003      	movs	r3, r0
 80016f8:	4331      	orrs	r1, r6
 80016fa:	428a      	cmp	r2, r1
 80016fc:	d907      	bls.n	800170e <__aeabi_ddiv+0x3a2>
 80016fe:	1909      	adds	r1, r1, r4
 8001700:	3b01      	subs	r3, #1
 8001702:	428c      	cmp	r4, r1
 8001704:	d803      	bhi.n	800170e <__aeabi_ddiv+0x3a2>
 8001706:	428a      	cmp	r2, r1
 8001708:	d901      	bls.n	800170e <__aeabi_ddiv+0x3a2>
 800170a:	1e83      	subs	r3, r0, #2
 800170c:	1909      	adds	r1, r1, r4
 800170e:	9e03      	ldr	r6, [sp, #12]
 8001710:	1a89      	subs	r1, r1, r2
 8001712:	0032      	movs	r2, r6
 8001714:	042d      	lsls	r5, r5, #16
 8001716:	431d      	orrs	r5, r3
 8001718:	9f02      	ldr	r7, [sp, #8]
 800171a:	042b      	lsls	r3, r5, #16
 800171c:	0c1b      	lsrs	r3, r3, #16
 800171e:	435a      	muls	r2, r3
 8001720:	437b      	muls	r3, r7
 8001722:	469c      	mov	ip, r3
 8001724:	0c28      	lsrs	r0, r5, #16
 8001726:	4346      	muls	r6, r0
 8001728:	0c13      	lsrs	r3, r2, #16
 800172a:	44b4      	add	ip, r6
 800172c:	4463      	add	r3, ip
 800172e:	4378      	muls	r0, r7
 8001730:	429e      	cmp	r6, r3
 8001732:	d903      	bls.n	800173c <__aeabi_ddiv+0x3d0>
 8001734:	2680      	movs	r6, #128	; 0x80
 8001736:	0276      	lsls	r6, r6, #9
 8001738:	46b4      	mov	ip, r6
 800173a:	4460      	add	r0, ip
 800173c:	0c1e      	lsrs	r6, r3, #16
 800173e:	0412      	lsls	r2, r2, #16
 8001740:	041b      	lsls	r3, r3, #16
 8001742:	0c12      	lsrs	r2, r2, #16
 8001744:	1830      	adds	r0, r6, r0
 8001746:	189b      	adds	r3, r3, r2
 8001748:	4281      	cmp	r1, r0
 800174a:	d306      	bcc.n	800175a <__aeabi_ddiv+0x3ee>
 800174c:	d002      	beq.n	8001754 <__aeabi_ddiv+0x3e8>
 800174e:	2301      	movs	r3, #1
 8001750:	431d      	orrs	r5, r3
 8001752:	e6ce      	b.n	80014f2 <__aeabi_ddiv+0x186>
 8001754:	2b00      	cmp	r3, #0
 8001756:	d100      	bne.n	800175a <__aeabi_ddiv+0x3ee>
 8001758:	e6cb      	b.n	80014f2 <__aeabi_ddiv+0x186>
 800175a:	1861      	adds	r1, r4, r1
 800175c:	1e6e      	subs	r6, r5, #1
 800175e:	42a1      	cmp	r1, r4
 8001760:	d200      	bcs.n	8001764 <__aeabi_ddiv+0x3f8>
 8001762:	e0a4      	b.n	80018ae <__aeabi_ddiv+0x542>
 8001764:	4281      	cmp	r1, r0
 8001766:	d200      	bcs.n	800176a <__aeabi_ddiv+0x3fe>
 8001768:	e0c9      	b.n	80018fe <__aeabi_ddiv+0x592>
 800176a:	d100      	bne.n	800176e <__aeabi_ddiv+0x402>
 800176c:	e0d9      	b.n	8001922 <__aeabi_ddiv+0x5b6>
 800176e:	0035      	movs	r5, r6
 8001770:	e7ed      	b.n	800174e <__aeabi_ddiv+0x3e2>
 8001772:	2501      	movs	r5, #1
 8001774:	426d      	negs	r5, r5
 8001776:	2101      	movs	r1, #1
 8001778:	1a89      	subs	r1, r1, r2
 800177a:	2938      	cmp	r1, #56	; 0x38
 800177c:	dd00      	ble.n	8001780 <__aeabi_ddiv+0x414>
 800177e:	e64c      	b.n	800141a <__aeabi_ddiv+0xae>
 8001780:	291f      	cmp	r1, #31
 8001782:	dc00      	bgt.n	8001786 <__aeabi_ddiv+0x41a>
 8001784:	e07f      	b.n	8001886 <__aeabi_ddiv+0x51a>
 8001786:	231f      	movs	r3, #31
 8001788:	425b      	negs	r3, r3
 800178a:	1a9a      	subs	r2, r3, r2
 800178c:	4643      	mov	r3, r8
 800178e:	40d3      	lsrs	r3, r2
 8001790:	2920      	cmp	r1, #32
 8001792:	d004      	beq.n	800179e <__aeabi_ddiv+0x432>
 8001794:	4644      	mov	r4, r8
 8001796:	4a65      	ldr	r2, [pc, #404]	; (800192c <__aeabi_ddiv+0x5c0>)
 8001798:	445a      	add	r2, fp
 800179a:	4094      	lsls	r4, r2
 800179c:	4325      	orrs	r5, r4
 800179e:	1e6a      	subs	r2, r5, #1
 80017a0:	4195      	sbcs	r5, r2
 80017a2:	2207      	movs	r2, #7
 80017a4:	432b      	orrs	r3, r5
 80017a6:	0015      	movs	r5, r2
 80017a8:	2400      	movs	r4, #0
 80017aa:	401d      	ands	r5, r3
 80017ac:	421a      	tst	r2, r3
 80017ae:	d100      	bne.n	80017b2 <__aeabi_ddiv+0x446>
 80017b0:	e0a1      	b.n	80018f6 <__aeabi_ddiv+0x58a>
 80017b2:	220f      	movs	r2, #15
 80017b4:	2400      	movs	r4, #0
 80017b6:	401a      	ands	r2, r3
 80017b8:	2a04      	cmp	r2, #4
 80017ba:	d100      	bne.n	80017be <__aeabi_ddiv+0x452>
 80017bc:	e098      	b.n	80018f0 <__aeabi_ddiv+0x584>
 80017be:	1d1a      	adds	r2, r3, #4
 80017c0:	429a      	cmp	r2, r3
 80017c2:	419b      	sbcs	r3, r3
 80017c4:	425b      	negs	r3, r3
 80017c6:	18e4      	adds	r4, r4, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	0222      	lsls	r2, r4, #8
 80017cc:	d400      	bmi.n	80017d0 <__aeabi_ddiv+0x464>
 80017ce:	e08f      	b.n	80018f0 <__aeabi_ddiv+0x584>
 80017d0:	2301      	movs	r3, #1
 80017d2:	2400      	movs	r4, #0
 80017d4:	2500      	movs	r5, #0
 80017d6:	e623      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80017d8:	42b5      	cmp	r5, r6
 80017da:	d300      	bcc.n	80017de <__aeabi_ddiv+0x472>
 80017dc:	e764      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 80017de:	4643      	mov	r3, r8
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	9b00      	ldr	r3, [sp, #0]
 80017e4:	469c      	mov	ip, r3
 80017e6:	4465      	add	r5, ip
 80017e8:	001f      	movs	r7, r3
 80017ea:	429d      	cmp	r5, r3
 80017ec:	419b      	sbcs	r3, r3
 80017ee:	425b      	negs	r3, r3
 80017f0:	191b      	adds	r3, r3, r4
 80017f2:	18c9      	adds	r1, r1, r3
 80017f4:	428c      	cmp	r4, r1
 80017f6:	d23a      	bcs.n	800186e <__aeabi_ddiv+0x502>
 80017f8:	4288      	cmp	r0, r1
 80017fa:	d863      	bhi.n	80018c4 <__aeabi_ddiv+0x558>
 80017fc:	d060      	beq.n	80018c0 <__aeabi_ddiv+0x554>
 80017fe:	4690      	mov	r8, r2
 8001800:	e752      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 8001802:	42aa      	cmp	r2, r5
 8001804:	d900      	bls.n	8001808 <__aeabi_ddiv+0x49c>
 8001806:	e6ea      	b.n	80015de <__aeabi_ddiv+0x272>
 8001808:	4643      	mov	r3, r8
 800180a:	07de      	lsls	r6, r3, #31
 800180c:	0858      	lsrs	r0, r3, #1
 800180e:	086b      	lsrs	r3, r5, #1
 8001810:	431e      	orrs	r6, r3
 8001812:	07ed      	lsls	r5, r5, #31
 8001814:	e6ea      	b.n	80015ec <__aeabi_ddiv+0x280>
 8001816:	4648      	mov	r0, r9
 8001818:	f000 fb62 	bl	8001ee0 <__clzsi2>
 800181c:	0001      	movs	r1, r0
 800181e:	0002      	movs	r2, r0
 8001820:	3115      	adds	r1, #21
 8001822:	3220      	adds	r2, #32
 8001824:	291c      	cmp	r1, #28
 8001826:	dc00      	bgt.n	800182a <__aeabi_ddiv+0x4be>
 8001828:	e61a      	b.n	8001460 <__aeabi_ddiv+0xf4>
 800182a:	464b      	mov	r3, r9
 800182c:	3808      	subs	r0, #8
 800182e:	4083      	lsls	r3, r0
 8001830:	2500      	movs	r5, #0
 8001832:	4698      	mov	r8, r3
 8001834:	e620      	b.n	8001478 <__aeabi_ddiv+0x10c>
 8001836:	f000 fb53 	bl	8001ee0 <__clzsi2>
 800183a:	0003      	movs	r3, r0
 800183c:	001a      	movs	r2, r3
 800183e:	3215      	adds	r2, #21
 8001840:	3020      	adds	r0, #32
 8001842:	2a1c      	cmp	r2, #28
 8001844:	dc00      	bgt.n	8001848 <__aeabi_ddiv+0x4dc>
 8001846:	e630      	b.n	80014aa <__aeabi_ddiv+0x13e>
 8001848:	4654      	mov	r4, sl
 800184a:	3b08      	subs	r3, #8
 800184c:	2200      	movs	r2, #0
 800184e:	409c      	lsls	r4, r3
 8001850:	e635      	b.n	80014be <__aeabi_ddiv+0x152>
 8001852:	230f      	movs	r3, #15
 8001854:	402b      	ands	r3, r5
 8001856:	2b04      	cmp	r3, #4
 8001858:	d100      	bne.n	800185c <__aeabi_ddiv+0x4f0>
 800185a:	e652      	b.n	8001502 <__aeabi_ddiv+0x196>
 800185c:	2305      	movs	r3, #5
 800185e:	425b      	negs	r3, r3
 8001860:	42ab      	cmp	r3, r5
 8001862:	419b      	sbcs	r3, r3
 8001864:	3504      	adds	r5, #4
 8001866:	425b      	negs	r3, r3
 8001868:	08ed      	lsrs	r5, r5, #3
 800186a:	4498      	add	r8, r3
 800186c:	e64a      	b.n	8001504 <__aeabi_ddiv+0x198>
 800186e:	428c      	cmp	r4, r1
 8001870:	d1c5      	bne.n	80017fe <__aeabi_ddiv+0x492>
 8001872:	42af      	cmp	r7, r5
 8001874:	d9c0      	bls.n	80017f8 <__aeabi_ddiv+0x48c>
 8001876:	4690      	mov	r8, r2
 8001878:	e716      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 800187a:	428a      	cmp	r2, r1
 800187c:	d800      	bhi.n	8001880 <__aeabi_ddiv+0x514>
 800187e:	e6ea      	b.n	8001656 <__aeabi_ddiv+0x2ea>
 8001880:	1e83      	subs	r3, r0, #2
 8001882:	1909      	adds	r1, r1, r4
 8001884:	e6e7      	b.n	8001656 <__aeabi_ddiv+0x2ea>
 8001886:	4a2a      	ldr	r2, [pc, #168]	; (8001930 <__aeabi_ddiv+0x5c4>)
 8001888:	0028      	movs	r0, r5
 800188a:	445a      	add	r2, fp
 800188c:	4643      	mov	r3, r8
 800188e:	4095      	lsls	r5, r2
 8001890:	4093      	lsls	r3, r2
 8001892:	40c8      	lsrs	r0, r1
 8001894:	1e6a      	subs	r2, r5, #1
 8001896:	4195      	sbcs	r5, r2
 8001898:	4644      	mov	r4, r8
 800189a:	4303      	orrs	r3, r0
 800189c:	432b      	orrs	r3, r5
 800189e:	40cc      	lsrs	r4, r1
 80018a0:	075a      	lsls	r2, r3, #29
 80018a2:	d092      	beq.n	80017ca <__aeabi_ddiv+0x45e>
 80018a4:	220f      	movs	r2, #15
 80018a6:	401a      	ands	r2, r3
 80018a8:	2a04      	cmp	r2, #4
 80018aa:	d188      	bne.n	80017be <__aeabi_ddiv+0x452>
 80018ac:	e78d      	b.n	80017ca <__aeabi_ddiv+0x45e>
 80018ae:	0035      	movs	r5, r6
 80018b0:	4281      	cmp	r1, r0
 80018b2:	d000      	beq.n	80018b6 <__aeabi_ddiv+0x54a>
 80018b4:	e74b      	b.n	800174e <__aeabi_ddiv+0x3e2>
 80018b6:	9a00      	ldr	r2, [sp, #0]
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d000      	beq.n	80018be <__aeabi_ddiv+0x552>
 80018bc:	e747      	b.n	800174e <__aeabi_ddiv+0x3e2>
 80018be:	e618      	b.n	80014f2 <__aeabi_ddiv+0x186>
 80018c0:	42ae      	cmp	r6, r5
 80018c2:	d99c      	bls.n	80017fe <__aeabi_ddiv+0x492>
 80018c4:	2302      	movs	r3, #2
 80018c6:	425b      	negs	r3, r3
 80018c8:	469c      	mov	ip, r3
 80018ca:	9b00      	ldr	r3, [sp, #0]
 80018cc:	44e0      	add	r8, ip
 80018ce:	469c      	mov	ip, r3
 80018d0:	4465      	add	r5, ip
 80018d2:	429d      	cmp	r5, r3
 80018d4:	419b      	sbcs	r3, r3
 80018d6:	425b      	negs	r3, r3
 80018d8:	191b      	adds	r3, r3, r4
 80018da:	18c9      	adds	r1, r1, r3
 80018dc:	e6e4      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 80018de:	4a15      	ldr	r2, [pc, #84]	; (8001934 <__aeabi_ddiv+0x5c8>)
 80018e0:	445a      	add	r2, fp
 80018e2:	2a00      	cmp	r2, #0
 80018e4:	dc00      	bgt.n	80018e8 <__aeabi_ddiv+0x57c>
 80018e6:	e744      	b.n	8001772 <__aeabi_ddiv+0x406>
 80018e8:	2301      	movs	r3, #1
 80018ea:	2500      	movs	r5, #0
 80018ec:	4498      	add	r8, r3
 80018ee:	e609      	b.n	8001504 <__aeabi_ddiv+0x198>
 80018f0:	0765      	lsls	r5, r4, #29
 80018f2:	0264      	lsls	r4, r4, #9
 80018f4:	0b24      	lsrs	r4, r4, #12
 80018f6:	08db      	lsrs	r3, r3, #3
 80018f8:	431d      	orrs	r5, r3
 80018fa:	2300      	movs	r3, #0
 80018fc:	e590      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80018fe:	9e00      	ldr	r6, [sp, #0]
 8001900:	3d02      	subs	r5, #2
 8001902:	0072      	lsls	r2, r6, #1
 8001904:	42b2      	cmp	r2, r6
 8001906:	41bf      	sbcs	r7, r7
 8001908:	427f      	negs	r7, r7
 800190a:	193c      	adds	r4, r7, r4
 800190c:	1909      	adds	r1, r1, r4
 800190e:	9200      	str	r2, [sp, #0]
 8001910:	e7ce      	b.n	80018b0 <__aeabi_ddiv+0x544>
 8001912:	2480      	movs	r4, #128	; 0x80
 8001914:	4643      	mov	r3, r8
 8001916:	0324      	lsls	r4, r4, #12
 8001918:	431c      	orrs	r4, r3
 800191a:	0324      	lsls	r4, r4, #12
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <__aeabi_ddiv+0x5cc>)
 800191e:	0b24      	lsrs	r4, r4, #12
 8001920:	e57e      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001922:	9a00      	ldr	r2, [sp, #0]
 8001924:	429a      	cmp	r2, r3
 8001926:	d3ea      	bcc.n	80018fe <__aeabi_ddiv+0x592>
 8001928:	0035      	movs	r5, r6
 800192a:	e7c4      	b.n	80018b6 <__aeabi_ddiv+0x54a>
 800192c:	0000043e 	.word	0x0000043e
 8001930:	0000041e 	.word	0x0000041e
 8001934:	000003ff 	.word	0x000003ff
 8001938:	000007ff 	.word	0x000007ff

0800193c <__aeabi_dmul>:
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	4657      	mov	r7, sl
 8001940:	464e      	mov	r6, r9
 8001942:	4645      	mov	r5, r8
 8001944:	46de      	mov	lr, fp
 8001946:	b5e0      	push	{r5, r6, r7, lr}
 8001948:	4698      	mov	r8, r3
 800194a:	030c      	lsls	r4, r1, #12
 800194c:	004b      	lsls	r3, r1, #1
 800194e:	0006      	movs	r6, r0
 8001950:	4692      	mov	sl, r2
 8001952:	b087      	sub	sp, #28
 8001954:	0b24      	lsrs	r4, r4, #12
 8001956:	0d5b      	lsrs	r3, r3, #21
 8001958:	0fcf      	lsrs	r7, r1, #31
 800195a:	2b00      	cmp	r3, #0
 800195c:	d06c      	beq.n	8001a38 <__aeabi_dmul+0xfc>
 800195e:	4add      	ldr	r2, [pc, #884]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d100      	bne.n	8001966 <__aeabi_dmul+0x2a>
 8001964:	e086      	b.n	8001a74 <__aeabi_dmul+0x138>
 8001966:	0f42      	lsrs	r2, r0, #29
 8001968:	00e4      	lsls	r4, r4, #3
 800196a:	4314      	orrs	r4, r2
 800196c:	2280      	movs	r2, #128	; 0x80
 800196e:	0412      	lsls	r2, r2, #16
 8001970:	4314      	orrs	r4, r2
 8001972:	4ad9      	ldr	r2, [pc, #868]	; (8001cd8 <__aeabi_dmul+0x39c>)
 8001974:	00c5      	lsls	r5, r0, #3
 8001976:	4694      	mov	ip, r2
 8001978:	4463      	add	r3, ip
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	2300      	movs	r3, #0
 800197e:	4699      	mov	r9, r3
 8001980:	469b      	mov	fp, r3
 8001982:	4643      	mov	r3, r8
 8001984:	4642      	mov	r2, r8
 8001986:	031e      	lsls	r6, r3, #12
 8001988:	0fd2      	lsrs	r2, r2, #31
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4650      	mov	r0, sl
 800198e:	4690      	mov	r8, r2
 8001990:	0b36      	lsrs	r6, r6, #12
 8001992:	0d5b      	lsrs	r3, r3, #21
 8001994:	d100      	bne.n	8001998 <__aeabi_dmul+0x5c>
 8001996:	e078      	b.n	8001a8a <__aeabi_dmul+0x14e>
 8001998:	4ace      	ldr	r2, [pc, #824]	; (8001cd4 <__aeabi_dmul+0x398>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d01d      	beq.n	80019da <__aeabi_dmul+0x9e>
 800199e:	49ce      	ldr	r1, [pc, #824]	; (8001cd8 <__aeabi_dmul+0x39c>)
 80019a0:	0f42      	lsrs	r2, r0, #29
 80019a2:	468c      	mov	ip, r1
 80019a4:	9900      	ldr	r1, [sp, #0]
 80019a6:	4463      	add	r3, ip
 80019a8:	00f6      	lsls	r6, r6, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4316      	orrs	r6, r2
 80019ae:	2280      	movs	r2, #128	; 0x80
 80019b0:	449c      	add	ip, r3
 80019b2:	0412      	lsls	r2, r2, #16
 80019b4:	4663      	mov	r3, ip
 80019b6:	4316      	orrs	r6, r2
 80019b8:	00c2      	lsls	r2, r0, #3
 80019ba:	2000      	movs	r0, #0
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	9900      	ldr	r1, [sp, #0]
 80019c0:	4643      	mov	r3, r8
 80019c2:	3101      	adds	r1, #1
 80019c4:	468c      	mov	ip, r1
 80019c6:	4649      	mov	r1, r9
 80019c8:	407b      	eors	r3, r7
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	290f      	cmp	r1, #15
 80019ce:	d900      	bls.n	80019d2 <__aeabi_dmul+0x96>
 80019d0:	e07e      	b.n	8001ad0 <__aeabi_dmul+0x194>
 80019d2:	4bc2      	ldr	r3, [pc, #776]	; (8001cdc <__aeabi_dmul+0x3a0>)
 80019d4:	0089      	lsls	r1, r1, #2
 80019d6:	5859      	ldr	r1, [r3, r1]
 80019d8:	468f      	mov	pc, r1
 80019da:	4652      	mov	r2, sl
 80019dc:	9b00      	ldr	r3, [sp, #0]
 80019de:	4332      	orrs	r2, r6
 80019e0:	d000      	beq.n	80019e4 <__aeabi_dmul+0xa8>
 80019e2:	e156      	b.n	8001c92 <__aeabi_dmul+0x356>
 80019e4:	49bb      	ldr	r1, [pc, #748]	; (8001cd4 <__aeabi_dmul+0x398>)
 80019e6:	2600      	movs	r6, #0
 80019e8:	468c      	mov	ip, r1
 80019ea:	4463      	add	r3, ip
 80019ec:	4649      	mov	r1, r9
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2302      	movs	r3, #2
 80019f2:	4319      	orrs	r1, r3
 80019f4:	4689      	mov	r9, r1
 80019f6:	2002      	movs	r0, #2
 80019f8:	e7e1      	b.n	80019be <__aeabi_dmul+0x82>
 80019fa:	4643      	mov	r3, r8
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	0034      	movs	r4, r6
 8001a00:	0015      	movs	r5, r2
 8001a02:	4683      	mov	fp, r0
 8001a04:	465b      	mov	r3, fp
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d05e      	beq.n	8001ac8 <__aeabi_dmul+0x18c>
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dmul+0xd4>
 8001a0e:	e1f3      	b.n	8001df8 <__aeabi_dmul+0x4bc>
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d000      	beq.n	8001a16 <__aeabi_dmul+0xda>
 8001a14:	e118      	b.n	8001c48 <__aeabi_dmul+0x30c>
 8001a16:	2200      	movs	r2, #0
 8001a18:	2400      	movs	r4, #0
 8001a1a:	2500      	movs	r5, #0
 8001a1c:	9b01      	ldr	r3, [sp, #4]
 8001a1e:	0512      	lsls	r2, r2, #20
 8001a20:	4322      	orrs	r2, r4
 8001a22:	07db      	lsls	r3, r3, #31
 8001a24:	431a      	orrs	r2, r3
 8001a26:	0028      	movs	r0, r5
 8001a28:	0011      	movs	r1, r2
 8001a2a:	b007      	add	sp, #28
 8001a2c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a2e:	46bb      	mov	fp, r7
 8001a30:	46b2      	mov	sl, r6
 8001a32:	46a9      	mov	r9, r5
 8001a34:	46a0      	mov	r8, r4
 8001a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a38:	0025      	movs	r5, r4
 8001a3a:	4305      	orrs	r5, r0
 8001a3c:	d100      	bne.n	8001a40 <__aeabi_dmul+0x104>
 8001a3e:	e141      	b.n	8001cc4 <__aeabi_dmul+0x388>
 8001a40:	2c00      	cmp	r4, #0
 8001a42:	d100      	bne.n	8001a46 <__aeabi_dmul+0x10a>
 8001a44:	e1ad      	b.n	8001da2 <__aeabi_dmul+0x466>
 8001a46:	0020      	movs	r0, r4
 8001a48:	f000 fa4a 	bl	8001ee0 <__clzsi2>
 8001a4c:	0001      	movs	r1, r0
 8001a4e:	0002      	movs	r2, r0
 8001a50:	390b      	subs	r1, #11
 8001a52:	231d      	movs	r3, #29
 8001a54:	0010      	movs	r0, r2
 8001a56:	1a5b      	subs	r3, r3, r1
 8001a58:	0031      	movs	r1, r6
 8001a5a:	0035      	movs	r5, r6
 8001a5c:	3808      	subs	r0, #8
 8001a5e:	4084      	lsls	r4, r0
 8001a60:	40d9      	lsrs	r1, r3
 8001a62:	4085      	lsls	r5, r0
 8001a64:	430c      	orrs	r4, r1
 8001a66:	489e      	ldr	r0, [pc, #632]	; (8001ce0 <__aeabi_dmul+0x3a4>)
 8001a68:	1a83      	subs	r3, r0, r2
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	4699      	mov	r9, r3
 8001a70:	469b      	mov	fp, r3
 8001a72:	e786      	b.n	8001982 <__aeabi_dmul+0x46>
 8001a74:	0005      	movs	r5, r0
 8001a76:	4325      	orrs	r5, r4
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dmul+0x140>
 8001a7a:	e11c      	b.n	8001cb6 <__aeabi_dmul+0x37a>
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2302      	movs	r3, #2
 8001a82:	2400      	movs	r4, #0
 8001a84:	4691      	mov	r9, r2
 8001a86:	469b      	mov	fp, r3
 8001a88:	e77b      	b.n	8001982 <__aeabi_dmul+0x46>
 8001a8a:	4652      	mov	r2, sl
 8001a8c:	4332      	orrs	r2, r6
 8001a8e:	d100      	bne.n	8001a92 <__aeabi_dmul+0x156>
 8001a90:	e10a      	b.n	8001ca8 <__aeabi_dmul+0x36c>
 8001a92:	2e00      	cmp	r6, #0
 8001a94:	d100      	bne.n	8001a98 <__aeabi_dmul+0x15c>
 8001a96:	e176      	b.n	8001d86 <__aeabi_dmul+0x44a>
 8001a98:	0030      	movs	r0, r6
 8001a9a:	f000 fa21 	bl	8001ee0 <__clzsi2>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	3a0b      	subs	r2, #11
 8001aa2:	231d      	movs	r3, #29
 8001aa4:	0001      	movs	r1, r0
 8001aa6:	1a9b      	subs	r3, r3, r2
 8001aa8:	4652      	mov	r2, sl
 8001aaa:	3908      	subs	r1, #8
 8001aac:	40da      	lsrs	r2, r3
 8001aae:	408e      	lsls	r6, r1
 8001ab0:	4316      	orrs	r6, r2
 8001ab2:	4652      	mov	r2, sl
 8001ab4:	408a      	lsls	r2, r1
 8001ab6:	9b00      	ldr	r3, [sp, #0]
 8001ab8:	4989      	ldr	r1, [pc, #548]	; (8001ce0 <__aeabi_dmul+0x3a4>)
 8001aba:	1a18      	subs	r0, r3, r0
 8001abc:	0003      	movs	r3, r0
 8001abe:	468c      	mov	ip, r1
 8001ac0:	4463      	add	r3, ip
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	e77a      	b.n	80019be <__aeabi_dmul+0x82>
 8001ac8:	2400      	movs	r4, #0
 8001aca:	2500      	movs	r5, #0
 8001acc:	4a81      	ldr	r2, [pc, #516]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001ace:	e7a5      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001ad0:	0c2f      	lsrs	r7, r5, #16
 8001ad2:	042d      	lsls	r5, r5, #16
 8001ad4:	0c2d      	lsrs	r5, r5, #16
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	0c11      	lsrs	r1, r2, #16
 8001ada:	0412      	lsls	r2, r2, #16
 8001adc:	0c12      	lsrs	r2, r2, #16
 8001ade:	4353      	muls	r3, r2
 8001ae0:	4698      	mov	r8, r3
 8001ae2:	0013      	movs	r3, r2
 8001ae4:	0028      	movs	r0, r5
 8001ae6:	437b      	muls	r3, r7
 8001ae8:	4699      	mov	r9, r3
 8001aea:	4348      	muls	r0, r1
 8001aec:	4448      	add	r0, r9
 8001aee:	4683      	mov	fp, r0
 8001af0:	4640      	mov	r0, r8
 8001af2:	000b      	movs	r3, r1
 8001af4:	0c00      	lsrs	r0, r0, #16
 8001af6:	4682      	mov	sl, r0
 8001af8:	4658      	mov	r0, fp
 8001afa:	437b      	muls	r3, r7
 8001afc:	4450      	add	r0, sl
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	4581      	cmp	r9, r0
 8001b02:	d906      	bls.n	8001b12 <__aeabi_dmul+0x1d6>
 8001b04:	469a      	mov	sl, r3
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	025b      	lsls	r3, r3, #9
 8001b0a:	4699      	mov	r9, r3
 8001b0c:	44ca      	add	sl, r9
 8001b0e:	4653      	mov	r3, sl
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	0c03      	lsrs	r3, r0, #16
 8001b14:	469b      	mov	fp, r3
 8001b16:	4643      	mov	r3, r8
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	0400      	lsls	r0, r0, #16
 8001b1c:	0c1b      	lsrs	r3, r3, #16
 8001b1e:	4698      	mov	r8, r3
 8001b20:	0003      	movs	r3, r0
 8001b22:	4443      	add	r3, r8
 8001b24:	9304      	str	r3, [sp, #16]
 8001b26:	0c33      	lsrs	r3, r6, #16
 8001b28:	4699      	mov	r9, r3
 8001b2a:	002b      	movs	r3, r5
 8001b2c:	0436      	lsls	r6, r6, #16
 8001b2e:	0c36      	lsrs	r6, r6, #16
 8001b30:	4373      	muls	r3, r6
 8001b32:	4698      	mov	r8, r3
 8001b34:	0033      	movs	r3, r6
 8001b36:	437b      	muls	r3, r7
 8001b38:	469a      	mov	sl, r3
 8001b3a:	464b      	mov	r3, r9
 8001b3c:	435d      	muls	r5, r3
 8001b3e:	435f      	muls	r7, r3
 8001b40:	4643      	mov	r3, r8
 8001b42:	4455      	add	r5, sl
 8001b44:	0c18      	lsrs	r0, r3, #16
 8001b46:	1940      	adds	r0, r0, r5
 8001b48:	4582      	cmp	sl, r0
 8001b4a:	d903      	bls.n	8001b54 <__aeabi_dmul+0x218>
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	469a      	mov	sl, r3
 8001b52:	4457      	add	r7, sl
 8001b54:	0c05      	lsrs	r5, r0, #16
 8001b56:	19eb      	adds	r3, r5, r7
 8001b58:	9305      	str	r3, [sp, #20]
 8001b5a:	4643      	mov	r3, r8
 8001b5c:	041d      	lsls	r5, r3, #16
 8001b5e:	0c2d      	lsrs	r5, r5, #16
 8001b60:	0400      	lsls	r0, r0, #16
 8001b62:	1940      	adds	r0, r0, r5
 8001b64:	0c25      	lsrs	r5, r4, #16
 8001b66:	0424      	lsls	r4, r4, #16
 8001b68:	0c24      	lsrs	r4, r4, #16
 8001b6a:	0027      	movs	r7, r4
 8001b6c:	4357      	muls	r7, r2
 8001b6e:	436a      	muls	r2, r5
 8001b70:	4690      	mov	r8, r2
 8001b72:	002a      	movs	r2, r5
 8001b74:	0c3b      	lsrs	r3, r7, #16
 8001b76:	469a      	mov	sl, r3
 8001b78:	434a      	muls	r2, r1
 8001b7a:	4361      	muls	r1, r4
 8001b7c:	4441      	add	r1, r8
 8001b7e:	4451      	add	r1, sl
 8001b80:	4483      	add	fp, r0
 8001b82:	4588      	cmp	r8, r1
 8001b84:	d903      	bls.n	8001b8e <__aeabi_dmul+0x252>
 8001b86:	2380      	movs	r3, #128	; 0x80
 8001b88:	025b      	lsls	r3, r3, #9
 8001b8a:	4698      	mov	r8, r3
 8001b8c:	4442      	add	r2, r8
 8001b8e:	043f      	lsls	r7, r7, #16
 8001b90:	0c0b      	lsrs	r3, r1, #16
 8001b92:	0c3f      	lsrs	r7, r7, #16
 8001b94:	0409      	lsls	r1, r1, #16
 8001b96:	19c9      	adds	r1, r1, r7
 8001b98:	0027      	movs	r7, r4
 8001b9a:	4698      	mov	r8, r3
 8001b9c:	464b      	mov	r3, r9
 8001b9e:	4377      	muls	r7, r6
 8001ba0:	435c      	muls	r4, r3
 8001ba2:	436e      	muls	r6, r5
 8001ba4:	435d      	muls	r5, r3
 8001ba6:	0c3b      	lsrs	r3, r7, #16
 8001ba8:	4699      	mov	r9, r3
 8001baa:	19a4      	adds	r4, r4, r6
 8001bac:	444c      	add	r4, r9
 8001bae:	4442      	add	r2, r8
 8001bb0:	9503      	str	r5, [sp, #12]
 8001bb2:	42a6      	cmp	r6, r4
 8001bb4:	d904      	bls.n	8001bc0 <__aeabi_dmul+0x284>
 8001bb6:	2380      	movs	r3, #128	; 0x80
 8001bb8:	025b      	lsls	r3, r3, #9
 8001bba:	4698      	mov	r8, r3
 8001bbc:	4445      	add	r5, r8
 8001bbe:	9503      	str	r5, [sp, #12]
 8001bc0:	9b02      	ldr	r3, [sp, #8]
 8001bc2:	043f      	lsls	r7, r7, #16
 8001bc4:	445b      	add	r3, fp
 8001bc6:	001e      	movs	r6, r3
 8001bc8:	4283      	cmp	r3, r0
 8001bca:	4180      	sbcs	r0, r0
 8001bcc:	0423      	lsls	r3, r4, #16
 8001bce:	4698      	mov	r8, r3
 8001bd0:	9b05      	ldr	r3, [sp, #20]
 8001bd2:	0c3f      	lsrs	r7, r7, #16
 8001bd4:	4447      	add	r7, r8
 8001bd6:	4698      	mov	r8, r3
 8001bd8:	1876      	adds	r6, r6, r1
 8001bda:	428e      	cmp	r6, r1
 8001bdc:	4189      	sbcs	r1, r1
 8001bde:	4447      	add	r7, r8
 8001be0:	4240      	negs	r0, r0
 8001be2:	183d      	adds	r5, r7, r0
 8001be4:	46a8      	mov	r8, r5
 8001be6:	4693      	mov	fp, r2
 8001be8:	4249      	negs	r1, r1
 8001bea:	468a      	mov	sl, r1
 8001bec:	44c3      	add	fp, r8
 8001bee:	429f      	cmp	r7, r3
 8001bf0:	41bf      	sbcs	r7, r7
 8001bf2:	4580      	cmp	r8, r0
 8001bf4:	4180      	sbcs	r0, r0
 8001bf6:	9b03      	ldr	r3, [sp, #12]
 8001bf8:	44da      	add	sl, fp
 8001bfa:	4698      	mov	r8, r3
 8001bfc:	4653      	mov	r3, sl
 8001bfe:	4240      	negs	r0, r0
 8001c00:	427f      	negs	r7, r7
 8001c02:	4307      	orrs	r7, r0
 8001c04:	0c24      	lsrs	r4, r4, #16
 8001c06:	4593      	cmp	fp, r2
 8001c08:	4192      	sbcs	r2, r2
 8001c0a:	458a      	cmp	sl, r1
 8001c0c:	4189      	sbcs	r1, r1
 8001c0e:	193f      	adds	r7, r7, r4
 8001c10:	0ddc      	lsrs	r4, r3, #23
 8001c12:	9b04      	ldr	r3, [sp, #16]
 8001c14:	0275      	lsls	r5, r6, #9
 8001c16:	431d      	orrs	r5, r3
 8001c18:	1e68      	subs	r0, r5, #1
 8001c1a:	4185      	sbcs	r5, r0
 8001c1c:	4653      	mov	r3, sl
 8001c1e:	4252      	negs	r2, r2
 8001c20:	4249      	negs	r1, r1
 8001c22:	430a      	orrs	r2, r1
 8001c24:	18bf      	adds	r7, r7, r2
 8001c26:	4447      	add	r7, r8
 8001c28:	0df6      	lsrs	r6, r6, #23
 8001c2a:	027f      	lsls	r7, r7, #9
 8001c2c:	4335      	orrs	r5, r6
 8001c2e:	025a      	lsls	r2, r3, #9
 8001c30:	433c      	orrs	r4, r7
 8001c32:	4315      	orrs	r5, r2
 8001c34:	01fb      	lsls	r3, r7, #7
 8001c36:	d400      	bmi.n	8001c3a <__aeabi_dmul+0x2fe>
 8001c38:	e0c1      	b.n	8001dbe <__aeabi_dmul+0x482>
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	086a      	lsrs	r2, r5, #1
 8001c3e:	400d      	ands	r5, r1
 8001c40:	4315      	orrs	r5, r2
 8001c42:	07e2      	lsls	r2, r4, #31
 8001c44:	4315      	orrs	r5, r2
 8001c46:	0864      	lsrs	r4, r4, #1
 8001c48:	4926      	ldr	r1, [pc, #152]	; (8001ce4 <__aeabi_dmul+0x3a8>)
 8001c4a:	4461      	add	r1, ip
 8001c4c:	2900      	cmp	r1, #0
 8001c4e:	dd56      	ble.n	8001cfe <__aeabi_dmul+0x3c2>
 8001c50:	076b      	lsls	r3, r5, #29
 8001c52:	d009      	beq.n	8001c68 <__aeabi_dmul+0x32c>
 8001c54:	220f      	movs	r2, #15
 8001c56:	402a      	ands	r2, r5
 8001c58:	2a04      	cmp	r2, #4
 8001c5a:	d005      	beq.n	8001c68 <__aeabi_dmul+0x32c>
 8001c5c:	1d2a      	adds	r2, r5, #4
 8001c5e:	42aa      	cmp	r2, r5
 8001c60:	41ad      	sbcs	r5, r5
 8001c62:	426d      	negs	r5, r5
 8001c64:	1964      	adds	r4, r4, r5
 8001c66:	0015      	movs	r5, r2
 8001c68:	01e3      	lsls	r3, r4, #7
 8001c6a:	d504      	bpl.n	8001c76 <__aeabi_dmul+0x33a>
 8001c6c:	2180      	movs	r1, #128	; 0x80
 8001c6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ce8 <__aeabi_dmul+0x3ac>)
 8001c70:	00c9      	lsls	r1, r1, #3
 8001c72:	4014      	ands	r4, r2
 8001c74:	4461      	add	r1, ip
 8001c76:	4a1d      	ldr	r2, [pc, #116]	; (8001cec <__aeabi_dmul+0x3b0>)
 8001c78:	4291      	cmp	r1, r2
 8001c7a:	dd00      	ble.n	8001c7e <__aeabi_dmul+0x342>
 8001c7c:	e724      	b.n	8001ac8 <__aeabi_dmul+0x18c>
 8001c7e:	0762      	lsls	r2, r4, #29
 8001c80:	08ed      	lsrs	r5, r5, #3
 8001c82:	0264      	lsls	r4, r4, #9
 8001c84:	0549      	lsls	r1, r1, #21
 8001c86:	4315      	orrs	r5, r2
 8001c88:	0b24      	lsrs	r4, r4, #12
 8001c8a:	0d4a      	lsrs	r2, r1, #21
 8001c8c:	e6c6      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001c8e:	9701      	str	r7, [sp, #4]
 8001c90:	e6b8      	b.n	8001a04 <__aeabi_dmul+0xc8>
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001c94:	2003      	movs	r0, #3
 8001c96:	4694      	mov	ip, r2
 8001c98:	4463      	add	r3, ip
 8001c9a:	464a      	mov	r2, r9
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	4691      	mov	r9, r2
 8001ca4:	4652      	mov	r2, sl
 8001ca6:	e68a      	b.n	80019be <__aeabi_dmul+0x82>
 8001ca8:	4649      	mov	r1, r9
 8001caa:	2301      	movs	r3, #1
 8001cac:	4319      	orrs	r1, r3
 8001cae:	4689      	mov	r9, r1
 8001cb0:	2600      	movs	r6, #0
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	e683      	b.n	80019be <__aeabi_dmul+0x82>
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2303      	movs	r3, #3
 8001cbc:	0005      	movs	r5, r0
 8001cbe:	4691      	mov	r9, r2
 8001cc0:	469b      	mov	fp, r3
 8001cc2:	e65e      	b.n	8001982 <__aeabi_dmul+0x46>
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	4699      	mov	r9, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	2400      	movs	r4, #0
 8001cd0:	469b      	mov	fp, r3
 8001cd2:	e656      	b.n	8001982 <__aeabi_dmul+0x46>
 8001cd4:	000007ff 	.word	0x000007ff
 8001cd8:	fffffc01 	.word	0xfffffc01
 8001cdc:	0800b2bc 	.word	0x0800b2bc
 8001ce0:	fffffc0d 	.word	0xfffffc0d
 8001ce4:	000003ff 	.word	0x000003ff
 8001ce8:	feffffff 	.word	0xfeffffff
 8001cec:	000007fe 	.word	0x000007fe
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	2480      	movs	r4, #128	; 0x80
 8001cf4:	2500      	movs	r5, #0
 8001cf6:	4a44      	ldr	r2, [pc, #272]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	0324      	lsls	r4, r4, #12
 8001cfc:	e68e      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001cfe:	2001      	movs	r0, #1
 8001d00:	1a40      	subs	r0, r0, r1
 8001d02:	2838      	cmp	r0, #56	; 0x38
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dmul+0x3cc>
 8001d06:	e686      	b.n	8001a16 <__aeabi_dmul+0xda>
 8001d08:	281f      	cmp	r0, #31
 8001d0a:	dd5b      	ble.n	8001dc4 <__aeabi_dmul+0x488>
 8001d0c:	221f      	movs	r2, #31
 8001d0e:	0023      	movs	r3, r4
 8001d10:	4252      	negs	r2, r2
 8001d12:	1a51      	subs	r1, r2, r1
 8001d14:	40cb      	lsrs	r3, r1
 8001d16:	0019      	movs	r1, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d003      	beq.n	8001d24 <__aeabi_dmul+0x3e8>
 8001d1c:	4a3b      	ldr	r2, [pc, #236]	; (8001e0c <__aeabi_dmul+0x4d0>)
 8001d1e:	4462      	add	r2, ip
 8001d20:	4094      	lsls	r4, r2
 8001d22:	4325      	orrs	r5, r4
 8001d24:	1e6a      	subs	r2, r5, #1
 8001d26:	4195      	sbcs	r5, r2
 8001d28:	002a      	movs	r2, r5
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	2107      	movs	r1, #7
 8001d2e:	000d      	movs	r5, r1
 8001d30:	2400      	movs	r4, #0
 8001d32:	4015      	ands	r5, r2
 8001d34:	4211      	tst	r1, r2
 8001d36:	d05b      	beq.n	8001df0 <__aeabi_dmul+0x4b4>
 8001d38:	210f      	movs	r1, #15
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	4011      	ands	r1, r2
 8001d3e:	2904      	cmp	r1, #4
 8001d40:	d053      	beq.n	8001dea <__aeabi_dmul+0x4ae>
 8001d42:	1d11      	adds	r1, r2, #4
 8001d44:	4291      	cmp	r1, r2
 8001d46:	4192      	sbcs	r2, r2
 8001d48:	4252      	negs	r2, r2
 8001d4a:	18a4      	adds	r4, r4, r2
 8001d4c:	000a      	movs	r2, r1
 8001d4e:	0223      	lsls	r3, r4, #8
 8001d50:	d54b      	bpl.n	8001dea <__aeabi_dmul+0x4ae>
 8001d52:	2201      	movs	r2, #1
 8001d54:	2400      	movs	r4, #0
 8001d56:	2500      	movs	r5, #0
 8001d58:	e660      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	031b      	lsls	r3, r3, #12
 8001d5e:	421c      	tst	r4, r3
 8001d60:	d009      	beq.n	8001d76 <__aeabi_dmul+0x43a>
 8001d62:	421e      	tst	r6, r3
 8001d64:	d107      	bne.n	8001d76 <__aeabi_dmul+0x43a>
 8001d66:	4333      	orrs	r3, r6
 8001d68:	031c      	lsls	r4, r3, #12
 8001d6a:	4643      	mov	r3, r8
 8001d6c:	0015      	movs	r5, r2
 8001d6e:	0b24      	lsrs	r4, r4, #12
 8001d70:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	e652      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d76:	2280      	movs	r2, #128	; 0x80
 8001d78:	0312      	lsls	r2, r2, #12
 8001d7a:	4314      	orrs	r4, r2
 8001d7c:	0324      	lsls	r4, r4, #12
 8001d7e:	4a22      	ldr	r2, [pc, #136]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001d80:	0b24      	lsrs	r4, r4, #12
 8001d82:	9701      	str	r7, [sp, #4]
 8001d84:	e64a      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d86:	f000 f8ab 	bl	8001ee0 <__clzsi2>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	001a      	movs	r2, r3
 8001d8e:	3215      	adds	r2, #21
 8001d90:	3020      	adds	r0, #32
 8001d92:	2a1c      	cmp	r2, #28
 8001d94:	dc00      	bgt.n	8001d98 <__aeabi_dmul+0x45c>
 8001d96:	e684      	b.n	8001aa2 <__aeabi_dmul+0x166>
 8001d98:	4656      	mov	r6, sl
 8001d9a:	3b08      	subs	r3, #8
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	409e      	lsls	r6, r3
 8001da0:	e689      	b.n	8001ab6 <__aeabi_dmul+0x17a>
 8001da2:	f000 f89d 	bl	8001ee0 <__clzsi2>
 8001da6:	0001      	movs	r1, r0
 8001da8:	0002      	movs	r2, r0
 8001daa:	3115      	adds	r1, #21
 8001dac:	3220      	adds	r2, #32
 8001dae:	291c      	cmp	r1, #28
 8001db0:	dc00      	bgt.n	8001db4 <__aeabi_dmul+0x478>
 8001db2:	e64e      	b.n	8001a52 <__aeabi_dmul+0x116>
 8001db4:	0034      	movs	r4, r6
 8001db6:	3808      	subs	r0, #8
 8001db8:	2500      	movs	r5, #0
 8001dba:	4084      	lsls	r4, r0
 8001dbc:	e653      	b.n	8001a66 <__aeabi_dmul+0x12a>
 8001dbe:	9b00      	ldr	r3, [sp, #0]
 8001dc0:	469c      	mov	ip, r3
 8001dc2:	e741      	b.n	8001c48 <__aeabi_dmul+0x30c>
 8001dc4:	4912      	ldr	r1, [pc, #72]	; (8001e10 <__aeabi_dmul+0x4d4>)
 8001dc6:	0022      	movs	r2, r4
 8001dc8:	4461      	add	r1, ip
 8001dca:	002e      	movs	r6, r5
 8001dcc:	408d      	lsls	r5, r1
 8001dce:	408a      	lsls	r2, r1
 8001dd0:	40c6      	lsrs	r6, r0
 8001dd2:	1e69      	subs	r1, r5, #1
 8001dd4:	418d      	sbcs	r5, r1
 8001dd6:	4332      	orrs	r2, r6
 8001dd8:	432a      	orrs	r2, r5
 8001dda:	40c4      	lsrs	r4, r0
 8001ddc:	0753      	lsls	r3, r2, #29
 8001dde:	d0b6      	beq.n	8001d4e <__aeabi_dmul+0x412>
 8001de0:	210f      	movs	r1, #15
 8001de2:	4011      	ands	r1, r2
 8001de4:	2904      	cmp	r1, #4
 8001de6:	d1ac      	bne.n	8001d42 <__aeabi_dmul+0x406>
 8001de8:	e7b1      	b.n	8001d4e <__aeabi_dmul+0x412>
 8001dea:	0765      	lsls	r5, r4, #29
 8001dec:	0264      	lsls	r4, r4, #9
 8001dee:	0b24      	lsrs	r4, r4, #12
 8001df0:	08d2      	lsrs	r2, r2, #3
 8001df2:	4315      	orrs	r5, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	e611      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001df8:	2280      	movs	r2, #128	; 0x80
 8001dfa:	0312      	lsls	r2, r2, #12
 8001dfc:	4314      	orrs	r4, r2
 8001dfe:	0324      	lsls	r4, r4, #12
 8001e00:	4a01      	ldr	r2, [pc, #4]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001e02:	0b24      	lsrs	r4, r4, #12
 8001e04:	e60a      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	000007ff 	.word	0x000007ff
 8001e0c:	0000043e 	.word	0x0000043e
 8001e10:	0000041e 	.word	0x0000041e

08001e14 <__aeabi_d2iz>:
 8001e14:	000a      	movs	r2, r1
 8001e16:	b530      	push	{r4, r5, lr}
 8001e18:	4c13      	ldr	r4, [pc, #76]	; (8001e68 <__aeabi_d2iz+0x54>)
 8001e1a:	0053      	lsls	r3, r2, #1
 8001e1c:	0309      	lsls	r1, r1, #12
 8001e1e:	0005      	movs	r5, r0
 8001e20:	0b09      	lsrs	r1, r1, #12
 8001e22:	2000      	movs	r0, #0
 8001e24:	0d5b      	lsrs	r3, r3, #21
 8001e26:	0fd2      	lsrs	r2, r2, #31
 8001e28:	42a3      	cmp	r3, r4
 8001e2a:	dd04      	ble.n	8001e36 <__aeabi_d2iz+0x22>
 8001e2c:	480f      	ldr	r0, [pc, #60]	; (8001e6c <__aeabi_d2iz+0x58>)
 8001e2e:	4283      	cmp	r3, r0
 8001e30:	dd02      	ble.n	8001e38 <__aeabi_d2iz+0x24>
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <__aeabi_d2iz+0x5c>)
 8001e34:	18d0      	adds	r0, r2, r3
 8001e36:	bd30      	pop	{r4, r5, pc}
 8001e38:	2080      	movs	r0, #128	; 0x80
 8001e3a:	0340      	lsls	r0, r0, #13
 8001e3c:	4301      	orrs	r1, r0
 8001e3e:	480d      	ldr	r0, [pc, #52]	; (8001e74 <__aeabi_d2iz+0x60>)
 8001e40:	1ac0      	subs	r0, r0, r3
 8001e42:	281f      	cmp	r0, #31
 8001e44:	dd08      	ble.n	8001e58 <__aeabi_d2iz+0x44>
 8001e46:	480c      	ldr	r0, [pc, #48]	; (8001e78 <__aeabi_d2iz+0x64>)
 8001e48:	1ac3      	subs	r3, r0, r3
 8001e4a:	40d9      	lsrs	r1, r3
 8001e4c:	000b      	movs	r3, r1
 8001e4e:	4258      	negs	r0, r3
 8001e50:	2a00      	cmp	r2, #0
 8001e52:	d1f0      	bne.n	8001e36 <__aeabi_d2iz+0x22>
 8001e54:	0018      	movs	r0, r3
 8001e56:	e7ee      	b.n	8001e36 <__aeabi_d2iz+0x22>
 8001e58:	4c08      	ldr	r4, [pc, #32]	; (8001e7c <__aeabi_d2iz+0x68>)
 8001e5a:	40c5      	lsrs	r5, r0
 8001e5c:	46a4      	mov	ip, r4
 8001e5e:	4463      	add	r3, ip
 8001e60:	4099      	lsls	r1, r3
 8001e62:	000b      	movs	r3, r1
 8001e64:	432b      	orrs	r3, r5
 8001e66:	e7f2      	b.n	8001e4e <__aeabi_d2iz+0x3a>
 8001e68:	000003fe 	.word	0x000003fe
 8001e6c:	0000041d 	.word	0x0000041d
 8001e70:	7fffffff 	.word	0x7fffffff
 8001e74:	00000433 	.word	0x00000433
 8001e78:	00000413 	.word	0x00000413
 8001e7c:	fffffbed 	.word	0xfffffbed

08001e80 <__aeabi_i2d>:
 8001e80:	b570      	push	{r4, r5, r6, lr}
 8001e82:	2800      	cmp	r0, #0
 8001e84:	d016      	beq.n	8001eb4 <__aeabi_i2d+0x34>
 8001e86:	17c3      	asrs	r3, r0, #31
 8001e88:	18c5      	adds	r5, r0, r3
 8001e8a:	405d      	eors	r5, r3
 8001e8c:	0fc4      	lsrs	r4, r0, #31
 8001e8e:	0028      	movs	r0, r5
 8001e90:	f000 f826 	bl	8001ee0 <__clzsi2>
 8001e94:	4a11      	ldr	r2, [pc, #68]	; (8001edc <__aeabi_i2d+0x5c>)
 8001e96:	1a12      	subs	r2, r2, r0
 8001e98:	280a      	cmp	r0, #10
 8001e9a:	dc16      	bgt.n	8001eca <__aeabi_i2d+0x4a>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	002e      	movs	r6, r5
 8001ea0:	3315      	adds	r3, #21
 8001ea2:	409e      	lsls	r6, r3
 8001ea4:	230b      	movs	r3, #11
 8001ea6:	1a18      	subs	r0, r3, r0
 8001ea8:	40c5      	lsrs	r5, r0
 8001eaa:	0553      	lsls	r3, r2, #21
 8001eac:	032d      	lsls	r5, r5, #12
 8001eae:	0b2d      	lsrs	r5, r5, #12
 8001eb0:	0d5b      	lsrs	r3, r3, #21
 8001eb2:	e003      	b.n	8001ebc <__aeabi_i2d+0x3c>
 8001eb4:	2400      	movs	r4, #0
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2500      	movs	r5, #0
 8001eba:	2600      	movs	r6, #0
 8001ebc:	051b      	lsls	r3, r3, #20
 8001ebe:	432b      	orrs	r3, r5
 8001ec0:	07e4      	lsls	r4, r4, #31
 8001ec2:	4323      	orrs	r3, r4
 8001ec4:	0030      	movs	r0, r6
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	bd70      	pop	{r4, r5, r6, pc}
 8001eca:	380b      	subs	r0, #11
 8001ecc:	4085      	lsls	r5, r0
 8001ece:	0553      	lsls	r3, r2, #21
 8001ed0:	032d      	lsls	r5, r5, #12
 8001ed2:	2600      	movs	r6, #0
 8001ed4:	0b2d      	lsrs	r5, r5, #12
 8001ed6:	0d5b      	lsrs	r3, r3, #21
 8001ed8:	e7f0      	b.n	8001ebc <__aeabi_i2d+0x3c>
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	0000041e 	.word	0x0000041e

08001ee0 <__clzsi2>:
 8001ee0:	211c      	movs	r1, #28
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	041b      	lsls	r3, r3, #16
 8001ee6:	4298      	cmp	r0, r3
 8001ee8:	d301      	bcc.n	8001eee <__clzsi2+0xe>
 8001eea:	0c00      	lsrs	r0, r0, #16
 8001eec:	3910      	subs	r1, #16
 8001eee:	0a1b      	lsrs	r3, r3, #8
 8001ef0:	4298      	cmp	r0, r3
 8001ef2:	d301      	bcc.n	8001ef8 <__clzsi2+0x18>
 8001ef4:	0a00      	lsrs	r0, r0, #8
 8001ef6:	3908      	subs	r1, #8
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	4298      	cmp	r0, r3
 8001efc:	d301      	bcc.n	8001f02 <__clzsi2+0x22>
 8001efe:	0900      	lsrs	r0, r0, #4
 8001f00:	3904      	subs	r1, #4
 8001f02:	a202      	add	r2, pc, #8	; (adr r2, 8001f0c <__clzsi2+0x2c>)
 8001f04:	5c10      	ldrb	r0, [r2, r0]
 8001f06:	1840      	adds	r0, r0, r1
 8001f08:	4770      	bx	lr
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	02020304 	.word	0x02020304
 8001f10:	01010101 	.word	0x01010101
	...

08001f1c <__clzdi2>:
 8001f1c:	b510      	push	{r4, lr}
 8001f1e:	2900      	cmp	r1, #0
 8001f20:	d103      	bne.n	8001f2a <__clzdi2+0xe>
 8001f22:	f7ff ffdd 	bl	8001ee0 <__clzsi2>
 8001f26:	3020      	adds	r0, #32
 8001f28:	e002      	b.n	8001f30 <__clzdi2+0x14>
 8001f2a:	1c08      	adds	r0, r1, #0
 8001f2c:	f7ff ffd8 	bl	8001ee0 <__clzsi2>
 8001f30:	bd10      	pop	{r4, pc}
 8001f32:	46c0      	nop			; (mov r8, r8)

08001f34 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f3a:	003b      	movs	r3, r7
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	2308      	movs	r3, #8
 8001f40:	001a      	movs	r2, r3
 8001f42:	2100      	movs	r1, #0
 8001f44:	f008 fc3b 	bl	800a7be <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <MX_ADC_Init+0xd8>)
 8001f4a:	4a31      	ldr	r2, [pc, #196]	; (8002010 <MX_ADC_Init+0xdc>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001f4e:	4b2f      	ldr	r3, [pc, #188]	; (800200c <MX_ADC_Init+0xd8>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f54:	4b2d      	ldr	r3, [pc, #180]	; (800200c <MX_ADC_Init+0xd8>)
 8001f56:	2280      	movs	r2, #128	; 0x80
 8001f58:	05d2      	lsls	r2, r2, #23
 8001f5a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001f5c:	4b2b      	ldr	r3, [pc, #172]	; (800200c <MX_ADC_Init+0xd8>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8001f62:	4b2a      	ldr	r3, [pc, #168]	; (800200c <MX_ADC_Init+0xd8>)
 8001f64:	2207      	movs	r2, #7
 8001f66:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001f68:	4b28      	ldr	r3, [pc, #160]	; (800200c <MX_ADC_Init+0xd8>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f6e:	4b27      	ldr	r3, [pc, #156]	; (800200c <MX_ADC_Init+0xd8>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8001f74:	4b25      	ldr	r3, [pc, #148]	; (800200c <MX_ADC_Init+0xd8>)
 8001f76:	2220      	movs	r2, #32
 8001f78:	2101      	movs	r1, #1
 8001f7a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001f7c:	4b23      	ldr	r3, [pc, #140]	; (800200c <MX_ADC_Init+0xd8>)
 8001f7e:	2221      	movs	r2, #33	; 0x21
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f84:	4b21      	ldr	r3, [pc, #132]	; (800200c <MX_ADC_Init+0xd8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f8a:	4b20      	ldr	r3, [pc, #128]	; (800200c <MX_ADC_Init+0xd8>)
 8001f8c:	22c2      	movs	r2, #194	; 0xc2
 8001f8e:	32ff      	adds	r2, #255	; 0xff
 8001f90:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8001f92:	4b1e      	ldr	r3, [pc, #120]	; (800200c <MX_ADC_Init+0xd8>)
 8001f94:	222c      	movs	r2, #44	; 0x2c
 8001f96:	2101      	movs	r1, #1
 8001f98:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	; (800200c <MX_ADC_Init+0xd8>)
 8001f9c:	2204      	movs	r2, #4
 8001f9e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	; (800200c <MX_ADC_Init+0xd8>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001fa6:	4b19      	ldr	r3, [pc, #100]	; (800200c <MX_ADC_Init+0xd8>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001fac:	4b17      	ldr	r3, [pc, #92]	; (800200c <MX_ADC_Init+0xd8>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001fb2:	4b16      	ldr	r3, [pc, #88]	; (800200c <MX_ADC_Init+0xd8>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001fb8:	4b14      	ldr	r3, [pc, #80]	; (800200c <MX_ADC_Init+0xd8>)
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f003 fc80 	bl	80058c0 <HAL_ADC_Init>
 8001fc0:	1e03      	subs	r3, r0, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001fc4:	f002 fb2a 	bl	800461c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001fc8:	003b      	movs	r3, r7
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001fce:	003b      	movs	r3, r7
 8001fd0:	2280      	movs	r2, #128	; 0x80
 8001fd2:	0152      	lsls	r2, r2, #5
 8001fd4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001fd6:	003a      	movs	r2, r7
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	; (800200c <MX_ADC_Init+0xd8>)
 8001fda:	0011      	movs	r1, r2
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f003 ffdd 	bl	8005f9c <HAL_ADC_ConfigChannel>
 8001fe2:	1e03      	subs	r3, r0, #0
 8001fe4:	d001      	beq.n	8001fea <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001fe6:	f002 fb19 	bl	800461c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001fea:	003b      	movs	r3, r7
 8001fec:	4a09      	ldr	r2, [pc, #36]	; (8002014 <MX_ADC_Init+0xe0>)
 8001fee:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001ff0:	003a      	movs	r2, r7
 8001ff2:	4b06      	ldr	r3, [pc, #24]	; (800200c <MX_ADC_Init+0xd8>)
 8001ff4:	0011      	movs	r1, r2
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f003 ffd0 	bl	8005f9c <HAL_ADC_ConfigChannel>
 8001ffc:	1e03      	subs	r3, r0, #0
 8001ffe:	d001      	beq.n	8002004 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8002000:	f002 fb0c 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}
 800200c:	200003a4 	.word	0x200003a4
 8002010:	40012400 	.word	0x40012400
 8002014:	04000002 	.word	0x04000002

08002018 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b089      	sub	sp, #36	; 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	240c      	movs	r4, #12
 8002022:	193b      	adds	r3, r7, r4
 8002024:	0018      	movs	r0, r3
 8002026:	2314      	movs	r3, #20
 8002028:	001a      	movs	r2, r3
 800202a:	2100      	movs	r1, #0
 800202c:	f008 fbc7 	bl	800a7be <memset>
  if(adcHandle->Instance==ADC1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a2e      	ldr	r2, [pc, #184]	; (80020f0 <HAL_ADC_MspInit+0xd8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d155      	bne.n	80020e6 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800203a:	4b2e      	ldr	r3, [pc, #184]	; (80020f4 <HAL_ADC_MspInit+0xdc>)
 800203c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800203e:	4b2d      	ldr	r3, [pc, #180]	; (80020f4 <HAL_ADC_MspInit+0xdc>)
 8002040:	2180      	movs	r1, #128	; 0x80
 8002042:	0089      	lsls	r1, r1, #2
 8002044:	430a      	orrs	r2, r1
 8002046:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002048:	4b2a      	ldr	r3, [pc, #168]	; (80020f4 <HAL_ADC_MspInit+0xdc>)
 800204a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800204c:	4b29      	ldr	r3, [pc, #164]	; (80020f4 <HAL_ADC_MspInit+0xdc>)
 800204e:	2101      	movs	r1, #1
 8002050:	430a      	orrs	r2, r1
 8002052:	62da      	str	r2, [r3, #44]	; 0x2c
 8002054:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_ADC_MspInit+0xdc>)
 8002056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002058:	2201      	movs	r2, #1
 800205a:	4013      	ands	r3, r2
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002060:	193b      	adds	r3, r7, r4
 8002062:	2203      	movs	r2, #3
 8002064:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002066:	193b      	adds	r3, r7, r4
 8002068:	2203      	movs	r2, #3
 800206a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	193b      	adds	r3, r7, r4
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	193a      	adds	r2, r7, r4
 8002074:	23a0      	movs	r3, #160	; 0xa0
 8002076:	05db      	lsls	r3, r3, #23
 8002078:	0011      	movs	r1, r2
 800207a:	0018      	movs	r0, r3
 800207c:	f004 fbec 	bl	8006858 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002080:	4b1d      	ldr	r3, [pc, #116]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 8002082:	4a1e      	ldr	r2, [pc, #120]	; (80020fc <HAL_ADC_MspInit+0xe4>)
 8002084:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800208c:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002092:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002098:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 800209a:	2280      	movs	r2, #128	; 0x80
 800209c:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800209e:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020a0:	2280      	movs	r2, #128	; 0x80
 80020a2:	0052      	lsls	r2, r2, #1
 80020a4:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020a6:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020a8:	2280      	movs	r2, #128	; 0x80
 80020aa:	00d2      	lsls	r2, r2, #3
 80020ac:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80020ae:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020b0:	2220      	movs	r2, #32
 80020b2:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80020b4:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80020ba:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020bc:	0018      	movs	r0, r3
 80020be:	f004 fa11 	bl	80064e4 <HAL_DMA_Init>
 80020c2:	1e03      	subs	r3, r0, #0
 80020c4:	d001      	beq.n	80020ca <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80020c6:	f002 faa9 	bl	800461c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80020d0:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <HAL_ADC_MspInit+0xe0>)
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 1, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2101      	movs	r1, #1
 80020da:	200c      	movs	r0, #12
 80020dc:	f004 f9d0 	bl	8006480 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80020e0:	200c      	movs	r0, #12
 80020e2:	f004 f9e2 	bl	80064aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	46bd      	mov	sp, r7
 80020ea:	b009      	add	sp, #36	; 0x24
 80020ec:	bd90      	pop	{r4, r7, pc}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	40012400 	.word	0x40012400
 80020f4:	40021000 	.word	0x40021000
 80020f8:	2000035c 	.word	0x2000035c
 80020fc:	40020008 	.word	0x40020008

08002100 <setup_wifi>:
//Todo check if busy before sending

//TODO - implement OK check + Error Retry

// This function sets the wifi mode to station, sets the AP to connect to,
int setup_wifi(char * ssid, char * password){
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]

  //TODO - define error

//  serial_select(WIFI);
  serial_println("AT+CWMODE=1");
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <setup_wifi+0x38>)
 800210c:	0018      	movs	r0, r3
 800210e:	f002 fb33 	bl	8004778 <serial_println>
  HAL_Delay(50); //dealy of 50 ms
 8002112:	2032      	movs	r0, #50	; 0x32
 8002114:	f003 fbb0 	bl	8005878 <HAL_Delay>
  serial_printf("AT+CWJAP=\"%s\",\"%s\"\n", ssid, password);
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <setup_wifi+0x3c>)
 800211e:	0018      	movs	r0, r3
 8002120:	f002 fb6a 	bl	80047f8 <serial_printf>
  HAL_Delay(2000);
 8002124:	23fa      	movs	r3, #250	; 0xfa
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	0018      	movs	r0, r3
 800212a:	f003 fba5 	bl	8005878 <HAL_Delay>
  //TODO wait until OK

  return AT_SUCCESS;
 800212e:	2300      	movs	r3, #0
}
 8002130:	0018      	movs	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	b002      	add	sp, #8
 8002136:	bd80      	pop	{r7, pc}
 8002138:	0800a914 	.word	0x0800a914
 800213c:	0800a920 	.word	0x0800a920

08002140 <sent_freshbyte_data>:

int sent_freshbyte_data(int temp_F, int humid, int methane){
 8002140:	b590      	push	{r4, r7, lr}
 8002142:	b087      	sub	sp, #28
 8002144:	af02      	add	r7, sp, #8
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]

  //TODO - define error

  serial_printf("AT+HTTPCLIENT=3,0,\"http://maker.ifttt.com/trigger/ece477/"
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <sent_freshbyte_data+0x40>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	687c      	ldr	r4, [r7, #4]
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	68f9      	ldr	r1, [r7, #12]
 8002156:	480b      	ldr	r0, [pc, #44]	; (8002184 <sent_freshbyte_data+0x44>)
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	0023      	movs	r3, r4
 800215c:	f002 fb4c 	bl	80047f8 <serial_printf>
                "with/key/cRY9n1jJnl-fCLuPYsZZ-8\",\"maker.ifttt.com\",\""
                "/trigger/ece477/with/key/cRY9n1jJnl-fCLuPYsZZ-8\",1,\""
                "value1=%d&value2=%d&value3=%d%%7C%%7C%%7C%d\"\n", temp_F, humid, methane, session_id);
  HAL_Delay(2000);
 8002160:	23fa      	movs	r3, #250	; 0xfa
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	0018      	movs	r0, r3
 8002166:	f003 fb87 	bl	8005878 <HAL_Delay>
  session_id++;
 800216a:	4b05      	ldr	r3, [pc, #20]	; (8002180 <sent_freshbyte_data+0x40>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	4b03      	ldr	r3, [pc, #12]	; (8002180 <sent_freshbyte_data+0x40>)
 8002172:	601a      	str	r2, [r3, #0]

  return AT_SUCCESS;
 8002174:	2300      	movs	r3, #0
}
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	b005      	add	sp, #20
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	20000000 	.word	0x20000000
 8002184:	0800a934 	.word	0x0800a934

08002188 <receive_prediction>:

unsigned char * receive_prediction(){
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  //TODO - make this for the real dataset!

  serial_select(WIFI);
 800218c:	2000      	movs	r0, #0
 800218e:	f002 fa8f 	bl	80046b0 <serial_select>
  //TODO test this new one!
  serial_println("AT+HTTPCLIENT=2,0,\"http://gsx2json.com/api?id=1wP-fJqQEgVEwBICx2EHh9-tfq526fHGmL53x4p5_quc&sheet=1&q=Prediction(Days)\",\"gsx2json.com\",\"/get\",1");
 8002192:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <receive_prediction+0x28>)
 8002194:	0018      	movs	r0, r3
 8002196:	f002 faef 	bl	8004778 <serial_println>
  HAL_Delay(5000);
 800219a:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <receive_prediction+0x2c>)
 800219c:	0018      	movs	r0, r3
 800219e:	f003 fb6b 	bl	8005878 <HAL_Delay>

  return extract_prediction();
 80021a2:	f000 f809 	bl	80021b8 <extract_prediction>
 80021a6:	0003      	movs	r3, r0
}
 80021a8:	0018      	movs	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			; (mov r8, r8)
 80021b0:	0800aa04 	.word	0x0800aa04
 80021b4:	00001388 	.word	0x00001388

080021b8 <extract_prediction>:

unsigned char * extract_prediction(){
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08c      	sub	sp, #48	; 0x30
 80021bc:	af00      	add	r7, sp, #0

  unsigned char * prediction = prediction_str;
 80021be:	4b3d      	ldr	r3, [pc, #244]	; (80022b4 <extract_prediction+0xfc>)
 80021c0:	617b      	str	r3, [r7, #20]
  unsigned char * str = UART1_rxBuffer;
 80021c2:	4b3d      	ldr	r3, [pc, #244]	; (80022b8 <extract_prediction+0x100>)
 80021c4:	613b      	str	r3, [r7, #16]
  unsigned char sub[] = "cyevm\":[";
 80021c6:	003b      	movs	r3, r7
 80021c8:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <extract_prediction+0x104>)
 80021ca:	ca03      	ldmia	r2!, {r0, r1}
 80021cc:	c303      	stmia	r3!, {r0, r1}
 80021ce:	7812      	ldrb	r2, [r2, #0]
 80021d0:	701a      	strb	r2, [r3, #0]

  unsigned char *p1, *p2, *p3;
  int i=0,j=0,flag=0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]

  p1 = str;
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  p2 = sub;
 80021e2:	003b      	movs	r3, r7
 80021e4:	62bb      	str	r3, [r7, #40]	; 0x28

  for(i = 0; i<strlen(str); i++)
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
 80021ea:	e036      	b.n	800225a <extract_prediction+0xa2>
  {
    if(*p1 == *p2)
 80021ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d12a      	bne.n	800224e <extract_prediction+0x96>
    {
      p3 = p1;
 80021f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24
      for(j = 0;j<strlen(sub);j++)
 80021fc:	2300      	movs	r3, #0
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	e00e      	b.n	8002220 <extract_prediction+0x68>
      {
        if(*p3 == *p2)
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	781a      	ldrb	r2, [r3, #0]
 8002206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d111      	bne.n	8002232 <extract_prediction+0x7a>
        {
          p3++;p2++;
 800220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002210:	3301      	adds	r3, #1
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
 8002214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002216:	3301      	adds	r3, #1
 8002218:	62bb      	str	r3, [r7, #40]	; 0x28
      for(j = 0;j<strlen(sub);j++)
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3301      	adds	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	003b      	movs	r3, r7
 8002222:	0018      	movs	r0, r3
 8002224:	f002 fa2c 	bl	8004680 <strlen>
 8002228:	0002      	movs	r2, r0
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	429a      	cmp	r2, r3
 800222e:	d8e8      	bhi.n	8002202 <extract_prediction+0x4a>
 8002230:	e000      	b.n	8002234 <extract_prediction+0x7c>
        }
        else
          break;
 8002232:	46c0      	nop			; (mov r8, r8)
      }
      p2 = sub;
 8002234:	003b      	movs	r3, r7
 8002236:	62bb      	str	r3, [r7, #40]	; 0x28
      if(j == strlen(sub))
 8002238:	003b      	movs	r3, r7
 800223a:	0018      	movs	r0, r3
 800223c:	f002 fa20 	bl	8004680 <strlen>
 8002240:	0002      	movs	r2, r0
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	429a      	cmp	r2, r3
 8002246:	d102      	bne.n	800224e <extract_prediction+0x96>
      {
        flag = 1;
 8002248:	2301      	movs	r3, #1
 800224a:	61bb      	str	r3, [r7, #24]
        // printf("\nSubstring found at index : %d\n",i);
        break;
 800224c:	e00d      	b.n	800226a <extract_prediction+0xb2>
      }
    }
    p1++;
 800224e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002250:	3301      	adds	r3, #1
 8002252:	62fb      	str	r3, [r7, #44]	; 0x2c
  for(i = 0; i<strlen(str); i++)
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	3301      	adds	r3, #1
 8002258:	623b      	str	r3, [r7, #32]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	0018      	movs	r0, r3
 800225e:	f002 fa0f 	bl	8004680 <strlen>
 8002262:	0002      	movs	r2, r0
 8002264:	6a3b      	ldr	r3, [r7, #32]
 8002266:	429a      	cmp	r2, r3
 8002268:	d8c0      	bhi.n	80021ec <extract_prediction+0x34>
  }
  if(flag==0)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <extract_prediction+0xbc>
  {
      //printf("Substring NOT found");
    return 0;
 8002270:	2300      	movs	r3, #0
 8002272:	e01a      	b.n	80022aa <extract_prediction+0xf2>
  }

  p1 += sizeof(sub) - 1; //add length of substring to now point to start of number
 8002274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002276:	3308      	adds	r3, #8
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
  i += sizeof(sub) - 1;
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	3308      	adds	r3, #8
 800227e:	623b      	str	r3, [r7, #32]
//  prediction = strtof(p1);

  //hack for now ...
  //TODO fix this
  p2 = p1;
 8002280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
  while (*p2 != ']'){
 8002284:	e002      	b.n	800228c <extract_prediction+0xd4>
    p2++;
 8002286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002288:	3301      	adds	r3, #1
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
  while (*p2 != ']'){
 800228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b5d      	cmp	r3, #93	; 0x5d
 8002292:	d1f8      	bne.n	8002286 <extract_prediction+0xce>
  }
  int prediction_str_len = p2 - p1;
 8002294:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	60fb      	str	r3, [r7, #12]
  strncpy(prediction, p1, prediction_str_len);
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	0018      	movs	r0, r3
 80022a4:	f008 fb04 	bl	800a8b0 <strncpy>

  return prediction;
 80022a8:	697b      	ldr	r3, [r7, #20]
}
 80022aa:	0018      	movs	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	b00c      	add	sp, #48	; 0x30
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	20000470 	.word	0x20000470
 80022b8:	200000c0 	.word	0x200000c0
 80022bc:	0800aa94 	.word	0x0800aa94

080022c0 <bq_init>:
#include "stm32l0xx_hal.h"
#include "i2c.h"

#define I2C hi2c1

int bq_init(){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
	// return BAT_INIT_FAIL if not able to init (BAT_INIT_SUCCESS for success)

	/* === Set BQ Max Battery Capacity === */
	if (BQ27441_setCapacity(BAT_CAP_MAX) != BAT_INIT_SUCCESS) return BAT_INIT_FAIL;
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <bq_init+0x34>)
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 f818 	bl	80022fc <BQ27441_setCapacity>
 80022cc:	0003      	movs	r3, r0
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d002      	beq.n	80022d8 <bq_init+0x18>
 80022d2:	2301      	movs	r3, #1
 80022d4:	425b      	negs	r3, r3
 80022d6:	e00a      	b.n	80022ee <bq_init+0x2e>
	/* === Set BQ Max Battery Energy === */
	/*
		Design Energy should be set to be Design Capacity  3.7 if using the bq27441-G1A or Design
		Capacity  3.8 if using the bq27441-G1B
	*/
	if (BQ27441_setDesignEnergy((uint16_t) ((float) BAT_CAP_MAX * 3.7)) != BAT_INIT_SUCCESS) return BAT_INIT_FAIL;
 80022d8:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <bq_init+0x38>)
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f834 	bl	8002348 <BQ27441_setDesignEnergy>
 80022e0:	0003      	movs	r3, r0
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d002      	beq.n	80022ec <bq_init+0x2c>
 80022e6:	2301      	movs	r3, #1
 80022e8:	425b      	negs	r3, r3
 80022ea:	e000      	b.n	80022ee <bq_init+0x2e>
//	retval = BQ27441_writeExtendedData(BQ27441_ID_STATE, 10, capacityData, 2);
//	if (retval != BAT_INIT_SUCCESS)
//		return BAT_INIT_FAIL;


	return BAT_INIT_SUCCESS;
 80022ec:	2301      	movs	r3, #1
}
 80022ee:	0018      	movs	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	00001130 	.word	0x00001130
 80022f8:	00003f98 	.word	0x00003f98

080022fc <BQ27441_setCapacity>:
 ************************** Initialization Functions *************************
 *****************************************************************************/

// Configures the design capacity of the connected battery.
int BQ27441_setCapacity(uint16_t capacity)
{
 80022fc:	b590      	push	{r4, r7, lr}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	0002      	movs	r2, r0
 8002304:	1dbb      	adds	r3, r7, #6
 8002306:	801a      	strh	r2, [r3, #0]
	// Write to STATE subclass (82) of BQ27441 extended memory.
	// Offset 0x0A (10)
	// Design capacity is a 2-byte piece of data - MSB first
	// Unit: mAh

	uint8_t capMSB = capacity >> 8;
 8002308:	1dbb      	adds	r3, r7, #6
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	b29a      	uxth	r2, r3
 8002310:	200f      	movs	r0, #15
 8002312:	183b      	adds	r3, r7, r0
 8002314:	701a      	strb	r2, [r3, #0]
	uint8_t capLSB = capacity & 0x00FF;
 8002316:	240e      	movs	r4, #14
 8002318:	193b      	adds	r3, r7, r4
 800231a:	1dba      	adds	r2, r7, #6
 800231c:	8812      	ldrh	r2, [r2, #0]
 800231e:	701a      	strb	r2, [r3, #0]
	uint8_t capacityData[2] = {capLSB, capMSB};
 8002320:	210c      	movs	r1, #12
 8002322:	187b      	adds	r3, r7, r1
 8002324:	193a      	adds	r2, r7, r4
 8002326:	7812      	ldrb	r2, [r2, #0]
 8002328:	701a      	strb	r2, [r3, #0]
 800232a:	187b      	adds	r3, r7, r1
 800232c:	183a      	adds	r2, r7, r0
 800232e:	7812      	ldrb	r2, [r2, #0]
 8002330:	705a      	strb	r2, [r3, #1]
	return BQ27441_writeExtendedData(BQ27441_ID_STATE, 10, capacityData, 2);
 8002332:	187a      	adds	r2, r7, r1
 8002334:	2302      	movs	r3, #2
 8002336:	210a      	movs	r1, #10
 8002338:	2052      	movs	r0, #82	; 0x52
 800233a:	f000 f94b 	bl	80025d4 <BQ27441_writeExtendedData>
 800233e:	0003      	movs	r3, r0
}
 8002340:	0018      	movs	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	b005      	add	sp, #20
 8002346:	bd90      	pop	{r4, r7, pc}

08002348 <BQ27441_setDesignEnergy>:

// Configures the design energy of the connected battery.
int BQ27441_setDesignEnergy(uint16_t energy)
{
 8002348:	b590      	push	{r4, r7, lr}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	0002      	movs	r2, r0
 8002350:	1dbb      	adds	r3, r7, #6
 8002352:	801a      	strh	r2, [r3, #0]
	// Write to STATE subclass (82) of BQ27441 extended memory.
	// Offset 0x0C (12)
	// Design energy is a 2-byte piece of data - MSB first
	// Unit: mWh

	uint8_t enMSB = energy >> 8;
 8002354:	1dbb      	adds	r3, r7, #6
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	b29a      	uxth	r2, r3
 800235c:	200f      	movs	r0, #15
 800235e:	183b      	adds	r3, r7, r0
 8002360:	701a      	strb	r2, [r3, #0]
	uint8_t enLSB = energy & 0x00FF;
 8002362:	240e      	movs	r4, #14
 8002364:	193b      	adds	r3, r7, r4
 8002366:	1dba      	adds	r2, r7, #6
 8002368:	8812      	ldrh	r2, [r2, #0]
 800236a:	701a      	strb	r2, [r3, #0]
	uint8_t energyData[2] = {enLSB, enMSB};
 800236c:	210c      	movs	r1, #12
 800236e:	187b      	adds	r3, r7, r1
 8002370:	193a      	adds	r2, r7, r4
 8002372:	7812      	ldrb	r2, [r2, #0]
 8002374:	701a      	strb	r2, [r3, #0]
 8002376:	187b      	adds	r3, r7, r1
 8002378:	183a      	adds	r2, r7, r0
 800237a:	7812      	ldrb	r2, [r2, #0]
 800237c:	705a      	strb	r2, [r3, #1]
	return BQ27441_writeExtendedData(BQ27441_ID_STATE, 12, energyData, 2);
 800237e:	187a      	adds	r2, r7, r1
 8002380:	2302      	movs	r3, #2
 8002382:	210c      	movs	r1, #12
 8002384:	2052      	movs	r0, #82	; 0x52
 8002386:	f000 f925 	bl	80025d4 <BQ27441_writeExtendedData>
 800238a:	0003      	movs	r3, r0
}
 800238c:	0018      	movs	r0, r3
 800238e:	46bd      	mov	sp, r7
 8002390:	b005      	add	sp, #20
 8002392:	bd90      	pop	{r4, r7, pc}

08002394 <BQ27441_voltage>:
/*****************************************************************************
 ********************** Battery Characteristics Functions ********************
 *****************************************************************************/
// Reads and returns the battery voltage
uint16_t BQ27441_voltage(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
	return BQ27441_readWord(BQ27441_COMMAND_VOLTAGE);
 8002398:	2004      	movs	r0, #4
 800239a:	f000 f983 	bl	80026a4 <BQ27441_readWord>
 800239e:	0003      	movs	r3, r0
}
 80023a0:	0018      	movs	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <BQ27441_current>:

// Reads and returns the specified current measurement
int16_t BQ27441_current(current_measure type)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	0002      	movs	r2, r0
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	701a      	strb	r2, [r3, #0]
	int16_t current = 0;
 80023b2:	230e      	movs	r3, #14
 80023b4:	18fb      	adds	r3, r7, r3
 80023b6:	2200      	movs	r2, #0
 80023b8:	801a      	strh	r2, [r3, #0]
	switch (type)
 80023ba:	1dfb      	adds	r3, r7, #7
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d017      	beq.n	80023f2 <BQ27441_current+0x4c>
 80023c2:	dc1f      	bgt.n	8002404 <BQ27441_current+0x5e>
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <BQ27441_current+0x28>
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d009      	beq.n	80023e0 <BQ27441_current+0x3a>
 80023cc:	e01a      	b.n	8002404 <BQ27441_current+0x5e>
	{
	case AVG:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_AVG_CURRENT);
 80023ce:	2010      	movs	r0, #16
 80023d0:	f000 f968 	bl	80026a4 <BQ27441_readWord>
 80023d4:	0003      	movs	r3, r0
 80023d6:	001a      	movs	r2, r3
 80023d8:	230e      	movs	r3, #14
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	801a      	strh	r2, [r3, #0]
		break;
 80023de:	e011      	b.n	8002404 <BQ27441_current+0x5e>
	case STBY:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_STDBY_CURRENT);
 80023e0:	2012      	movs	r0, #18
 80023e2:	f000 f95f 	bl	80026a4 <BQ27441_readWord>
 80023e6:	0003      	movs	r3, r0
 80023e8:	001a      	movs	r2, r3
 80023ea:	230e      	movs	r3, #14
 80023ec:	18fb      	adds	r3, r7, r3
 80023ee:	801a      	strh	r2, [r3, #0]
		break;
 80023f0:	e008      	b.n	8002404 <BQ27441_current+0x5e>
	case MAX:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_MAX_CURRENT);
 80023f2:	2014      	movs	r0, #20
 80023f4:	f000 f956 	bl	80026a4 <BQ27441_readWord>
 80023f8:	0003      	movs	r3, r0
 80023fa:	001a      	movs	r2, r3
 80023fc:	230e      	movs	r3, #14
 80023fe:	18fb      	adds	r3, r7, r3
 8002400:	801a      	strh	r2, [r3, #0]
		break;
 8002402:	46c0      	nop			; (mov r8, r8)
	}

	return current;
 8002404:	230e      	movs	r3, #14
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	2200      	movs	r2, #0
 800240a:	5e9b      	ldrsh	r3, [r3, r2]
}
 800240c:	0018      	movs	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	b004      	add	sp, #16
 8002412:	bd80      	pop	{r7, pc}

08002414 <BQ27441_capacity>:

// Reads and returns the specified capacity measurement
uint16_t BQ27441_capacity(capacity_measure type)
{
 8002414:	b590      	push	{r4, r7, lr}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	0002      	movs	r2, r0
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	701a      	strb	r2, [r3, #0]
	uint16_t capacity = 0;
 8002420:	230e      	movs	r3, #14
 8002422:	18fb      	adds	r3, r7, r3
 8002424:	2200      	movs	r2, #0
 8002426:	801a      	strh	r2, [r3, #0]
	switch (type)
 8002428:	1dfb      	adds	r3, r7, #7
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b08      	cmp	r3, #8
 800242e:	d845      	bhi.n	80024bc <BQ27441_capacity+0xa8>
 8002430:	009a      	lsls	r2, r3, #2
 8002432:	4b26      	ldr	r3, [pc, #152]	; (80024cc <BQ27441_capacity+0xb8>)
 8002434:	18d3      	adds	r3, r2, r3
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	469f      	mov	pc, r3
	{
	case REMAIN:
		return BQ27441_readWord(BQ27441_COMMAND_REM_CAPACITY);
 800243a:	200c      	movs	r0, #12
 800243c:	f000 f932 	bl	80026a4 <BQ27441_readWord>
 8002440:	0003      	movs	r3, r0
 8002442:	e03e      	b.n	80024c2 <BQ27441_capacity+0xae>
		break;
	case FULL:
		return BQ27441_readWord(BQ27441_COMMAND_FULL_CAPACITY);
 8002444:	200e      	movs	r0, #14
 8002446:	f000 f92d 	bl	80026a4 <BQ27441_readWord>
 800244a:	0003      	movs	r3, r0
 800244c:	e039      	b.n	80024c2 <BQ27441_capacity+0xae>
		break;
	case AVAIL:
		capacity = BQ27441_readWord(BQ27441_COMMAND_NOM_CAPACITY);
 800244e:	230e      	movs	r3, #14
 8002450:	18fc      	adds	r4, r7, r3
 8002452:	2008      	movs	r0, #8
 8002454:	f000 f926 	bl	80026a4 <BQ27441_readWord>
 8002458:	0003      	movs	r3, r0
 800245a:	8023      	strh	r3, [r4, #0]
		break;
 800245c:	e02e      	b.n	80024bc <BQ27441_capacity+0xa8>
	case AVAIL_FULL:
		capacity = BQ27441_readWord(BQ27441_COMMAND_AVAIL_CAPACITY);
 800245e:	230e      	movs	r3, #14
 8002460:	18fc      	adds	r4, r7, r3
 8002462:	200a      	movs	r0, #10
 8002464:	f000 f91e 	bl	80026a4 <BQ27441_readWord>
 8002468:	0003      	movs	r3, r0
 800246a:	8023      	strh	r3, [r4, #0]
		break;
 800246c:	e026      	b.n	80024bc <BQ27441_capacity+0xa8>
	case REMAIN_F:
		capacity = BQ27441_readWord(BQ27441_COMMAND_REM_CAP_FIL);
 800246e:	230e      	movs	r3, #14
 8002470:	18fc      	adds	r4, r7, r3
 8002472:	202a      	movs	r0, #42	; 0x2a
 8002474:	f000 f916 	bl	80026a4 <BQ27441_readWord>
 8002478:	0003      	movs	r3, r0
 800247a:	8023      	strh	r3, [r4, #0]
		break;
 800247c:	e01e      	b.n	80024bc <BQ27441_capacity+0xa8>
	case REMAIN_UF:
		capacity = BQ27441_readWord(BQ27441_COMMAND_REM_CAP_UNFL);
 800247e:	230e      	movs	r3, #14
 8002480:	18fc      	adds	r4, r7, r3
 8002482:	2028      	movs	r0, #40	; 0x28
 8002484:	f000 f90e 	bl	80026a4 <BQ27441_readWord>
 8002488:	0003      	movs	r3, r0
 800248a:	8023      	strh	r3, [r4, #0]
		break;
 800248c:	e016      	b.n	80024bc <BQ27441_capacity+0xa8>
	case FULL_F:
		capacity = BQ27441_readWord(BQ27441_COMMAND_FULL_CAP_FIL);
 800248e:	230e      	movs	r3, #14
 8002490:	18fc      	adds	r4, r7, r3
 8002492:	202e      	movs	r0, #46	; 0x2e
 8002494:	f000 f906 	bl	80026a4 <BQ27441_readWord>
 8002498:	0003      	movs	r3, r0
 800249a:	8023      	strh	r3, [r4, #0]
		break;
 800249c:	e00e      	b.n	80024bc <BQ27441_capacity+0xa8>
	case FULL_UF:
		capacity = BQ27441_readWord(BQ27441_COMMAND_FULL_CAP_UNFL);
 800249e:	230e      	movs	r3, #14
 80024a0:	18fc      	adds	r4, r7, r3
 80024a2:	202c      	movs	r0, #44	; 0x2c
 80024a4:	f000 f8fe 	bl	80026a4 <BQ27441_readWord>
 80024a8:	0003      	movs	r3, r0
 80024aa:	8023      	strh	r3, [r4, #0]
		break;
 80024ac:	e006      	b.n	80024bc <BQ27441_capacity+0xa8>
	case DESIGN:
		capacity = BQ27441_readWord(BQ27441_EXTENDED_CAPACITY);
 80024ae:	230e      	movs	r3, #14
 80024b0:	18fc      	adds	r4, r7, r3
 80024b2:	203c      	movs	r0, #60	; 0x3c
 80024b4:	f000 f8f6 	bl	80026a4 <BQ27441_readWord>
 80024b8:	0003      	movs	r3, r0
 80024ba:	8023      	strh	r3, [r4, #0]
//		capacity = BQ27441_readWord(0x4A);
	}

	return capacity;
 80024bc:	230e      	movs	r3, #14
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	881b      	ldrh	r3, [r3, #0]
}
 80024c2:	0018      	movs	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b005      	add	sp, #20
 80024c8:	bd90      	pop	{r4, r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	0800b2fc 	.word	0x0800b2fc

080024d0 <BQ27441_power>:

// Reads and returns measured average power
int16_t BQ27441_power(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
	return (int16_t) BQ27441_readWord(BQ27441_COMMAND_AVG_POWER);
 80024d4:	2018      	movs	r0, #24
 80024d6:	f000 f8e5 	bl	80026a4 <BQ27441_readWord>
 80024da:	0003      	movs	r3, r0
 80024dc:	b21b      	sxth	r3, r3
}
 80024de:	0018      	movs	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <BQ27441_soc>:

// Reads and returns specified state of charge measurement
uint16_t BQ27441_soc(soc_measure type)
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	0002      	movs	r2, r0
 80024ec:	1dfb      	adds	r3, r7, #7
 80024ee:	701a      	strb	r2, [r3, #0]
	uint16_t socRet = 0;
 80024f0:	230e      	movs	r3, #14
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	2200      	movs	r2, #0
 80024f6:	801a      	strh	r2, [r3, #0]
	switch (type)
 80024f8:	1dfb      	adds	r3, r7, #7
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <BQ27441_soc+0x22>
 8002500:	2b01      	cmp	r3, #1
 8002502:	d008      	beq.n	8002516 <BQ27441_soc+0x32>
 8002504:	e00f      	b.n	8002526 <BQ27441_soc+0x42>
	{
	case FILTERED:
		socRet = BQ27441_readWord(BQ27441_COMMAND_SOC);
 8002506:	230e      	movs	r3, #14
 8002508:	18fc      	adds	r4, r7, r3
 800250a:	201c      	movs	r0, #28
 800250c:	f000 f8ca 	bl	80026a4 <BQ27441_readWord>
 8002510:	0003      	movs	r3, r0
 8002512:	8023      	strh	r3, [r4, #0]
		break;
 8002514:	e007      	b.n	8002526 <BQ27441_soc+0x42>
	case UNFILTERED:
		socRet = BQ27441_readWord(BQ27441_COMMAND_SOC_UNFL);
 8002516:	230e      	movs	r3, #14
 8002518:	18fc      	adds	r4, r7, r3
 800251a:	2030      	movs	r0, #48	; 0x30
 800251c:	f000 f8c2 	bl	80026a4 <BQ27441_readWord>
 8002520:	0003      	movs	r3, r0
 8002522:	8023      	strh	r3, [r4, #0]
		break;
 8002524:	46c0      	nop			; (mov r8, r8)
	}

	return socRet;
 8002526:	230e      	movs	r3, #14
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	881b      	ldrh	r3, [r3, #0]
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b005      	add	sp, #20
 8002532:	bd90      	pop	{r4, r7, pc}

08002534 <BQ27441_soh>:

// Reads and returns specified state of health measurement
uint8_t BQ27441_soh(soh_measure type)
{
 8002534:	b5b0      	push	{r4, r5, r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	0002      	movs	r2, r0
 800253c:	1dfb      	adds	r3, r7, #7
 800253e:	701a      	strb	r2, [r3, #0]
	uint16_t sohRaw = BQ27441_readWord(BQ27441_COMMAND_SOH);
 8002540:	250e      	movs	r5, #14
 8002542:	197c      	adds	r4, r7, r5
 8002544:	2020      	movs	r0, #32
 8002546:	f000 f8ad 	bl	80026a4 <BQ27441_readWord>
 800254a:	0003      	movs	r3, r0
 800254c:	8023      	strh	r3, [r4, #0]
	uint8_t sohStatus = sohRaw >> 8;
 800254e:	0029      	movs	r1, r5
 8002550:	187b      	adds	r3, r7, r1
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	b29a      	uxth	r2, r3
 8002558:	230d      	movs	r3, #13
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	701a      	strb	r2, [r3, #0]
	uint8_t sohPercent = sohRaw & 0x00FF;
 800255e:	200c      	movs	r0, #12
 8002560:	183b      	adds	r3, r7, r0
 8002562:	187a      	adds	r2, r7, r1
 8002564:	8812      	ldrh	r2, [r2, #0]
 8002566:	701a      	strb	r2, [r3, #0]

	if (type == PERCENT)
 8002568:	1dfb      	adds	r3, r7, #7
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d102      	bne.n	8002576 <BQ27441_soh+0x42>
		return sohPercent;
 8002570:	183b      	adds	r3, r7, r0
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	e002      	b.n	800257c <BQ27441_soh+0x48>
	else
		return sohStatus;
 8002576:	230d      	movs	r3, #13
 8002578:	18fb      	adds	r3, r7, r3
 800257a:	781b      	ldrb	r3, [r3, #0]
}
 800257c:	0018      	movs	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	b004      	add	sp, #16
 8002582:	bdb0      	pop	{r4, r5, r7, pc}

08002584 <BQ27441_temperature>:

// Reads and returns specified temperature measurement
uint16_t BQ27441_temperature(temp_measure type)
{
 8002584:	b590      	push	{r4, r7, lr}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	0002      	movs	r2, r0
 800258c:	1dfb      	adds	r3, r7, #7
 800258e:	701a      	strb	r2, [r3, #0]
	uint16_t temp = 0;
 8002590:	230e      	movs	r3, #14
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2200      	movs	r2, #0
 8002596:	801a      	strh	r2, [r3, #0]
	switch (type)
 8002598:	1dfb      	adds	r3, r7, #7
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d002      	beq.n	80025a6 <BQ27441_temperature+0x22>
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d008      	beq.n	80025b6 <BQ27441_temperature+0x32>
 80025a4:	e00f      	b.n	80025c6 <BQ27441_temperature+0x42>
	{
	case BATTERY:
		temp = BQ27441_readWord(BQ27441_COMMAND_TEMP);
 80025a6:	230e      	movs	r3, #14
 80025a8:	18fc      	adds	r4, r7, r3
 80025aa:	2002      	movs	r0, #2
 80025ac:	f000 f87a 	bl	80026a4 <BQ27441_readWord>
 80025b0:	0003      	movs	r3, r0
 80025b2:	8023      	strh	r3, [r4, #0]
		break;
 80025b4:	e007      	b.n	80025c6 <BQ27441_temperature+0x42>
	case INTERNAL_TEMP:
		temp = BQ27441_readWord(BQ27441_COMMAND_INT_TEMP);
 80025b6:	230e      	movs	r3, #14
 80025b8:	18fc      	adds	r4, r7, r3
 80025ba:	201e      	movs	r0, #30
 80025bc:	f000 f872 	bl	80026a4 <BQ27441_readWord>
 80025c0:	0003      	movs	r3, r0
 80025c2:	8023      	strh	r3, [r4, #0]
		break;
 80025c4:	46c0      	nop			; (mov r8, r8)
	}
	return temp;
 80025c6:	230e      	movs	r3, #14
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	881b      	ldrh	r3, [r3, #0]
}
 80025cc:	0018      	movs	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b005      	add	sp, #20
 80025d2:	bd90      	pop	{r4, r7, pc}

080025d4 <BQ27441_writeExtendedData>:
 *****************************************************************************/

// Write a specified number of bytes to extended data specifying a
// class ID, position offset.
int BQ27441_writeExtendedData(uint8_t classID, uint8_t offset, uint8_t * data, uint8_t len)
{
 80025d4:	b5b0      	push	{r4, r5, r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	0004      	movs	r4, r0
 80025dc:	0008      	movs	r0, r1
 80025de:	603a      	str	r2, [r7, #0]
 80025e0:	0019      	movs	r1, r3
 80025e2:	1dfb      	adds	r3, r7, #7
 80025e4:	1c22      	adds	r2, r4, #0
 80025e6:	701a      	strb	r2, [r3, #0]
 80025e8:	1dbb      	adds	r3, r7, #6
 80025ea:	1c02      	adds	r2, r0, #0
 80025ec:	701a      	strb	r2, [r3, #0]
 80025ee:	1d7b      	adds	r3, r7, #5
 80025f0:	1c0a      	adds	r2, r1, #0
 80025f2:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef ret;	// I2C return status

	if (len > 32)
 80025f4:	1d7b      	adds	r3, r7, #5
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b20      	cmp	r3, #32
 80025fa:	d902      	bls.n	8002602 <BQ27441_writeExtendedData+0x2e>
		return BAT_INIT_FAIL;
 80025fc:	2301      	movs	r3, #1
 80025fe:	425b      	negs	r3, r3
 8002600:	e04c      	b.n	800269c <BQ27441_writeExtendedData+0xc8>

	ret = BQ27441_blockDataControl();
 8002602:	250b      	movs	r5, #11
 8002604:	197c      	adds	r4, r7, r5
 8002606:	f000 f873 	bl	80026f0 <BQ27441_blockDataControl>
 800260a:	0003      	movs	r3, r0
 800260c:	7023      	strb	r3, [r4, #0]
	if (ret != HAL_OK) // // enable block data memory control
 800260e:	197b      	adds	r3, r7, r5
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d002      	beq.n	800261c <BQ27441_writeExtendedData+0x48>
		return BAT_INIT_FAIL; // Return false if enable fails
 8002616:	2301      	movs	r3, #1
 8002618:	425b      	negs	r3, r3
 800261a:	e03f      	b.n	800269c <BQ27441_writeExtendedData+0xc8>
	if (BQ27441_blockDataClass(classID) != HAL_OK) // Write class ID using DataBlockClass()
 800261c:	1dfb      	adds	r3, r7, #7
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	0018      	movs	r0, r3
 8002622:	f000 f87f 	bl	8002724 <BQ27441_blockDataClass>
 8002626:	1e03      	subs	r3, r0, #0
 8002628:	d002      	beq.n	8002630 <BQ27441_writeExtendedData+0x5c>
		return BAT_INIT_FAIL;
 800262a:	2301      	movs	r3, #1
 800262c:	425b      	negs	r3, r3
 800262e:	e035      	b.n	800269c <BQ27441_writeExtendedData+0xc8>

	BQ27441_blockDataOffset(offset / 32); // Write 32-bit block offset (usually 0)
 8002630:	1dbb      	adds	r3, r7, #6
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	095b      	lsrs	r3, r3, #5
 8002636:	b2db      	uxtb	r3, r3
 8002638:	0018      	movs	r0, r3
 800263a:	f000 f88d 	bl	8002758 <BQ27441_blockDataOffset>
	BQ27441_computeBlockChecksum(); // Compute checksum going in
 800263e:	f000 f8bd 	bl	80027bc <BQ27441_computeBlockChecksum>
	uint8_t oldCsum = BQ27441_blockDataChecksum();
 8002642:	230a      	movs	r3, #10
 8002644:	18fc      	adds	r4, r7, r3
 8002646:	f000 f8a1 	bl	800278c <BQ27441_blockDataChecksum>
 800264a:	0003      	movs	r3, r0
 800264c:	7023      	strb	r3, [r4, #0]

	// Write data bytes:
	for (int i = 0; i < len; i++)
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	e012      	b.n	800267a <BQ27441_writeExtendedData+0xa6>
	{
		// Write to offset, mod 32 if offset is greater than 32
		// The blockDataOffset above sets the 32-bit block
		BQ27441_writeBlockData((offset % 32) + i, data[i]);
 8002654:	1dbb      	adds	r3, r7, #6
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	221f      	movs	r2, #31
 800265a:	4013      	ands	r3, r2
 800265c:	b2da      	uxtb	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	18d3      	adds	r3, r2, r3
 8002664:	b2d8      	uxtb	r0, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	18d3      	adds	r3, r2, r3
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	0019      	movs	r1, r3
 8002670:	f000 f8f4 	bl	800285c <BQ27441_writeBlockData>
	for (int i = 0; i < len; i++)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3301      	adds	r3, #1
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	1d7b      	adds	r3, r7, #5
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	429a      	cmp	r2, r3
 8002682:	dbe7      	blt.n	8002654 <BQ27441_writeExtendedData+0x80>
	}

	// Write new checksum using BlockDataChecksum (0x60)
	uint8_t newCsum = BQ27441_computeBlockChecksum(); // Compute the new checksum
 8002684:	2509      	movs	r5, #9
 8002686:	197c      	adds	r4, r7, r5
 8002688:	f000 f898 	bl	80027bc <BQ27441_computeBlockChecksum>
 800268c:	0003      	movs	r3, r0
 800268e:	7023      	strb	r3, [r4, #0]
	BQ27441_writeBlockChecksum(newCsum);
 8002690:	197b      	adds	r3, r7, r5
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	0018      	movs	r0, r3
 8002696:	f000 f8c7 	bl	8002828 <BQ27441_writeBlockChecksum>


	return BAT_INIT_SUCCESS;
 800269a:	2301      	movs	r3, #1
}
 800269c:	0018      	movs	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	b004      	add	sp, #16
 80026a2:	bdb0      	pop	{r4, r5, r7, pc}

080026a4 <BQ27441_readWord>:

// Read a 16-bit command word from the BQ27441-G1A
uint16_t BQ27441_readWord(uint16_t subAddress)
{
 80026a4:	b590      	push	{r4, r7, lr}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af04      	add	r7, sp, #16
 80026aa:	0002      	movs	r2, r0
 80026ac:	1dbb      	adds	r3, r7, #6
 80026ae:	801a      	strh	r2, [r3, #0]
	uint8_t data[2];
//	i2cReadBytes(subAddress, data, 2);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), subAddress, I2C_MEMADD_SIZE_8BIT, data, 2, HAL_MAX_DELAY);
 80026b0:	1dbb      	adds	r3, r7, #6
 80026b2:	881a      	ldrh	r2, [r3, #0]
 80026b4:	480d      	ldr	r0, [pc, #52]	; (80026ec <BQ27441_readWord+0x48>)
 80026b6:	2301      	movs	r3, #1
 80026b8:	425b      	negs	r3, r3
 80026ba:	9302      	str	r3, [sp, #8]
 80026bc:	2302      	movs	r3, #2
 80026be:	9301      	str	r3, [sp, #4]
 80026c0:	240c      	movs	r4, #12
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	2301      	movs	r3, #1
 80026c8:	21aa      	movs	r1, #170	; 0xaa
 80026ca:	f004 fc43 	bl	8006f54 <HAL_I2C_Mem_Read>
	return ((uint16_t) data[1] << 8) | data[0];
 80026ce:	0021      	movs	r1, r4
 80026d0:	187b      	adds	r3, r7, r1
 80026d2:	785b      	ldrb	r3, [r3, #1]
 80026d4:	021b      	lsls	r3, r3, #8
 80026d6:	b21a      	sxth	r2, r3
 80026d8:	187b      	adds	r3, r7, r1
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b21b      	sxth	r3, r3
 80026de:	4313      	orrs	r3, r2
 80026e0:	b21b      	sxth	r3, r3
 80026e2:	b29b      	uxth	r3, r3
}
 80026e4:	0018      	movs	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	b005      	add	sp, #20
 80026ea:	bd90      	pop	{r4, r7, pc}
 80026ec:	2000041c 	.word	0x2000041c

080026f0 <BQ27441_blockDataControl>:

// Issue a BlockDataControl() command to enable BlockData access
HAL_StatusTypeDef BQ27441_blockDataControl(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af04      	add	r7, sp, #16
	uint8_t enableByte = 0x00;
 80026f6:	1dfb      	adds	r3, r7, #7
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_CONTROL, &enableByte, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CONTROL, I2C_MEMADD_SIZE_8BIT, &enableByte, 1, HAL_MAX_DELAY);
 80026fc:	4808      	ldr	r0, [pc, #32]	; (8002720 <BQ27441_blockDataControl+0x30>)
 80026fe:	2301      	movs	r3, #1
 8002700:	425b      	negs	r3, r3
 8002702:	9302      	str	r3, [sp, #8]
 8002704:	2301      	movs	r3, #1
 8002706:	9301      	str	r3, [sp, #4]
 8002708:	1dfb      	adds	r3, r7, #7
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	2301      	movs	r3, #1
 800270e:	2261      	movs	r2, #97	; 0x61
 8002710:	21aa      	movs	r1, #170	; 0xaa
 8002712:	f004 faf1 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8002716:	0003      	movs	r3, r0
}
 8002718:	0018      	movs	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	b002      	add	sp, #8
 800271e:	bd80      	pop	{r7, pc}
 8002720:	2000041c 	.word	0x2000041c

08002724 <BQ27441_blockDataClass>:

// Issue a DataClass() command to set the data class to be accessed
HAL_StatusTypeDef BQ27441_blockDataClass(uint8_t id)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af04      	add	r7, sp, #16
 800272a:	0002      	movs	r2, r0
 800272c:	1dfb      	adds	r3, r7, #7
 800272e:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_DATACLASS, &id, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_DATACLASS, I2C_MEMADD_SIZE_8BIT, &id, 1, HAL_MAX_DELAY);
 8002730:	4808      	ldr	r0, [pc, #32]	; (8002754 <BQ27441_blockDataClass+0x30>)
 8002732:	2301      	movs	r3, #1
 8002734:	425b      	negs	r3, r3
 8002736:	9302      	str	r3, [sp, #8]
 8002738:	2301      	movs	r3, #1
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	1dfb      	adds	r3, r7, #7
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	2301      	movs	r3, #1
 8002742:	223e      	movs	r2, #62	; 0x3e
 8002744:	21aa      	movs	r1, #170	; 0xaa
 8002746:	f004 fad7 	bl	8006cf8 <HAL_I2C_Mem_Write>
 800274a:	0003      	movs	r3, r0

}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b002      	add	sp, #8
 8002752:	bd80      	pop	{r7, pc}
 8002754:	2000041c 	.word	0x2000041c

08002758 <BQ27441_blockDataOffset>:

// Issue a DataBlock() command to set the data block to be accessed
HAL_StatusTypeDef BQ27441_blockDataOffset(uint8_t offset)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af04      	add	r7, sp, #16
 800275e:	0002      	movs	r2, r0
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_DATABLOCK, &offset, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_DATABLOCK, I2C_MEMADD_SIZE_8BIT, &offset, 1, HAL_MAX_DELAY);
 8002764:	4808      	ldr	r0, [pc, #32]	; (8002788 <BQ27441_blockDataOffset+0x30>)
 8002766:	2301      	movs	r3, #1
 8002768:	425b      	negs	r3, r3
 800276a:	9302      	str	r3, [sp, #8]
 800276c:	2301      	movs	r3, #1
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	1dfb      	adds	r3, r7, #7
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	2301      	movs	r3, #1
 8002776:	223f      	movs	r2, #63	; 0x3f
 8002778:	21aa      	movs	r1, #170	; 0xaa
 800277a:	f004 fabd 	bl	8006cf8 <HAL_I2C_Mem_Write>
 800277e:	0003      	movs	r3, r0

}
 8002780:	0018      	movs	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	b002      	add	sp, #8
 8002786:	bd80      	pop	{r7, pc}
 8002788:	2000041c 	.word	0x2000041c

0800278c <BQ27441_blockDataChecksum>:

// Read the current checksum using BlockDataCheckSum()
uint8_t BQ27441_blockDataChecksum(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af04      	add	r7, sp, #16
	uint8_t csum;
//	i2cReadBytes(BQ27441_EXTENDED_CHECKSUM, &csum, 1);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, &csum, 1, HAL_MAX_DELAY);
 8002792:	4809      	ldr	r0, [pc, #36]	; (80027b8 <BQ27441_blockDataChecksum+0x2c>)
 8002794:	2301      	movs	r3, #1
 8002796:	425b      	negs	r3, r3
 8002798:	9302      	str	r3, [sp, #8]
 800279a:	2301      	movs	r3, #1
 800279c:	9301      	str	r3, [sp, #4]
 800279e:	1dfb      	adds	r3, r7, #7
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	2301      	movs	r3, #1
 80027a4:	2260      	movs	r2, #96	; 0x60
 80027a6:	21aa      	movs	r1, #170	; 0xaa
 80027a8:	f004 fbd4 	bl	8006f54 <HAL_I2C_Mem_Read>
	return csum;
 80027ac:	1dfb      	adds	r3, r7, #7
 80027ae:	781b      	ldrb	r3, [r3, #0]
}
 80027b0:	0018      	movs	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	b002      	add	sp, #8
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	2000041c 	.word	0x2000041c

080027bc <BQ27441_computeBlockChecksum>:

// Read all 32 bytes of the loaded extended data and compute a
// checksum based on the values.
uint8_t BQ27441_computeBlockChecksum(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08e      	sub	sp, #56	; 0x38
 80027c0:	af04      	add	r7, sp, #16
	uint8_t data[32];
	// i2cReadBytes(BQ27441_EXTENDED_BLOCKDATA, data, 32);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, data, 32, HAL_MAX_DELAY);
 80027c2:	4818      	ldr	r0, [pc, #96]	; (8002824 <BQ27441_computeBlockChecksum+0x68>)
 80027c4:	2301      	movs	r3, #1
 80027c6:	425b      	negs	r3, r3
 80027c8:	9302      	str	r3, [sp, #8]
 80027ca:	2320      	movs	r3, #32
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	003b      	movs	r3, r7
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2301      	movs	r3, #1
 80027d4:	2260      	movs	r2, #96	; 0x60
 80027d6:	21aa      	movs	r1, #170	; 0xaa
 80027d8:	f004 fbbc 	bl	8006f54 <HAL_I2C_Mem_Read>


	uint8_t csum = 0;
 80027dc:	2327      	movs	r3, #39	; 0x27
 80027de:	18fb      	adds	r3, r7, r3
 80027e0:	2200      	movs	r2, #0
 80027e2:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<32; i++)
 80027e4:	2300      	movs	r3, #0
 80027e6:	623b      	str	r3, [r7, #32]
 80027e8:	e00c      	b.n	8002804 <BQ27441_computeBlockChecksum+0x48>
	{
		csum += data[i];
 80027ea:	003a      	movs	r2, r7
 80027ec:	6a3b      	ldr	r3, [r7, #32]
 80027ee:	18d3      	adds	r3, r2, r3
 80027f0:	7819      	ldrb	r1, [r3, #0]
 80027f2:	2227      	movs	r2, #39	; 0x27
 80027f4:	18bb      	adds	r3, r7, r2
 80027f6:	18ba      	adds	r2, r7, r2
 80027f8:	7812      	ldrb	r2, [r2, #0]
 80027fa:	188a      	adds	r2, r1, r2
 80027fc:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<32; i++)
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	3301      	adds	r3, #1
 8002802:	623b      	str	r3, [r7, #32]
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b1f      	cmp	r3, #31
 8002808:	ddef      	ble.n	80027ea <BQ27441_computeBlockChecksum+0x2e>
	}
	csum = 255 - csum;
 800280a:	2127      	movs	r1, #39	; 0x27
 800280c:	187b      	adds	r3, r7, r1
 800280e:	187a      	adds	r2, r7, r1
 8002810:	7812      	ldrb	r2, [r2, #0]
 8002812:	43d2      	mvns	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]

	return csum;
 8002816:	187b      	adds	r3, r7, r1
 8002818:	781b      	ldrb	r3, [r3, #0]
}
 800281a:	0018      	movs	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	b00a      	add	sp, #40	; 0x28
 8002820:	bd80      	pop	{r7, pc}
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	2000041c 	.word	0x2000041c

08002828 <BQ27441_writeBlockChecksum>:

// Use the BlockDataCheckSum() command to write a checksum value
HAL_StatusTypeDef BQ27441_writeBlockChecksum(uint8_t csum)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af04      	add	r7, sp, #16
 800282e:	0002      	movs	r2, r0
 8002830:	1dfb      	adds	r3, r7, #7
 8002832:	701a      	strb	r2, [r3, #0]
	//return i2cWriteBytes(BQ27441_EXTENDED_CHECKSUM, &csum, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, &csum, 1, HAL_MAX_DELAY);
 8002834:	4808      	ldr	r0, [pc, #32]	; (8002858 <BQ27441_writeBlockChecksum+0x30>)
 8002836:	2301      	movs	r3, #1
 8002838:	425b      	negs	r3, r3
 800283a:	9302      	str	r3, [sp, #8]
 800283c:	2301      	movs	r3, #1
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	1dfb      	adds	r3, r7, #7
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2301      	movs	r3, #1
 8002846:	2260      	movs	r2, #96	; 0x60
 8002848:	21aa      	movs	r1, #170	; 0xaa
 800284a:	f004 fa55 	bl	8006cf8 <HAL_I2C_Mem_Write>
 800284e:	0003      	movs	r3, r0
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	b002      	add	sp, #8
 8002856:	bd80      	pop	{r7, pc}
 8002858:	2000041c 	.word	0x2000041c

0800285c <BQ27441_writeBlockData>:

// Use BlockData() to write a byte to an offset of the loaded data
HAL_StatusTypeDef BQ27441_writeBlockData(uint8_t offset, uint8_t data)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af04      	add	r7, sp, #16
 8002862:	0002      	movs	r2, r0
 8002864:	1dfb      	adds	r3, r7, #7
 8002866:	701a      	strb	r2, [r3, #0]
 8002868:	1dbb      	adds	r3, r7, #6
 800286a:	1c0a      	adds	r2, r1, #0
 800286c:	701a      	strb	r2, [r3, #0]
	uint8_t address = offset + BQ27441_EXTENDED_BLOCKDATA;
 800286e:	210f      	movs	r1, #15
 8002870:	187b      	adds	r3, r7, r1
 8002872:	1dfa      	adds	r2, r7, #7
 8002874:	7812      	ldrb	r2, [r2, #0]
 8002876:	3240      	adds	r2, #64	; 0x40
 8002878:	701a      	strb	r2, [r3, #0]
	//return i2cWriteBytes(address, &data, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), address, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800287a:	187b      	adds	r3, r7, r1
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4808      	ldr	r0, [pc, #32]	; (80028a4 <BQ27441_writeBlockData+0x48>)
 8002882:	2301      	movs	r3, #1
 8002884:	425b      	negs	r3, r3
 8002886:	9302      	str	r3, [sp, #8]
 8002888:	2301      	movs	r3, #1
 800288a:	9301      	str	r3, [sp, #4]
 800288c:	1dbb      	adds	r3, r7, #6
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	2301      	movs	r3, #1
 8002892:	21aa      	movs	r1, #170	; 0xaa
 8002894:	f004 fa30 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8002898:	0003      	movs	r3, r0

}
 800289a:	0018      	movs	r0, r3
 800289c:	46bd      	mov	sp, r7
 800289e:	b004      	add	sp, #16
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	46c0      	nop			; (mov r8, r8)
 80028a4:	2000041c 	.word	0x2000041c

080028a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <MX_DMA_Init+0x48>)
 80028b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028b2:	4b0f      	ldr	r3, [pc, #60]	; (80028f0 <MX_DMA_Init+0x48>)
 80028b4:	2101      	movs	r1, #1
 80028b6:	430a      	orrs	r2, r1
 80028b8:	631a      	str	r2, [r3, #48]	; 0x30
 80028ba:	4b0d      	ldr	r3, [pc, #52]	; (80028f0 <MX_DMA_Init+0x48>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	2201      	movs	r2, #1
 80028c0:	4013      	ands	r3, r2
 80028c2:	607b      	str	r3, [r7, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2100      	movs	r1, #0
 80028ca:	2009      	movs	r0, #9
 80028cc:	f003 fdd8 	bl	8006480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028d0:	2009      	movs	r0, #9
 80028d2:	f003 fdea 	bl	80064aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	200a      	movs	r0, #10
 80028dc:	f003 fdd0 	bl	8006480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80028e0:	200a      	movs	r0, #10
 80028e2:	f003 fde2 	bl	80064aa <HAL_NVIC_EnableIRQ>

}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b002      	add	sp, #8
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	46c0      	nop			; (mov r8, r8)
 80028f0:	40021000 	.word	0x40021000

080028f4 <epd_command>:
    @brief This function sends an EPD command with no data
    @param c    The command to send
    @param end  If true, the CS pin will be pulled high following the transaction. Pass true for Adafruit functions that don't define it during call!
    @return     A byte of data read back from the EPD.
*/
uint8_t epd_command(uint8_t c, bool end) {
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	0002      	movs	r2, r0
 80028fc:	1dfb      	adds	r3, r7, #7
 80028fe:	701a      	strb	r2, [r3, #0]
 8002900:	1dbb      	adds	r3, r7, #6
 8002902:	1c0a      	adds	r2, r1, #0
 8002904:	701a      	strb	r2, [r3, #0]
    EPD_CS_HIGH;    // Ensure the CS pin is high before starting the transaction
 8002906:	4b2d      	ldr	r3, [pc, #180]	; (80029bc <epd_command+0xc8>)
 8002908:	2201      	movs	r2, #1
 800290a:	2140      	movs	r1, #64	; 0x40
 800290c:	0018      	movs	r0, r3
 800290e:	f004 f919 	bl	8006b44 <HAL_GPIO_WritePin>
    EPD_DC_LOW;     // Set DC low to indicate that a command is being sent
 8002912:	4b2b      	ldr	r3, [pc, #172]	; (80029c0 <epd_command+0xcc>)
 8002914:	2200      	movs	r2, #0
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	0018      	movs	r0, r3
 800291a:	f004 f913 	bl	8006b44 <HAL_GPIO_WritePin>
    EPD_CS_LOW;     // Set CS low to indicate the start of the transaction
 800291e:	4b27      	ldr	r3, [pc, #156]	; (80029bc <epd_command+0xc8>)
 8002920:	2200      	movs	r2, #0
 8002922:	2140      	movs	r1, #64	; 0x40
 8002924:	0018      	movs	r0, r3
 8002926:	f004 f90d 	bl	8006b44 <HAL_GPIO_WritePin>

    uint8_t rxData;
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&EPD_SPI, &c, &rxData, 1, HAL_MAX_DELAY);
 800292a:	2517      	movs	r5, #23
 800292c:	197c      	adds	r4, r7, r5
 800292e:	230f      	movs	r3, #15
 8002930:	18fa      	adds	r2, r7, r3
 8002932:	1df9      	adds	r1, r7, #7
 8002934:	4823      	ldr	r0, [pc, #140]	; (80029c4 <epd_command+0xd0>)
 8002936:	2301      	movs	r3, #1
 8002938:	425b      	negs	r3, r3
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2301      	movs	r3, #1
 800293e:	f006 f96f 	bl	8008c20 <HAL_SPI_TransmitReceive>
 8002942:	0003      	movs	r3, r0
 8002944:	7023      	strb	r3, [r4, #0]

    if (status != HAL_OK) {
 8002946:	197b      	adds	r3, r7, r5
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d024      	beq.n	8002998 <epd_command+0xa4>
        char *err;
        switch (status) {
 800294e:	197b      	adds	r3, r7, r5
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b03      	cmp	r3, #3
 8002954:	d00b      	beq.n	800296e <epd_command+0x7a>
 8002956:	dc18      	bgt.n	800298a <epd_command+0x96>
 8002958:	2b01      	cmp	r3, #1
 800295a:	d00f      	beq.n	800297c <epd_command+0x88>
 800295c:	2b02      	cmp	r3, #2
 800295e:	d114      	bne.n	800298a <epd_command+0x96>
            case HAL_BUSY:
                err = "EPD_COMMAND: FAILED TO TX/RX - HAL_BUSY";
 8002960:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <epd_command+0xd4>)
 8002962:	613b      	str	r3, [r7, #16]
                serial_println(err);
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	0018      	movs	r0, r3
 8002968:	f001 ff06 	bl	8004778 <serial_println>
                break;
 800296c:	e015      	b.n	800299a <epd_command+0xa6>
            case HAL_TIMEOUT:
                err = "EPD_COMMAND: FAILED TO TX/RX - HAL_TIMEOUT";
 800296e:	4b17      	ldr	r3, [pc, #92]	; (80029cc <epd_command+0xd8>)
 8002970:	613b      	str	r3, [r7, #16]
                serial_println(err);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	0018      	movs	r0, r3
 8002976:	f001 feff 	bl	8004778 <serial_println>
                break;
 800297a:	e00e      	b.n	800299a <epd_command+0xa6>
            case HAL_ERROR:
                err = "EPD_COMMAND: FAILED TO TX/RX - HAL_ERROR";
 800297c:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <epd_command+0xdc>)
 800297e:	613b      	str	r3, [r7, #16]
                serial_println(err);
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	0018      	movs	r0, r3
 8002984:	f001 fef8 	bl	8004778 <serial_println>
                break;
 8002988:	e007      	b.n	800299a <epd_command+0xa6>
            default:
                err = "EPD_COMMAND: FAILED TO TX/RX - UNKNOWN ERROR";
 800298a:	4b12      	ldr	r3, [pc, #72]	; (80029d4 <epd_command+0xe0>)
 800298c:	613b      	str	r3, [r7, #16]
                serial_println(err);
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	0018      	movs	r0, r3
 8002992:	f001 fef1 	bl	8004778 <serial_println>
                break;
 8002996:	e000      	b.n	800299a <epd_command+0xa6>
        }
    }
 8002998:	46c0      	nop			; (mov r8, r8)

    if (end) {
 800299a:	1dbb      	adds	r3, r7, #6
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <epd_command+0xba>
        EPD_CS_HIGH;
 80029a2:	4b06      	ldr	r3, [pc, #24]	; (80029bc <epd_command+0xc8>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	2140      	movs	r1, #64	; 0x40
 80029a8:	0018      	movs	r0, r3
 80029aa:	f004 f8cb 	bl	8006b44 <HAL_GPIO_WritePin>
    }

    return rxData;
 80029ae:	230f      	movs	r3, #15
 80029b0:	18fb      	adds	r3, r7, r3
 80029b2:	781b      	ldrb	r3, [r3, #0]
}
 80029b4:	0018      	movs	r0, r3
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b006      	add	sp, #24
 80029ba:	bdb0      	pop	{r4, r5, r7, pc}
 80029bc:	50000400 	.word	0x50000400
 80029c0:	50000800 	.word	0x50000800
 80029c4:	200004fc 	.word	0x200004fc
 80029c8:	0800aaa0 	.word	0x0800aaa0
 80029cc:	0800aac8 	.word	0x0800aac8
 80029d0:	0800aaf4 	.word	0x0800aaf4
 80029d4:	0800ab20 	.word	0x0800ab20

080029d8 <epd_data>:
/*!
    @brief This function sends data to the EPD for an ONGOING transaction
    @param buf the buffer of data to send
    @param len the length of the data buffer
*/
void epd_data(const uint8_t *buf, uint16_t len) {
 80029d8:	b590      	push	{r4, r7, lr}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	000a      	movs	r2, r1
 80029e2:	1cbb      	adds	r3, r7, #2
 80029e4:	801a      	strh	r2, [r3, #0]
    EPD_DC_HIGH;
 80029e6:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <epd_data+0x40>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	2180      	movs	r1, #128	; 0x80
 80029ec:	0018      	movs	r0, r3
 80029ee:	f004 f8a9 	bl	8006b44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&EPD_SPI, buf, len, HAL_MAX_DELAY);
 80029f2:	2301      	movs	r3, #1
 80029f4:	425c      	negs	r4, r3
 80029f6:	1cbb      	adds	r3, r7, #2
 80029f8:	881a      	ldrh	r2, [r3, #0]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4807      	ldr	r0, [pc, #28]	; (8002a1c <epd_data+0x44>)
 80029fe:	0023      	movs	r3, r4
 8002a00:	f005 fe92 	bl	8008728 <HAL_SPI_Transmit>
    EPD_CS_HIGH;
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <epd_data+0x48>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	2140      	movs	r1, #64	; 0x40
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f004 f89a 	bl	8006b44 <HAL_GPIO_WritePin>
}
 8002a10:	46c0      	nop			; (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b003      	add	sp, #12
 8002a16:	bd90      	pop	{r4, r7, pc}
 8002a18:	50000800 	.word	0x50000800
 8002a1c:	200004fc 	.word	0x200004fc
 8002a20:	50000400 	.word	0x50000400

08002a24 <epd_pCommand>:
    @brief This function sends an EPD command with data
    @param c the command to send
    @param buf the buffer of data to send
    @param len the length of the data buffer
*/
void epd_pCommand(uint8_t c, const uint8_t *buf, uint16_t len) {
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6039      	str	r1, [r7, #0]
 8002a2c:	0011      	movs	r1, r2
 8002a2e:	1dfb      	adds	r3, r7, #7
 8002a30:	1c02      	adds	r2, r0, #0
 8002a32:	701a      	strb	r2, [r3, #0]
 8002a34:	1d3b      	adds	r3, r7, #4
 8002a36:	1c0a      	adds	r2, r1, #0
 8002a38:	801a      	strh	r2, [r3, #0]
    epd_command(c, false);
 8002a3a:	1dfb      	adds	r3, r7, #7
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2100      	movs	r1, #0
 8002a40:	0018      	movs	r0, r3
 8002a42:	f7ff ff57 	bl	80028f4 <epd_command>
    epd_data(buf, len);
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	881a      	ldrh	r2, [r3, #0]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	0011      	movs	r1, r2
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f7ff ffc2 	bl	80029d8 <epd_data>
}
 8002a54:	46c0      	nop			; (mov r8, r8)
 8002a56:	46bd      	mov	sp, r7
 8002a58:	b002      	add	sp, #8
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <epd_reset>:
}

/*!
 * @brief This function performs a hardware reset on the display if EPD_NRST_PIN is defined
 */
void epd_reset() {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
        HAL_Delay(10);
        HAL_GPIO_WritePin(EPD_NRST_GPIO_Port, EPD_NRST_Pin, GPIO_PIN_SET);
        HAL_Delay(10);
    }
#endif
}
 8002a60:	46c0      	nop			; (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <epd_busy>:

/*!
 * @brief If EPD_BUSY_Pin is defined, this function blocks execution while the EPD is busy. Else, it simply waits.
 */
void epd_busy() {
 8002a66:	b580      	push	{r7, lr}
 8002a68:	af00      	add	r7, sp, #0
        }
    } else {
        HAL_Delay(BUSY_WAIT);
    }
#else
    HAL_Delay(BUSY_WAIT);
 8002a6a:	23fa      	movs	r3, #250	; 0xfa
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f002 ff02 	bl	8005878 <HAL_Delay>
#endif
}
 8002a74:	46c0      	nop			; (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <epd_powerDown>:

/*!
 * @brief This function performs the EPD power down sequence.
 *          If EPD_NRST_Pin is defined, the EPD will be put in a deep sleep mode to further conserve power.
 */
void epd_powerDown() {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
    uint8_t buf[1];

    buf[0] = 0xF7;
 8002a82:	1d3b      	adds	r3, r7, #4
 8002a84:	22f7      	movs	r2, #247	; 0xf7
 8002a86:	701a      	strb	r2, [r3, #0]
    epd_pCommand(IL91874_CDI, buf, 1);
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	0019      	movs	r1, r3
 8002a8e:	2050      	movs	r0, #80	; 0x50
 8002a90:	f7ff ffc8 	bl	8002a24 <epd_pCommand>

    // power off
    epd_command(IL91874_POWER_OFF, true);
 8002a94:	2101      	movs	r1, #1
 8002a96:	2002      	movs	r0, #2
 8002a98:	f7ff ff2c 	bl	80028f4 <epd_command>
    epd_busy();
 8002a9c:	f7ff ffe3 	bl	8002a66 <epd_busy>

    // Only deep sleep if we can get out of it
    if (use_nrst) {
 8002aa0:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <epd_powerDown+0x48>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d008      	beq.n	8002aba <epd_powerDown+0x3e>
        buf[0] = 0xA5;
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	22a5      	movs	r2, #165	; 0xa5
 8002aac:	701a      	strb	r2, [r3, #0]
        epd_pCommand(IL91874_DEEP_SLEEP, buf, 1);
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	2007      	movs	r0, #7
 8002ab6:	f7ff ffb5 	bl	8002a24 <epd_pCommand>
    }
}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b002      	add	sp, #8
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	200000ac 	.word	0x200000ac

08002ac8 <set_black_buffer>:
 * @brief This function sets the global variables for black buffer. Can be used to swap buffers b/t colors.
 *          NOTE: Ability to swap buffers requires that EPD_USE_COLOR be defined.
 * @param index     The buffer to select for black.
 * @param inverted  Whether or not to treat the colors in the buffer as inverted.
 */
void set_black_buffer(int8_t index, bool inverted) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	0002      	movs	r2, r0
 8002ad0:	1dfb      	adds	r3, r7, #7
 8002ad2:	701a      	strb	r2, [r3, #0]
 8002ad4:	1dbb      	adds	r3, r7, #6
 8002ad6:	1c0a      	adds	r2, r1, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
    if (index == 0) {
 8002ada:	1dfb      	adds	r3, r7, #7
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	b25b      	sxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10c      	bne.n	8002afe <set_black_buffer+0x36>
        if (use_sram) {
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <set_black_buffer+0x48>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d004      	beq.n	8002af6 <set_black_buffer+0x2e>
            black_buffer_addr = buffer1_addr;
 8002aec:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <set_black_buffer+0x4c>)
 8002aee:	881a      	ldrh	r2, [r3, #0]
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <set_black_buffer+0x50>)
 8002af2:	801a      	strh	r2, [r3, #0]
 8002af4:	e003      	b.n	8002afe <set_black_buffer+0x36>
        } else {
            black_buffer = buffer1;
 8002af6:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <set_black_buffer+0x54>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <set_black_buffer+0x58>)
 8002afc:	601a      	str	r2, [r3, #0]
        } else {
            black_buffer = buffer2;
        }
    }
#endif
    black_buffer_inverted = inverted;
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <set_black_buffer+0x5c>)
 8002b00:	1dba      	adds	r2, r7, #6
 8002b02:	7812      	ldrb	r2, [r2, #0]
 8002b04:	701a      	strb	r2, [r3, #0]
}
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b002      	add	sp, #8
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	20000004 	.word	0x20000004
 8002b14:	20000402 	.word	0x20000402
 8002b18:	20000400 	.word	0x20000400
 8002b1c:	20000408 	.word	0x20000408
 8002b20:	2000040c 	.word	0x2000040c
 8002b24:	200000ae 	.word	0x200000ae

08002b28 <epd_init>:

/*!
 * @brief This function performs the initialization sequence for the EPD.
 * @param sram_enabled  A boolean that indicates whether or not the use the EPD's external SRAM module.
 */
void epd_init(bool sram_enabled) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	0002      	movs	r2, r0
 8002b30:	1dfb      	adds	r3, r7, #7
 8002b32:	701a      	strb	r2, [r3, #0]
    buffer1_size = ((uint32_t) EPD_WIDTH * (uint32_t) EPD_HEIGHT) / 8;  // Calculate the (first) buffer's size
 8002b34:	4b2b      	ldr	r3, [pc, #172]	; (8002be4 <epd_init+0xbc>)
 8002b36:	4a2c      	ldr	r2, [pc, #176]	; (8002be8 <epd_init+0xc0>)
 8002b38:	601a      	str	r2, [r3, #0]
    use_sram = sram_enabled;                                            // Set the SRAM usage flag
 8002b3a:	4b2c      	ldr	r3, [pc, #176]	; (8002bec <epd_init+0xc4>)
 8002b3c:	1dfa      	adds	r2, r7, #7
 8002b3e:	7812      	ldrb	r2, [r2, #0]
 8002b40:	701a      	strb	r2, [r3, #0]
    } else {                                        // Set up buffers for MCU RAM usage
        buffer1 = (uint8_t *) malloc(buffer1_size); // First buffer's address
        buffer2 = (uint8_t *) malloc(buffer2_size); // Second buffer's address
    }
#else
    if (use_sram) {         // Set up the buffer for SRAM usage
 8002b42:	4b2a      	ldr	r3, [pc, #168]	; (8002bec <epd_init+0xc4>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d006      	beq.n	8002b58 <epd_init+0x30>
        buffer1_addr = 0;   // The buffer's address
 8002b4a:	4b29      	ldr	r3, [pc, #164]	; (8002bf0 <epd_init+0xc8>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	801a      	strh	r2, [r3, #0]
        buffer1 = NULL;     // Set MCU RAM buffer pointer to NULL
 8002b50:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <epd_init+0xcc>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	e008      	b.n	8002b6a <epd_init+0x42>
    } else {                                        // Set up buffer for MCU RAM usage
        buffer1 = (uint8_t *) malloc(buffer1_size); // The buffer's address
 8002b58:	4b22      	ldr	r3, [pc, #136]	; (8002be4 <epd_init+0xbc>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f007 fe1b 	bl	800a798 <malloc>
 8002b62:	0003      	movs	r3, r0
 8002b64:	001a      	movs	r2, r3
 8002b66:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <epd_init+0xcc>)
 8002b68:	601a      	str	r2, [r3, #0]
    }
#endif

    single_byte_tx = true;  // Seems like this EPD requires CS to go high b/t each byte, ergo single byte transactions
 8002b6a:	4b23      	ldr	r3, [pc, #140]	; (8002bf8 <epd_init+0xd0>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	701a      	strb	r2, [r3, #0]

    if (use_sram) { // If using SRAM, set the SRAM module to run in sequential mode
 8002b70:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <epd_init+0xc4>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d004      	beq.n	8002b82 <epd_init+0x5a>
        sram_write8(0, K640_SEQUENTIAL_MODE, MCPSRAM_WRSR);
 8002b78:	2201      	movs	r2, #1
 8002b7a:	2140      	movs	r1, #64	; 0x40
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f002 f874 	bl	8004c6a <sram_write8>
    }

    EPD_CS_HIGH;                                // Make sure CS starts high.
 8002b82:	4b1e      	ldr	r3, [pc, #120]	; (8002bfc <epd_init+0xd4>)
 8002b84:	2201      	movs	r2, #1
 8002b86:	2140      	movs	r1, #64	; 0x40
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f003 ffdb 	bl	8006b44 <HAL_GPIO_WritePin>
    epd_reset();                                // reset the display, if at all possible.
 8002b8e:	f7ff ff65 	bl	8002a5c <epd_reset>
    epd_powerDown();                            // Turn off the display.
 8002b92:	f7ff ff73 	bl	8002a7c <epd_powerDown>
    epd_init_code = ti_270c44_tri_init_code;    // Set the pointer to the correct initialization code.
 8002b96:	4b1a      	ldr	r3, [pc, #104]	; (8002c00 <epd_init+0xd8>)
 8002b98:	4a1a      	ldr	r2, [pc, #104]	; (8002c04 <epd_init+0xdc>)
 8002b9a:	601a      	str	r2, [r3, #0]

    // Setup the black and color buffers to buffer1 and buffer2 respectively
    set_black_buffer(0, false);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	f7ff ff92 	bl	8002ac8 <set_black_buffer>
#ifdef EPD_USE_COLOR
    set_color_buffer(1, false);
#endif

    // Initialize layer_colors[] LUT
    layer_colors[EPD_WHITE] = 0b00;
 8002ba4:	4b18      	ldr	r3, [pc, #96]	; (8002c08 <epd_init+0xe0>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
    layer_colors[EPD_BLACK] = 0b01;
 8002baa:	4b17      	ldr	r3, [pc, #92]	; (8002c08 <epd_init+0xe0>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	705a      	strb	r2, [r3, #1]
    layer_colors[EPD_RED] = 0b10;
 8002bb0:	4b15      	ldr	r3, [pc, #84]	; (8002c08 <epd_init+0xe0>)
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	709a      	strb	r2, [r3, #2]
    layer_colors[EPD_GRAY] = 0b10;
 8002bb6:	4b14      	ldr	r3, [pc, #80]	; (8002c08 <epd_init+0xe0>)
 8002bb8:	2202      	movs	r2, #2
 8002bba:	70da      	strb	r2, [r3, #3]
    layer_colors[EPD_LIGHT] = 0b00;
 8002bbc:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <epd_init+0xe0>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	715a      	strb	r2, [r3, #5]
    layer_colors[EPD_DARK] = 0b01;
 8002bc2:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <epd_init+0xe0>)
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	711a      	strb	r2, [r3, #4]

    // Set the display width, height, and rotation to their default values.
    width = EPD_WIDTH;
 8002bc8:	4b10      	ldr	r3, [pc, #64]	; (8002c0c <epd_init+0xe4>)
 8002bca:	2284      	movs	r2, #132	; 0x84
 8002bcc:	0052      	lsls	r2, r2, #1
 8002bce:	801a      	strh	r2, [r3, #0]
    height = EPD_HEIGHT;
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	; (8002c10 <epd_init+0xe8>)
 8002bd2:	22b0      	movs	r2, #176	; 0xb0
 8002bd4:	801a      	strh	r2, [r3, #0]
    rotation = 2;           // Set rotation to 2 since it matches the push-buttons on the shield
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <epd_init+0xec>)
 8002bd8:	2202      	movs	r2, #2
 8002bda:	701a      	strb	r2, [r3, #0]
}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b002      	add	sp, #8
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	20000404 	.word	0x20000404
 8002be8:	000016b0 	.word	0x000016b0
 8002bec:	20000004 	.word	0x20000004
 8002bf0:	20000402 	.word	0x20000402
 8002bf4:	20000408 	.word	0x20000408
 8002bf8:	200000ad 	.word	0x200000ad
 8002bfc:	50000400 	.word	0x50000400
 8002c00:	200000b0 	.word	0x200000b0
 8002c04:	0800b320 	.word	0x0800b320
 8002c08:	20000410 	.word	0x20000410
 8002c0c:	20000418 	.word	0x20000418
 8002c10:	20000416 	.word	0x20000416
 8002c14:	20000005 	.word	0x20000005

08002c18 <draw_pixel>:
 * @brief This function draws a pixel in the display buffer.
 * @param x     The x-coordinate of the pixel
 * @param y     The y-coordinate of the pixel
 * @param color The color of the pixel
 */
void draw_pixel(int16_t x, int16_t y, uint16_t color) {
 8002c18:	b590      	push	{r4, r7, lr}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	0004      	movs	r4, r0
 8002c20:	0008      	movs	r0, r1
 8002c22:	0011      	movs	r1, r2
 8002c24:	1dbb      	adds	r3, r7, #6
 8002c26:	1c22      	adds	r2, r4, #0
 8002c28:	801a      	strh	r2, [r3, #0]
 8002c2a:	1d3b      	adds	r3, r7, #4
 8002c2c:	1c02      	adds	r2, r0, #0
 8002c2e:	801a      	strh	r2, [r3, #0]
 8002c30:	1cbb      	adds	r3, r7, #2
 8002c32:	1c0a      	adds	r2, r1, #0
 8002c34:	801a      	strh	r2, [r3, #0]
    if ((x < 0) || (x >= width) || (y < 0) || (y >= height)) {
 8002c36:	1dbb      	adds	r3, r7, #6
 8002c38:	2200      	movs	r2, #0
 8002c3a:	5e9b      	ldrsh	r3, [r3, r2]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	db12      	blt.n	8002c66 <draw_pixel+0x4e>
 8002c40:	1dbb      	adds	r3, r7, #6
 8002c42:	2200      	movs	r2, #0
 8002c44:	5e9b      	ldrsh	r3, [r3, r2]
 8002c46:	4a84      	ldr	r2, [pc, #528]	; (8002e58 <draw_pixel+0x240>)
 8002c48:	8812      	ldrh	r2, [r2, #0]
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	da0b      	bge.n	8002c66 <draw_pixel+0x4e>
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	2200      	movs	r2, #0
 8002c52:	5e9b      	ldrsh	r3, [r3, r2]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	db06      	blt.n	8002c66 <draw_pixel+0x4e>
 8002c58:	1d3b      	adds	r3, r7, #4
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	5e9b      	ldrsh	r3, [r3, r2]
 8002c5e:	4a7f      	ldr	r2, [pc, #508]	; (8002e5c <draw_pixel+0x244>)
 8002c60:	8812      	ldrh	r2, [r2, #0]
 8002c62:	4293      	cmp	r3, r2
 8002c64:	db0a      	blt.n	8002c7c <draw_pixel+0x64>
        serial_printf("Pixel off screen! (%d, %d)", x, y);
 8002c66:	1dbb      	adds	r3, r7, #6
 8002c68:	2100      	movs	r1, #0
 8002c6a:	5e59      	ldrsh	r1, [r3, r1]
 8002c6c:	1d3b      	adds	r3, r7, #4
 8002c6e:	2200      	movs	r2, #0
 8002c70:	5e9a      	ldrsh	r2, [r3, r2]
 8002c72:	4b7b      	ldr	r3, [pc, #492]	; (8002e60 <draw_pixel+0x248>)
 8002c74:	0018      	movs	r0, r3
 8002c76:	f001 fdbf 	bl	80047f8 <serial_printf>
 8002c7a:	e0e9      	b.n	8002e50 <draw_pixel+0x238>
    uint8_t *black_pBuf;
#ifdef EPD_USE_COLOR
    uint8_t *color_pBuf;
#endif

    switch (rotation) {
 8002c7c:	4b79      	ldr	r3, [pc, #484]	; (8002e64 <draw_pixel+0x24c>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d035      	beq.n	8002cf0 <draw_pixel+0xd8>
 8002c84:	dc49      	bgt.n	8002d1a <draw_pixel+0x102>
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d022      	beq.n	8002cd0 <draw_pixel+0xb8>
 8002c8a:	dc46      	bgt.n	8002d1a <draw_pixel+0x102>
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <draw_pixel+0x7e>
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d007      	beq.n	8002ca4 <draw_pixel+0x8c>
 8002c94:	e041      	b.n	8002d1a <draw_pixel+0x102>
    	case 0:
    		y = y + 8;
 8002c96:	1d3b      	adds	r3, r7, #4
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	801a      	strh	r2, [r3, #0]
    		break;
 8002ca2:	e03a      	b.n	8002d1a <draw_pixel+0x102>
        case 1: EPD_swap(x, y);
 8002ca4:	2110      	movs	r1, #16
 8002ca6:	187b      	adds	r3, r7, r1
 8002ca8:	1dba      	adds	r2, r7, #6
 8002caa:	8812      	ldrh	r2, [r2, #0]
 8002cac:	801a      	strh	r2, [r3, #0]
 8002cae:	1dbb      	adds	r3, r7, #6
 8002cb0:	1d3a      	adds	r2, r7, #4
 8002cb2:	8812      	ldrh	r2, [r2, #0]
 8002cb4:	801a      	strh	r2, [r3, #0]
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	187a      	adds	r2, r7, r1
 8002cba:	8812      	ldrh	r2, [r2, #0]
 8002cbc:	801a      	strh	r2, [r3, #0]
            x = EPD_WIDTH - x - 1;
 8002cbe:	1dbb      	adds	r3, r7, #6
 8002cc0:	881b      	ldrh	r3, [r3, #0]
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	32ff      	adds	r2, #255	; 0xff
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	1dbb      	adds	r3, r7, #6
 8002ccc:	801a      	strh	r2, [r3, #0]
            break;
 8002cce:	e024      	b.n	8002d1a <draw_pixel+0x102>
        case 2:
            x = EPD_WIDTH - x - 1;
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	2208      	movs	r2, #8
 8002cd6:	32ff      	adds	r2, #255	; 0xff
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	1dbb      	adds	r3, r7, #6
 8002cde:	801a      	strh	r2, [r3, #0]
//            y = EPD_HEIGHT - y - 1;
            y = EPD_HEIGHT - y - 1 + 8;
 8002ce0:	1d3b      	adds	r3, r7, #4
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	22b7      	movs	r2, #183	; 0xb7
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	801a      	strh	r2, [r3, #0]
            break;
 8002cee:	e014      	b.n	8002d1a <draw_pixel+0x102>
        case 3: EPD_swap(x, y);
 8002cf0:	2112      	movs	r1, #18
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	1dba      	adds	r2, r7, #6
 8002cf6:	8812      	ldrh	r2, [r2, #0]
 8002cf8:	801a      	strh	r2, [r3, #0]
 8002cfa:	1dbb      	adds	r3, r7, #6
 8002cfc:	1d3a      	adds	r2, r7, #4
 8002cfe:	8812      	ldrh	r2, [r2, #0]
 8002d00:	801a      	strh	r2, [r3, #0]
 8002d02:	1d3b      	adds	r3, r7, #4
 8002d04:	187a      	adds	r2, r7, r1
 8002d06:	8812      	ldrh	r2, [r2, #0]
 8002d08:	801a      	strh	r2, [r3, #0]
            y = EPD_HEIGHT - y - 1;
 8002d0a:	1d3b      	adds	r3, r7, #4
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	22af      	movs	r2, #175	; 0xaf
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	1d3b      	adds	r3, r7, #4
 8002d16:	801a      	strh	r2, [r3, #0]
            break;
 8002d18:	46c0      	nop			; (mov r8, r8)
    }

    uint16_t addr = ((uint32_t) (EPD_WIDTH - 1 - x) * (uint32_t) EPD_HEIGHT + y) / 8;
 8002d1a:	1dbb      	adds	r3, r7, #6
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	5e9b      	ldrsh	r3, [r3, r2]
 8002d20:	2208      	movs	r2, #8
 8002d22:	32ff      	adds	r2, #255	; 0xff
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	001a      	movs	r2, r3
 8002d28:	23b0      	movs	r3, #176	; 0xb0
 8002d2a:	435a      	muls	r2, r3
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	2100      	movs	r1, #0
 8002d30:	5e5b      	ldrsh	r3, [r3, r1]
 8002d32:	18d3      	adds	r3, r2, r3
 8002d34:	08da      	lsrs	r2, r3, #3
 8002d36:	210e      	movs	r1, #14
 8002d38:	187b      	adds	r3, r7, r1
 8002d3a:	801a      	strh	r2, [r3, #0]
    uint8_t black_c;
#ifdef EPD_USE_COLOR
    uint8_t color_c;
#endif

    if (use_sram) {
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <draw_pixel+0x250>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d011      	beq.n	8002d68 <draw_pixel+0x150>
        black_c = sram_read8(black_buffer_addr + addr, MCPSRAM_READ);
 8002d44:	4b49      	ldr	r3, [pc, #292]	; (8002e6c <draw_pixel+0x254>)
 8002d46:	881a      	ldrh	r2, [r3, #0]
 8002d48:	187b      	adds	r3, r7, r1
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	18d3      	adds	r3, r2, r3
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	2103      	movs	r1, #3
 8002d52:	0018      	movs	r0, r3
 8002d54:	f001 ff70 	bl	8004c38 <sram_read8>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	001a      	movs	r2, r3
 8002d5c:	210c      	movs	r1, #12
 8002d5e:	187b      	adds	r3, r7, r1
 8002d60:	701a      	strb	r2, [r3, #0]
        black_pBuf = &black_c;
 8002d62:	187b      	adds	r3, r7, r1
 8002d64:	617b      	str	r3, [r7, #20]
 8002d66:	e006      	b.n	8002d76 <draw_pixel+0x15e>
#ifdef EPD_USE_COLOR
        color_c = sram_read8(color_buffer_addr + addr, MCPSRAM_READ);
        color_pBuf = &color_c;
#endif
    } else {
        black_pBuf = black_buffer + addr;
 8002d68:	4b41      	ldr	r3, [pc, #260]	; (8002e70 <draw_pixel+0x258>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	230e      	movs	r3, #14
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	18d3      	adds	r3, r2, r3
 8002d74:	617b      	str	r3, [r7, #20]
        *color_pBuf |= (1 << (7 - y % 8));
    }
#endif

    bool black_bit;
    black_bit = layer_colors[color] & 0x1;
 8002d76:	1cbb      	adds	r3, r7, #2
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	4a3e      	ldr	r2, [pc, #248]	; (8002e74 <draw_pixel+0x25c>)
 8002d7c:	5cd3      	ldrb	r3, [r2, r3]
 8002d7e:	001a      	movs	r2, r3
 8002d80:	2301      	movs	r3, #1
 8002d82:	401a      	ands	r2, r3
 8002d84:	200d      	movs	r0, #13
 8002d86:	183b      	adds	r3, r7, r0
 8002d88:	1e51      	subs	r1, r2, #1
 8002d8a:	418a      	sbcs	r2, r1
 8002d8c:	701a      	strb	r2, [r3, #0]
    if ((black_bit && black_buffer_inverted) || (!black_bit && !black_buffer_inverted)) {
 8002d8e:	183b      	adds	r3, r7, r0
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <draw_pixel+0x186>
 8002d96:	4b38      	ldr	r3, [pc, #224]	; (8002e78 <draw_pixel+0x260>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10e      	bne.n	8002dbc <draw_pixel+0x1a4>
 8002d9e:	230d      	movs	r3, #13
 8002da0:	18fb      	adds	r3, r7, r3
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2201      	movs	r2, #1
 8002da6:	4053      	eors	r3, r2
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d024      	beq.n	8002df8 <draw_pixel+0x1e0>
 8002dae:	4b32      	ldr	r3, [pc, #200]	; (8002e78 <draw_pixel+0x260>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2201      	movs	r2, #1
 8002db4:	4053      	eors	r3, r2
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01d      	beq.n	8002df8 <draw_pixel+0x1e0>
        *black_pBuf &= ~(1 << (7 - y % 8));
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b25a      	sxtb	r2, r3
 8002dc2:	1d3b      	adds	r3, r7, #4
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	5e5b      	ldrsh	r3, [r3, r1]
 8002dc8:	492c      	ldr	r1, [pc, #176]	; (8002e7c <draw_pixel+0x264>)
 8002dca:	400b      	ands	r3, r1
 8002dcc:	d504      	bpl.n	8002dd8 <draw_pixel+0x1c0>
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	2108      	movs	r1, #8
 8002dd2:	4249      	negs	r1, r1
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	b21b      	sxth	r3, r3
 8002dda:	0019      	movs	r1, r3
 8002ddc:	2307      	movs	r3, #7
 8002dde:	1a5b      	subs	r3, r3, r1
 8002de0:	2101      	movs	r1, #1
 8002de2:	4099      	lsls	r1, r3
 8002de4:	000b      	movs	r3, r1
 8002de6:	b25b      	sxtb	r3, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	b25b      	sxtb	r3, r3
 8002dec:	4013      	ands	r3, r2
 8002dee:	b25b      	sxtb	r3, r3
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	701a      	strb	r2, [r3, #0]
 8002df6:	e01a      	b.n	8002e2e <draw_pixel+0x216>
    } else {
        *black_pBuf |= (1 << (7 - y % 8));
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	b25a      	sxtb	r2, r3
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	2100      	movs	r1, #0
 8002e02:	5e5b      	ldrsh	r3, [r3, r1]
 8002e04:	491d      	ldr	r1, [pc, #116]	; (8002e7c <draw_pixel+0x264>)
 8002e06:	400b      	ands	r3, r1
 8002e08:	d504      	bpl.n	8002e14 <draw_pixel+0x1fc>
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	2108      	movs	r1, #8
 8002e0e:	4249      	negs	r1, r1
 8002e10:	430b      	orrs	r3, r1
 8002e12:	3301      	adds	r3, #1
 8002e14:	b21b      	sxth	r3, r3
 8002e16:	0019      	movs	r1, r3
 8002e18:	2307      	movs	r3, #7
 8002e1a:	1a5b      	subs	r3, r3, r1
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	4099      	lsls	r1, r3
 8002e20:	000b      	movs	r3, r1
 8002e22:	b25b      	sxtb	r3, r3
 8002e24:	4313      	orrs	r3, r2
 8002e26:	b25b      	sxtb	r3, r3
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	701a      	strb	r2, [r3, #0]
    }

    if (use_sram) {
 8002e2e:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <draw_pixel+0x250>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00c      	beq.n	8002e50 <draw_pixel+0x238>
#ifdef EPD_USE_COLOR
        sram_write8(color_buffer_addr + addr, *color_pBuf, MCPSRAM_WRITE);
#endif
        sram_write8(black_buffer_addr + addr, *black_pBuf, MCPSRAM_WRITE);
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <draw_pixel+0x254>)
 8002e38:	881a      	ldrh	r2, [r3, #0]
 8002e3a:	230e      	movs	r3, #14
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	18d3      	adds	r3, r2, r3
 8002e42:	b298      	uxth	r0, r3
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2202      	movs	r2, #2
 8002e4a:	0019      	movs	r1, r3
 8002e4c:	f001 ff0d 	bl	8004c6a <sram_write8>
    }
}
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b007      	add	sp, #28
 8002e54:	bd90      	pop	{r4, r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	20000418 	.word	0x20000418
 8002e5c:	20000416 	.word	0x20000416
 8002e60:	0800ab64 	.word	0x0800ab64
 8002e64:	20000005 	.word	0x20000005
 8002e68:	20000004 	.word	0x20000004
 8002e6c:	20000400 	.word	0x20000400
 8002e70:	2000040c 	.word	0x2000040c
 8002e74:	20000410 	.word	0x20000410
 8002e78:	200000ae 	.word	0x200000ae
 8002e7c:	80000007 	.word	0x80000007

08002e80 <set_cursor>:
/*!
 * @brief       Sets the cursor to a new location on the display.
 * @param   x   The x coordinate of the new location
 * @param   y   The y coordinate of the new location
 */
void set_cursor(uint16_t x, uint16_t y) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	0002      	movs	r2, r0
 8002e88:	1dbb      	adds	r3, r7, #6
 8002e8a:	801a      	strh	r2, [r3, #0]
 8002e8c:	1d3b      	adds	r3, r7, #4
 8002e8e:	1c0a      	adds	r2, r1, #0
 8002e90:	801a      	strh	r2, [r3, #0]
    cursor_x = x;
 8002e92:	1dbb      	adds	r3, r7, #6
 8002e94:	2200      	movs	r2, #0
 8002e96:	5e9a      	ldrsh	r2, [r3, r2]
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <set_cursor+0x30>)
 8002e9a:	801a      	strh	r2, [r3, #0]
    cursor_y = y;
 8002e9c:	1d3b      	adds	r3, r7, #4
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	5e9a      	ldrsh	r2, [r3, r2]
 8002ea2:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <set_cursor+0x34>)
 8002ea4:	801a      	strh	r2, [r3, #0]
}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b002      	add	sp, #8
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	200000b4 	.word	0x200000b4
 8002eb4:	200000b6 	.word	0x200000b6

08002eb8 <write_line>:
    @param    y0  Start point y coordinate
    @param    x1  End point x coordinate
    @param    y1  End point y coordinate
    @param    color 16-bit 5-6-5 Color to draw with
*/
void write_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 8002eb8:	b5b0      	push	{r4, r5, r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	0005      	movs	r5, r0
 8002ec0:	000c      	movs	r4, r1
 8002ec2:	0010      	movs	r0, r2
 8002ec4:	0019      	movs	r1, r3
 8002ec6:	1dbb      	adds	r3, r7, #6
 8002ec8:	1c2a      	adds	r2, r5, #0
 8002eca:	801a      	strh	r2, [r3, #0]
 8002ecc:	1d3b      	adds	r3, r7, #4
 8002ece:	1c22      	adds	r2, r4, #0
 8002ed0:	801a      	strh	r2, [r3, #0]
 8002ed2:	1cbb      	adds	r3, r7, #2
 8002ed4:	1c02      	adds	r2, r0, #0
 8002ed6:	801a      	strh	r2, [r3, #0]
 8002ed8:	003b      	movs	r3, r7
 8002eda:	1c0a      	adds	r2, r1, #0
 8002edc:	801a      	strh	r2, [r3, #0]
    int16_t steep = _abs(y1 - y0) > _abs(x1 - x0);
 8002ede:	003b      	movs	r3, r7
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	5e9a      	ldrsh	r2, [r3, r2]
 8002ee4:	1d3b      	adds	r3, r7, #4
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	5e5b      	ldrsh	r3, [r3, r1]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	17d9      	asrs	r1, r3, #31
 8002eee:	185a      	adds	r2, r3, r1
 8002ef0:	404a      	eors	r2, r1
 8002ef2:	1cbb      	adds	r3, r7, #2
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	5e59      	ldrsh	r1, [r3, r1]
 8002ef8:	1dbb      	adds	r3, r7, #6
 8002efa:	2000      	movs	r0, #0
 8002efc:	5e1b      	ldrsh	r3, [r3, r0]
 8002efe:	1acb      	subs	r3, r1, r3
 8002f00:	17d9      	asrs	r1, r3, #31
 8002f02:	185b      	adds	r3, r3, r1
 8002f04:	404b      	eors	r3, r1
 8002f06:	2101      	movs	r1, #1
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	dc01      	bgt.n	8002f10 <write_line+0x58>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	1c19      	adds	r1, r3, #0
 8002f10:	b2ca      	uxtb	r2, r1
 8002f12:	211a      	movs	r1, #26
 8002f14:	187b      	adds	r3, r7, r1
 8002f16:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	5e9b      	ldrsh	r3, [r3, r2]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d019      	beq.n	8002f56 <write_line+0x9e>
        _swap_int16_t(x0, y0);
 8002f22:	2118      	movs	r1, #24
 8002f24:	187b      	adds	r3, r7, r1
 8002f26:	1dba      	adds	r2, r7, #6
 8002f28:	8812      	ldrh	r2, [r2, #0]
 8002f2a:	801a      	strh	r2, [r3, #0]
 8002f2c:	1dbb      	adds	r3, r7, #6
 8002f2e:	1d3a      	adds	r2, r7, #4
 8002f30:	8812      	ldrh	r2, [r2, #0]
 8002f32:	801a      	strh	r2, [r3, #0]
 8002f34:	1d3b      	adds	r3, r7, #4
 8002f36:	187a      	adds	r2, r7, r1
 8002f38:	8812      	ldrh	r2, [r2, #0]
 8002f3a:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8002f3c:	2116      	movs	r1, #22
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	1cba      	adds	r2, r7, #2
 8002f42:	8812      	ldrh	r2, [r2, #0]
 8002f44:	801a      	strh	r2, [r3, #0]
 8002f46:	1cbb      	adds	r3, r7, #2
 8002f48:	003a      	movs	r2, r7
 8002f4a:	8812      	ldrh	r2, [r2, #0]
 8002f4c:	801a      	strh	r2, [r3, #0]
 8002f4e:	003b      	movs	r3, r7
 8002f50:	187a      	adds	r2, r7, r1
 8002f52:	8812      	ldrh	r2, [r2, #0]
 8002f54:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8002f56:	1dba      	adds	r2, r7, #6
 8002f58:	1cbb      	adds	r3, r7, #2
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	5e52      	ldrsh	r2, [r2, r1]
 8002f5e:	2100      	movs	r1, #0
 8002f60:	5e5b      	ldrsh	r3, [r3, r1]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	dd19      	ble.n	8002f9a <write_line+0xe2>
        _swap_int16_t(x0, x1);
 8002f66:	2114      	movs	r1, #20
 8002f68:	187b      	adds	r3, r7, r1
 8002f6a:	1dba      	adds	r2, r7, #6
 8002f6c:	8812      	ldrh	r2, [r2, #0]
 8002f6e:	801a      	strh	r2, [r3, #0]
 8002f70:	1dbb      	adds	r3, r7, #6
 8002f72:	1cba      	adds	r2, r7, #2
 8002f74:	8812      	ldrh	r2, [r2, #0]
 8002f76:	801a      	strh	r2, [r3, #0]
 8002f78:	1cbb      	adds	r3, r7, #2
 8002f7a:	187a      	adds	r2, r7, r1
 8002f7c:	8812      	ldrh	r2, [r2, #0]
 8002f7e:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8002f80:	2112      	movs	r1, #18
 8002f82:	187b      	adds	r3, r7, r1
 8002f84:	1d3a      	adds	r2, r7, #4
 8002f86:	8812      	ldrh	r2, [r2, #0]
 8002f88:	801a      	strh	r2, [r3, #0]
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	003a      	movs	r2, r7
 8002f8e:	8812      	ldrh	r2, [r2, #0]
 8002f90:	801a      	strh	r2, [r3, #0]
 8002f92:	003b      	movs	r3, r7
 8002f94:	187a      	adds	r2, r7, r1
 8002f96:	8812      	ldrh	r2, [r2, #0]
 8002f98:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8002f9a:	1cbb      	adds	r3, r7, #2
 8002f9c:	881a      	ldrh	r2, [r3, #0]
 8002f9e:	1dbb      	adds	r3, r7, #6
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	2110      	movs	r1, #16
 8002fa8:	187b      	adds	r3, r7, r1
 8002faa:	801a      	strh	r2, [r3, #0]
    dy = _abs(y1 - y0);
 8002fac:	003b      	movs	r3, r7
 8002fae:	2200      	movs	r2, #0
 8002fb0:	5e9a      	ldrsh	r2, [r3, r2]
 8002fb2:	1d3b      	adds	r3, r7, #4
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	5e1b      	ldrsh	r3, [r3, r0]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	17d8      	asrs	r0, r3, #31
 8002fbc:	181a      	adds	r2, r3, r0
 8002fbe:	4042      	eors	r2, r0
 8002fc0:	230e      	movs	r3, #14
 8002fc2:	18fb      	adds	r3, r7, r3
 8002fc4:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8002fc6:	231e      	movs	r3, #30
 8002fc8:	18fa      	adds	r2, r7, r3
 8002fca:	187b      	adds	r3, r7, r1
 8002fcc:	2100      	movs	r1, #0
 8002fce:	5e5b      	ldrsh	r3, [r3, r1]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	da00      	bge.n	8002fd6 <write_line+0x11e>
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	105b      	asrs	r3, r3, #1
 8002fd8:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 8002fda:	1d3a      	adds	r2, r7, #4
 8002fdc:	003b      	movs	r3, r7
 8002fde:	2100      	movs	r1, #0
 8002fe0:	5e52      	ldrsh	r2, [r2, r1]
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	5e5b      	ldrsh	r3, [r3, r1]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	da04      	bge.n	8002ff4 <write_line+0x13c>
        ystep = 1;
 8002fea:	231c      	movs	r3, #28
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	2201      	movs	r2, #1
 8002ff0:	801a      	strh	r2, [r3, #0]
 8002ff2:	e04d      	b.n	8003090 <write_line+0x1d8>
    } else {
        ystep = -1;
 8002ff4:	231c      	movs	r3, #28
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4252      	negs	r2, r2
 8002ffc:	801a      	strh	r2, [r3, #0]
    }

    for (; x0 <= x1; x0++) {
 8002ffe:	e047      	b.n	8003090 <write_line+0x1d8>
        if (steep) {
 8003000:	231a      	movs	r3, #26
 8003002:	18fb      	adds	r3, r7, r3
 8003004:	2200      	movs	r2, #0
 8003006:	5e9b      	ldrsh	r3, [r3, r2]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00c      	beq.n	8003026 <write_line+0x16e>
            draw_pixel(y0, x0, color);
 800300c:	2330      	movs	r3, #48	; 0x30
 800300e:	18fb      	adds	r3, r7, r3
 8003010:	881a      	ldrh	r2, [r3, #0]
 8003012:	1dbb      	adds	r3, r7, #6
 8003014:	2100      	movs	r1, #0
 8003016:	5e59      	ldrsh	r1, [r3, r1]
 8003018:	1d3b      	adds	r3, r7, #4
 800301a:	2000      	movs	r0, #0
 800301c:	5e1b      	ldrsh	r3, [r3, r0]
 800301e:	0018      	movs	r0, r3
 8003020:	f7ff fdfa 	bl	8002c18 <draw_pixel>
 8003024:	e00b      	b.n	800303e <write_line+0x186>
        } else {
            draw_pixel(x0, y0, color);
 8003026:	2330      	movs	r3, #48	; 0x30
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	881a      	ldrh	r2, [r3, #0]
 800302c:	1d3b      	adds	r3, r7, #4
 800302e:	2100      	movs	r1, #0
 8003030:	5e59      	ldrsh	r1, [r3, r1]
 8003032:	1dbb      	adds	r3, r7, #6
 8003034:	2000      	movs	r0, #0
 8003036:	5e1b      	ldrsh	r3, [r3, r0]
 8003038:	0018      	movs	r0, r3
 800303a:	f7ff fded 	bl	8002c18 <draw_pixel>
        }
        err -= dy;
 800303e:	211e      	movs	r1, #30
 8003040:	187b      	adds	r3, r7, r1
 8003042:	881a      	ldrh	r2, [r3, #0]
 8003044:	230e      	movs	r3, #14
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	b29a      	uxth	r2, r3
 800304e:	187b      	adds	r3, r7, r1
 8003050:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8003052:	187b      	adds	r3, r7, r1
 8003054:	2200      	movs	r2, #0
 8003056:	5e9b      	ldrsh	r3, [r3, r2]
 8003058:	2b00      	cmp	r3, #0
 800305a:	da11      	bge.n	8003080 <write_line+0x1c8>
            y0 += ystep;
 800305c:	1d3b      	adds	r3, r7, #4
 800305e:	881a      	ldrh	r2, [r3, #0]
 8003060:	231c      	movs	r3, #28
 8003062:	18fb      	adds	r3, r7, r3
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	18d3      	adds	r3, r2, r3
 8003068:	b29a      	uxth	r2, r3
 800306a:	1d3b      	adds	r3, r7, #4
 800306c:	801a      	strh	r2, [r3, #0]
            err += dx;
 800306e:	187b      	adds	r3, r7, r1
 8003070:	881a      	ldrh	r2, [r3, #0]
 8003072:	2310      	movs	r3, #16
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	881b      	ldrh	r3, [r3, #0]
 8003078:	18d3      	adds	r3, r2, r3
 800307a:	b29a      	uxth	r2, r3
 800307c:	187b      	adds	r3, r7, r1
 800307e:	801a      	strh	r2, [r3, #0]
    for (; x0 <= x1; x0++) {
 8003080:	1dbb      	adds	r3, r7, #6
 8003082:	2200      	movs	r2, #0
 8003084:	5e9b      	ldrsh	r3, [r3, r2]
 8003086:	b29b      	uxth	r3, r3
 8003088:	3301      	adds	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	1dbb      	adds	r3, r7, #6
 800308e:	801a      	strh	r2, [r3, #0]
 8003090:	1dba      	adds	r2, r7, #6
 8003092:	1cbb      	adds	r3, r7, #2
 8003094:	2100      	movs	r1, #0
 8003096:	5e52      	ldrsh	r2, [r2, r1]
 8003098:	2100      	movs	r1, #0
 800309a:	5e5b      	ldrsh	r3, [r3, r1]
 800309c:	429a      	cmp	r2, r3
 800309e:	ddaf      	ble.n	8003000 <write_line+0x148>
        }
    }
}
 80030a0:	46c0      	nop			; (mov r8, r8)
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b008      	add	sp, #32
 80030a8:	bdb0      	pop	{r4, r5, r7, pc}

080030aa <write_fast_vLine>:
 * @param x     The top-most x coordinate
 * @param y     The top-most y coordinate
 * @param h     The height in pixels
 * @param color The 16-bit 5-6-5 color to use
 */
void write_fast_vLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 80030aa:	b5b0      	push	{r4, r5, r7, lr}
 80030ac:	b084      	sub	sp, #16
 80030ae:	af02      	add	r7, sp, #8
 80030b0:	0005      	movs	r5, r0
 80030b2:	000c      	movs	r4, r1
 80030b4:	0010      	movs	r0, r2
 80030b6:	0019      	movs	r1, r3
 80030b8:	1dbb      	adds	r3, r7, #6
 80030ba:	1c2a      	adds	r2, r5, #0
 80030bc:	801a      	strh	r2, [r3, #0]
 80030be:	1d3b      	adds	r3, r7, #4
 80030c0:	1c22      	adds	r2, r4, #0
 80030c2:	801a      	strh	r2, [r3, #0]
 80030c4:	1cbb      	adds	r3, r7, #2
 80030c6:	1c02      	adds	r2, r0, #0
 80030c8:	801a      	strh	r2, [r3, #0]
 80030ca:	003b      	movs	r3, r7
 80030cc:	1c0a      	adds	r2, r1, #0
 80030ce:	801a      	strh	r2, [r3, #0]
    write_line(x, y, x, y + h - 1, color);
 80030d0:	1d3b      	adds	r3, r7, #4
 80030d2:	881a      	ldrh	r2, [r3, #0]
 80030d4:	1cbb      	adds	r3, r7, #2
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	18d3      	adds	r3, r2, r3
 80030da:	b29b      	uxth	r3, r3
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29b      	uxth	r3, r3
 80030e0:	b21c      	sxth	r4, r3
 80030e2:	1dbb      	adds	r3, r7, #6
 80030e4:	2200      	movs	r2, #0
 80030e6:	5e9a      	ldrsh	r2, [r3, r2]
 80030e8:	1d3b      	adds	r3, r7, #4
 80030ea:	2100      	movs	r1, #0
 80030ec:	5e59      	ldrsh	r1, [r3, r1]
 80030ee:	1dbb      	adds	r3, r7, #6
 80030f0:	2000      	movs	r0, #0
 80030f2:	5e18      	ldrsh	r0, [r3, r0]
 80030f4:	003b      	movs	r3, r7
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	0023      	movs	r3, r4
 80030fc:	f7ff fedc 	bl	8002eb8 <write_line>
//    fill_rect(x, y, 1, h, color);
}
 8003100:	46c0      	nop			; (mov r8, r8)
 8003102:	46bd      	mov	sp, r7
 8003104:	b002      	add	sp, #8
 8003106:	bdb0      	pop	{r4, r5, r7, pc}

08003108 <fill_rect>:
 * @param y     The top-left corner y coordinate
 * @param w     The width in pixels
 * @param h     The height in pixels
 * @param color The 16-bit 5-6-5 color to use
 */
void fill_rect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8003108:	b5b0      	push	{r4, r5, r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	0005      	movs	r5, r0
 8003110:	000c      	movs	r4, r1
 8003112:	0010      	movs	r0, r2
 8003114:	0019      	movs	r1, r3
 8003116:	1dbb      	adds	r3, r7, #6
 8003118:	1c2a      	adds	r2, r5, #0
 800311a:	801a      	strh	r2, [r3, #0]
 800311c:	1d3b      	adds	r3, r7, #4
 800311e:	1c22      	adds	r2, r4, #0
 8003120:	801a      	strh	r2, [r3, #0]
 8003122:	1cbb      	adds	r3, r7, #2
 8003124:	1c02      	adds	r2, r0, #0
 8003126:	801a      	strh	r2, [r3, #0]
 8003128:	003b      	movs	r3, r7
 800312a:	1c0a      	adds	r2, r1, #0
 800312c:	801a      	strh	r2, [r3, #0]
    for (int16_t i = x; i < (x + w); i++) {
 800312e:	230e      	movs	r3, #14
 8003130:	18fb      	adds	r3, r7, r3
 8003132:	1dba      	adds	r2, r7, #6
 8003134:	8812      	ldrh	r2, [r2, #0]
 8003136:	801a      	strh	r2, [r3, #0]
 8003138:	e018      	b.n	800316c <fill_rect+0x64>
        write_fast_vLine(i, y, h, color);
 800313a:	2320      	movs	r3, #32
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	881c      	ldrh	r4, [r3, #0]
 8003140:	003b      	movs	r3, r7
 8003142:	2200      	movs	r2, #0
 8003144:	5e9a      	ldrsh	r2, [r3, r2]
 8003146:	1d3b      	adds	r3, r7, #4
 8003148:	2100      	movs	r1, #0
 800314a:	5e59      	ldrsh	r1, [r3, r1]
 800314c:	250e      	movs	r5, #14
 800314e:	197b      	adds	r3, r7, r5
 8003150:	2000      	movs	r0, #0
 8003152:	5e18      	ldrsh	r0, [r3, r0]
 8003154:	0023      	movs	r3, r4
 8003156:	f7ff ffa8 	bl	80030aa <write_fast_vLine>
    for (int16_t i = x; i < (x + w); i++) {
 800315a:	0029      	movs	r1, r5
 800315c:	187b      	adds	r3, r7, r1
 800315e:	2200      	movs	r2, #0
 8003160:	5e9b      	ldrsh	r3, [r3, r2]
 8003162:	b29b      	uxth	r3, r3
 8003164:	3301      	adds	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	187b      	adds	r3, r7, r1
 800316a:	801a      	strh	r2, [r3, #0]
 800316c:	230e      	movs	r3, #14
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	2200      	movs	r2, #0
 8003172:	5e9a      	ldrsh	r2, [r3, r2]
 8003174:	1dbb      	adds	r3, r7, #6
 8003176:	2100      	movs	r1, #0
 8003178:	5e59      	ldrsh	r1, [r3, r1]
 800317a:	1cbb      	adds	r3, r7, #2
 800317c:	2000      	movs	r0, #0
 800317e:	5e1b      	ldrsh	r3, [r3, r0]
 8003180:	18cb      	adds	r3, r1, r3
 8003182:	429a      	cmp	r2, r3
 8003184:	dbd9      	blt.n	800313a <fill_rect+0x32>
    }
}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b004      	add	sp, #16
 800318e:	bdb0      	pop	{r4, r5, r7, pc}

08003190 <draw_char>:
 * @param color     The color of the char
 * @param bg        The background color of the char
 * @param size_x    The width of the char
 * @param size_y    The height of the char
 */
void draw_char(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y) {
 8003190:	b5b0      	push	{r4, r5, r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af02      	add	r7, sp, #8
 8003196:	0005      	movs	r5, r0
 8003198:	000c      	movs	r4, r1
 800319a:	0010      	movs	r0, r2
 800319c:	0019      	movs	r1, r3
 800319e:	1dbb      	adds	r3, r7, #6
 80031a0:	1c2a      	adds	r2, r5, #0
 80031a2:	801a      	strh	r2, [r3, #0]
 80031a4:	1d3b      	adds	r3, r7, #4
 80031a6:	1c22      	adds	r2, r4, #0
 80031a8:	801a      	strh	r2, [r3, #0]
 80031aa:	1cfb      	adds	r3, r7, #3
 80031ac:	1c02      	adds	r2, r0, #0
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	003b      	movs	r3, r7
 80031b2:	1c0a      	adds	r2, r1, #0
 80031b4:	801a      	strh	r2, [r3, #0]
    // TODO: add handling for non-classic fonts (if possible)
    if ((x >= width) ||                 // Clip right
 80031b6:	1dbb      	adds	r3, r7, #6
 80031b8:	2200      	movs	r2, #0
 80031ba:	5e9b      	ldrsh	r3, [r3, r2]
 80031bc:	4aac      	ldr	r2, [pc, #688]	; (8003470 <draw_char+0x2e0>)
 80031be:	8812      	ldrh	r2, [r2, #0]
 80031c0:	4293      	cmp	r3, r2
 80031c2:	da1d      	bge.n	8003200 <draw_char+0x70>
        (y >= height) ||                // Clip bottom
 80031c4:	1d3b      	adds	r3, r7, #4
 80031c6:	2200      	movs	r2, #0
 80031c8:	5e9b      	ldrsh	r3, [r3, r2]
 80031ca:	4aaa      	ldr	r2, [pc, #680]	; (8003474 <draw_char+0x2e4>)
 80031cc:	8812      	ldrh	r2, [r2, #0]
    if ((x >= width) ||                 // Clip right
 80031ce:	4293      	cmp	r3, r2
 80031d0:	da16      	bge.n	8003200 <draw_char+0x70>
        ((x + 6 * size_x - 1) < 0) ||   // Clip left
 80031d2:	1dbb      	adds	r3, r7, #6
 80031d4:	2100      	movs	r1, #0
 80031d6:	5e59      	ldrsh	r1, [r3, r1]
 80031d8:	2324      	movs	r3, #36	; 0x24
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	781a      	ldrb	r2, [r3, #0]
 80031de:	0013      	movs	r3, r2
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	189b      	adds	r3, r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	18cb      	adds	r3, r1, r3
        (y >= height) ||                // Clip bottom
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	dd09      	ble.n	8003200 <draw_char+0x70>
        ((y + 8 * size_y - 1) < 0)) {   // Clip top
 80031ec:	1d3b      	adds	r3, r7, #4
 80031ee:	2200      	movs	r2, #0
 80031f0:	5e9a      	ldrsh	r2, [r3, r2]
 80031f2:	2328      	movs	r3, #40	; 0x28
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	18d3      	adds	r3, r2, r3
        ((x + 6 * size_x - 1) < 0) ||   // Clip left
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	dc04      	bgt.n	800320a <draw_char+0x7a>
        serial_println("CLIPPING TEXT");
 8003200:	4b9d      	ldr	r3, [pc, #628]	; (8003478 <draw_char+0x2e8>)
 8003202:	0018      	movs	r0, r3
 8003204:	f001 fab8 	bl	8004778 <serial_println>
        return;
 8003208:	e12e      	b.n	8003468 <draw_char+0x2d8>
    // There was an inline patch from Adafruit for an older version of glcdfont.c that was missing a character
    // This version of drawChar relies on the newer version of glcdfont.c, so the fix isn't implemented here
    // The fix in question goes something like this:
    // if (old_glcdfont && (c >= 176)) c++;

    for (int8_t i = 0; i < 5; i++) {
 800320a:	230f      	movs	r3, #15
 800320c:	18fb      	adds	r3, r7, r3
 800320e:	2200      	movs	r2, #0
 8003210:	701a      	strb	r2, [r3, #0]
 8003212:	e0e1      	b.n	80033d8 <draw_char+0x248>
        uint8_t line = pgm_read_byte(&font[c * 5 + i]);
 8003214:	1cfb      	adds	r3, r7, #3
 8003216:	781a      	ldrb	r2, [r3, #0]
 8003218:	0013      	movs	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	189a      	adds	r2, r3, r2
 800321e:	230f      	movs	r3, #15
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	b25b      	sxtb	r3, r3
 8003226:	18d2      	adds	r2, r2, r3
 8003228:	230e      	movs	r3, #14
 800322a:	18fb      	adds	r3, r7, r3
 800322c:	4993      	ldr	r1, [pc, #588]	; (800347c <draw_char+0x2ec>)
 800322e:	5c8a      	ldrb	r2, [r1, r2]
 8003230:	701a      	strb	r2, [r3, #0]

        for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003232:	230d      	movs	r3, #13
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	2200      	movs	r2, #0
 8003238:	701a      	strb	r2, [r3, #0]
 800323a:	e0bd      	b.n	80033b8 <draw_char+0x228>
            if (line & 1) {
 800323c:	230e      	movs	r3, #14
 800323e:	18fb      	adds	r3, r7, r3
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	2201      	movs	r2, #1
 8003244:	4013      	ands	r3, r2
 8003246:	d050      	beq.n	80032ea <draw_char+0x15a>
                if (size_x == 1 && size_y == 1) {
 8003248:	2324      	movs	r3, #36	; 0x24
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d11e      	bne.n	8003290 <draw_char+0x100>
 8003252:	2328      	movs	r3, #40	; 0x28
 8003254:	18fb      	adds	r3, r7, r3
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d119      	bne.n	8003290 <draw_char+0x100>
                    draw_pixel(x + i, y + j, color);
 800325c:	230f      	movs	r3, #15
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	b25b      	sxtb	r3, r3
 8003264:	b29a      	uxth	r2, r3
 8003266:	1dbb      	adds	r3, r7, #6
 8003268:	881b      	ldrh	r3, [r3, #0]
 800326a:	18d3      	adds	r3, r2, r3
 800326c:	b29b      	uxth	r3, r3
 800326e:	b218      	sxth	r0, r3
 8003270:	230d      	movs	r3, #13
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	b25b      	sxtb	r3, r3
 8003278:	b29a      	uxth	r2, r3
 800327a:	1d3b      	adds	r3, r7, #4
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	18d3      	adds	r3, r2, r3
 8003280:	b29b      	uxth	r3, r3
 8003282:	b219      	sxth	r1, r3
 8003284:	003b      	movs	r3, r7
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	001a      	movs	r2, r3
 800328a:	f7ff fcc5 	bl	8002c18 <draw_pixel>
 800328e:	e084      	b.n	800339a <draw_char+0x20a>
                } else {
                    fill_rect(x + i * size_x, y + j * size_y, size_x, size_y, color);
 8003290:	230f      	movs	r3, #15
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	b25b      	sxtb	r3, r3
 8003298:	b29b      	uxth	r3, r3
 800329a:	2424      	movs	r4, #36	; 0x24
 800329c:	193a      	adds	r2, r7, r4
 800329e:	7812      	ldrb	r2, [r2, #0]
 80032a0:	b292      	uxth	r2, r2
 80032a2:	4353      	muls	r3, r2
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	1dbb      	adds	r3, r7, #6
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	18d3      	adds	r3, r2, r3
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	b218      	sxth	r0, r3
 80032b0:	230d      	movs	r3, #13
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	b25b      	sxtb	r3, r3
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	2528      	movs	r5, #40	; 0x28
 80032bc:	197a      	adds	r2, r7, r5
 80032be:	7812      	ldrb	r2, [r2, #0]
 80032c0:	b292      	uxth	r2, r2
 80032c2:	4353      	muls	r3, r2
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	1d3b      	adds	r3, r7, #4
 80032c8:	881b      	ldrh	r3, [r3, #0]
 80032ca:	18d3      	adds	r3, r2, r3
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	b219      	sxth	r1, r3
 80032d0:	193b      	adds	r3, r7, r4
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	b21a      	sxth	r2, r3
 80032d6:	197b      	adds	r3, r7, r5
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	b21c      	sxth	r4, r3
 80032dc:	003b      	movs	r3, r7
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	0023      	movs	r3, r4
 80032e4:	f7ff ff10 	bl	8003108 <fill_rect>
 80032e8:	e057      	b.n	800339a <draw_char+0x20a>
                }
            } else if (bg != color) {
 80032ea:	2420      	movs	r4, #32
 80032ec:	193b      	adds	r3, r7, r4
 80032ee:	0039      	movs	r1, r7
 80032f0:	881a      	ldrh	r2, [r3, #0]
 80032f2:	880b      	ldrh	r3, [r1, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d050      	beq.n	800339a <draw_char+0x20a>
                if (size_x == 1 && size_y == 1) {
 80032f8:	2324      	movs	r3, #36	; 0x24
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d11e      	bne.n	8003340 <draw_char+0x1b0>
 8003302:	2328      	movs	r3, #40	; 0x28
 8003304:	18fb      	adds	r3, r7, r3
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d119      	bne.n	8003340 <draw_char+0x1b0>
                    draw_pixel(x + i, y + j, bg);
 800330c:	230f      	movs	r3, #15
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	b25b      	sxtb	r3, r3
 8003314:	b29a      	uxth	r2, r3
 8003316:	1dbb      	adds	r3, r7, #6
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	18d3      	adds	r3, r2, r3
 800331c:	b29b      	uxth	r3, r3
 800331e:	b218      	sxth	r0, r3
 8003320:	230d      	movs	r3, #13
 8003322:	18fb      	adds	r3, r7, r3
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	b25b      	sxtb	r3, r3
 8003328:	b29a      	uxth	r2, r3
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	881b      	ldrh	r3, [r3, #0]
 800332e:	18d3      	adds	r3, r2, r3
 8003330:	b29b      	uxth	r3, r3
 8003332:	b219      	sxth	r1, r3
 8003334:	193b      	adds	r3, r7, r4
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	001a      	movs	r2, r3
 800333a:	f7ff fc6d 	bl	8002c18 <draw_pixel>
 800333e:	e02c      	b.n	800339a <draw_char+0x20a>
                } else {
                    fill_rect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003340:	230f      	movs	r3, #15
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	b25b      	sxtb	r3, r3
 8003348:	b29b      	uxth	r3, r3
 800334a:	2424      	movs	r4, #36	; 0x24
 800334c:	193a      	adds	r2, r7, r4
 800334e:	7812      	ldrb	r2, [r2, #0]
 8003350:	b292      	uxth	r2, r2
 8003352:	4353      	muls	r3, r2
 8003354:	b29a      	uxth	r2, r3
 8003356:	1dbb      	adds	r3, r7, #6
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	18d3      	adds	r3, r2, r3
 800335c:	b29b      	uxth	r3, r3
 800335e:	b218      	sxth	r0, r3
 8003360:	230d      	movs	r3, #13
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	b25b      	sxtb	r3, r3
 8003368:	b29b      	uxth	r3, r3
 800336a:	2528      	movs	r5, #40	; 0x28
 800336c:	197a      	adds	r2, r7, r5
 800336e:	7812      	ldrb	r2, [r2, #0]
 8003370:	b292      	uxth	r2, r2
 8003372:	4353      	muls	r3, r2
 8003374:	b29a      	uxth	r2, r3
 8003376:	1d3b      	adds	r3, r7, #4
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	18d3      	adds	r3, r2, r3
 800337c:	b29b      	uxth	r3, r3
 800337e:	b219      	sxth	r1, r3
 8003380:	193b      	adds	r3, r7, r4
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	b21a      	sxth	r2, r3
 8003386:	197b      	adds	r3, r7, r5
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b21c      	sxth	r4, r3
 800338c:	2320      	movs	r3, #32
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	0023      	movs	r3, r4
 8003396:	f7ff feb7 	bl	8003108 <fill_rect>
        for (int8_t j = 0; j < 8; j++, line >>= 1) {
 800339a:	210d      	movs	r1, #13
 800339c:	187b      	adds	r3, r7, r1
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b25b      	sxtb	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	3301      	adds	r3, #1
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	187b      	adds	r3, r7, r1
 80033aa:	701a      	strb	r2, [r3, #0]
 80033ac:	220e      	movs	r2, #14
 80033ae:	18bb      	adds	r3, r7, r2
 80033b0:	18ba      	adds	r2, r7, r2
 80033b2:	7812      	ldrb	r2, [r2, #0]
 80033b4:	0852      	lsrs	r2, r2, #1
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	230d      	movs	r3, #13
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	b25b      	sxtb	r3, r3
 80033c0:	2b07      	cmp	r3, #7
 80033c2:	dc00      	bgt.n	80033c6 <draw_char+0x236>
 80033c4:	e73a      	b.n	800323c <draw_char+0xac>
    for (int8_t i = 0; i < 5; i++) {
 80033c6:	210f      	movs	r1, #15
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	b25b      	sxtb	r3, r3
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	187b      	adds	r3, r7, r1
 80033d6:	701a      	strb	r2, [r3, #0]
 80033d8:	230f      	movs	r3, #15
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	b25b      	sxtb	r3, r3
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	dc00      	bgt.n	80033e6 <draw_char+0x256>
 80033e4:	e716      	b.n	8003214 <draw_char+0x84>
                }
            }
        } // End inner for loop
    } // End outer for loop

    if (bg != color) {
 80033e6:	2420      	movs	r4, #32
 80033e8:	193b      	adds	r3, r7, r4
 80033ea:	0039      	movs	r1, r7
 80033ec:	881a      	ldrh	r2, [r3, #0]
 80033ee:	880b      	ldrh	r3, [r1, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d039      	beq.n	8003468 <draw_char+0x2d8>
        if (size_x == 1 && size_y == 1) {
 80033f4:	2324      	movs	r3, #36	; 0x24
 80033f6:	18fb      	adds	r3, r7, r3
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d113      	bne.n	8003426 <draw_char+0x296>
 80033fe:	2328      	movs	r3, #40	; 0x28
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d10e      	bne.n	8003426 <draw_char+0x296>
            write_fast_vLine(x + 5, y, 8, bg);
 8003408:	1dbb      	adds	r3, r7, #6
 800340a:	881b      	ldrh	r3, [r3, #0]
 800340c:	3305      	adds	r3, #5
 800340e:	b29b      	uxth	r3, r3
 8003410:	b218      	sxth	r0, r3
 8003412:	193b      	adds	r3, r7, r4
 8003414:	881a      	ldrh	r2, [r3, #0]
 8003416:	1d3b      	adds	r3, r7, #4
 8003418:	2100      	movs	r1, #0
 800341a:	5e59      	ldrsh	r1, [r3, r1]
 800341c:	0013      	movs	r3, r2
 800341e:	2208      	movs	r2, #8
 8003420:	f7ff fe43 	bl	80030aa <write_fast_vLine>
 8003424:	e020      	b.n	8003468 <draw_char+0x2d8>
        } else {
            fill_rect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 8003426:	2124      	movs	r1, #36	; 0x24
 8003428:	187b      	adds	r3, r7, r1
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	b29b      	uxth	r3, r3
 800342e:	1c1a      	adds	r2, r3, #0
 8003430:	0092      	lsls	r2, r2, #2
 8003432:	18d3      	adds	r3, r2, r3
 8003434:	b29a      	uxth	r2, r3
 8003436:	1dbb      	adds	r3, r7, #6
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	18d3      	adds	r3, r2, r3
 800343c:	b29b      	uxth	r3, r3
 800343e:	b218      	sxth	r0, r3
 8003440:	187b      	adds	r3, r7, r1
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	b21a      	sxth	r2, r3
 8003446:	2328      	movs	r3, #40	; 0x28
 8003448:	18fb      	adds	r3, r7, r3
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	b29b      	uxth	r3, r3
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	b29b      	uxth	r3, r3
 8003452:	b21c      	sxth	r4, r3
 8003454:	1d3b      	adds	r3, r7, #4
 8003456:	2100      	movs	r1, #0
 8003458:	5e59      	ldrsh	r1, [r3, r1]
 800345a:	2320      	movs	r3, #32
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	0023      	movs	r3, r4
 8003464:	f7ff fe50 	bl	8003108 <fill_rect>
        }
    }
}
 8003468:	46bd      	mov	sp, r7
 800346a:	b004      	add	sp, #16
 800346c:	bdb0      	pop	{r4, r5, r7, pc}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	20000418 	.word	0x20000418
 8003474:	20000416 	.word	0x20000416
 8003478:	0800ab80 	.word	0x0800ab80
 800347c:	0800b33c 	.word	0x0800b33c

08003480 <write>:

/*!
 * @brief This function draws a character to the display at the current location of the cursor.
 * @param c
 */
void write(uint8_t c) {
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003482:	b087      	sub	sp, #28
 8003484:	af04      	add	r7, sp, #16
 8003486:	0002      	movs	r2, r0
 8003488:	1dfb      	adds	r3, r7, #7
 800348a:	701a      	strb	r2, [r3, #0]
    // TODO: add handling for non-classic fonts (if possible)

    if (c == '\n') {                // Newline?
 800348c:	1dfb      	adds	r3, r7, #7
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b0a      	cmp	r3, #10
 8003492:	d113      	bne.n	80034bc <write+0x3c>
        cursor_x = margin_x;        // Reset x to the margin
 8003494:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <write+0x114>)
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	b21a      	sxth	r2, r3
 800349a:	4b3f      	ldr	r3, [pc, #252]	; (8003598 <write+0x118>)
 800349c:	801a      	strh	r2, [r3, #0]
        cursor_y += textsize_y * 8; // Advance y by one line
 800349e:	4b3f      	ldr	r3, [pc, #252]	; (800359c <write+0x11c>)
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	4b3d      	ldr	r3, [pc, #244]	; (80035a0 <write+0x120>)
 80034aa:	2100      	movs	r1, #0
 80034ac:	5e5b      	ldrsh	r3, [r3, r1]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	18d3      	adds	r3, r2, r3
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	b21a      	sxth	r2, r3
 80034b6:	4b3a      	ldr	r3, [pc, #232]	; (80035a0 <write+0x120>)
 80034b8:	801a      	strh	r2, [r3, #0]
        }

        draw_char(cursor_x, cursor_y, c, text_color, text_bg_color, textsize_x, textsize_y);
        cursor_x += textsize_x * 6; // Advance x by one character
    }
}
 80034ba:	e066      	b.n	800358a <write+0x10a>
    } else if (c != '\r') {         // Ignore carriage returns
 80034bc:	1dfb      	adds	r3, r7, #7
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	2b0d      	cmp	r3, #13
 80034c2:	d062      	beq.n	800358a <write+0x10a>
        if (wrap && ((cursor_x + textsize_x * 6) > width)) {    // Off right?
 80034c4:	4b37      	ldr	r3, [pc, #220]	; (80035a4 <write+0x124>)
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d022      	beq.n	8003512 <write+0x92>
 80034cc:	4b32      	ldr	r3, [pc, #200]	; (8003598 <write+0x118>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	5e9b      	ldrsh	r3, [r3, r2]
 80034d2:	0019      	movs	r1, r3
 80034d4:	4b34      	ldr	r3, [pc, #208]	; (80035a8 <write+0x128>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	001a      	movs	r2, r3
 80034da:	0013      	movs	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	189b      	adds	r3, r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	18cb      	adds	r3, r1, r3
 80034e4:	4a31      	ldr	r2, [pc, #196]	; (80035ac <write+0x12c>)
 80034e6:	8812      	ldrh	r2, [r2, #0]
 80034e8:	4293      	cmp	r3, r2
 80034ea:	dd12      	ble.n	8003512 <write+0x92>
            cursor_x = margin_x;        // Reset x to the margin
 80034ec:	4b29      	ldr	r3, [pc, #164]	; (8003594 <write+0x114>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	b21a      	sxth	r2, r3
 80034f2:	4b29      	ldr	r3, [pc, #164]	; (8003598 <write+0x118>)
 80034f4:	801a      	strh	r2, [r3, #0]
            cursor_y += textsize_y * 8; // Advance y one line
 80034f6:	4b29      	ldr	r3, [pc, #164]	; (800359c <write+0x11c>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	b29a      	uxth	r2, r3
 8003500:	4b27      	ldr	r3, [pc, #156]	; (80035a0 <write+0x120>)
 8003502:	2100      	movs	r1, #0
 8003504:	5e5b      	ldrsh	r3, [r3, r1]
 8003506:	b29b      	uxth	r3, r3
 8003508:	18d3      	adds	r3, r2, r3
 800350a:	b29b      	uxth	r3, r3
 800350c:	b21a      	sxth	r2, r3
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <write+0x120>)
 8003510:	801a      	strh	r2, [r3, #0]
        if ((cursor_y + textsize_y * 8) > height) { // Off bottom?
 8003512:	4b23      	ldr	r3, [pc, #140]	; (80035a0 <write+0x120>)
 8003514:	2200      	movs	r2, #0
 8003516:	5e9b      	ldrsh	r3, [r3, r2]
 8003518:	001a      	movs	r2, r3
 800351a:	4b20      	ldr	r3, [pc, #128]	; (800359c <write+0x11c>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	18d3      	adds	r3, r2, r3
 8003522:	4a23      	ldr	r2, [pc, #140]	; (80035b0 <write+0x130>)
 8003524:	8812      	ldrh	r2, [r2, #0]
 8003526:	4293      	cmp	r3, r2
 8003528:	dd04      	ble.n	8003534 <write+0xb4>
            cursor_y = margin_y;                    // Reset y to the margin
 800352a:	4b22      	ldr	r3, [pc, #136]	; (80035b4 <write+0x134>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	b21a      	sxth	r2, r3
 8003530:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <write+0x120>)
 8003532:	801a      	strh	r2, [r3, #0]
        draw_char(cursor_x, cursor_y, c, text_color, text_bg_color, textsize_x, textsize_y);
 8003534:	4b18      	ldr	r3, [pc, #96]	; (8003598 <write+0x118>)
 8003536:	2400      	movs	r4, #0
 8003538:	5f1c      	ldrsh	r4, [r3, r4]
 800353a:	4b19      	ldr	r3, [pc, #100]	; (80035a0 <write+0x120>)
 800353c:	2500      	movs	r5, #0
 800353e:	5f5d      	ldrsh	r5, [r3, r5]
 8003540:	4b1d      	ldr	r3, [pc, #116]	; (80035b8 <write+0x138>)
 8003542:	881e      	ldrh	r6, [r3, #0]
 8003544:	4b1d      	ldr	r3, [pc, #116]	; (80035bc <write+0x13c>)
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	4a17      	ldr	r2, [pc, #92]	; (80035a8 <write+0x128>)
 800354a:	7812      	ldrb	r2, [r2, #0]
 800354c:	4913      	ldr	r1, [pc, #76]	; (800359c <write+0x11c>)
 800354e:	7809      	ldrb	r1, [r1, #0]
 8003550:	1df8      	adds	r0, r7, #7
 8003552:	7800      	ldrb	r0, [r0, #0]
 8003554:	9102      	str	r1, [sp, #8]
 8003556:	9201      	str	r2, [sp, #4]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	0033      	movs	r3, r6
 800355c:	0002      	movs	r2, r0
 800355e:	0029      	movs	r1, r5
 8003560:	0020      	movs	r0, r4
 8003562:	f7ff fe15 	bl	8003190 <draw_char>
        cursor_x += textsize_x * 6; // Advance x by one character
 8003566:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <write+0x128>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	1c1a      	adds	r2, r3, #0
 800356e:	1c13      	adds	r3, r2, #0
 8003570:	18db      	adds	r3, r3, r3
 8003572:	189b      	adds	r3, r3, r2
 8003574:	18db      	adds	r3, r3, r3
 8003576:	b29a      	uxth	r2, r3
 8003578:	4b07      	ldr	r3, [pc, #28]	; (8003598 <write+0x118>)
 800357a:	2100      	movs	r1, #0
 800357c:	5e5b      	ldrsh	r3, [r3, r1]
 800357e:	b29b      	uxth	r3, r3
 8003580:	18d3      	adds	r3, r2, r3
 8003582:	b29b      	uxth	r3, r3
 8003584:	b21a      	sxth	r2, r3
 8003586:	4b04      	ldr	r3, [pc, #16]	; (8003598 <write+0x118>)
 8003588:	801a      	strh	r2, [r3, #0]
}
 800358a:	46c0      	nop			; (mov r8, r8)
 800358c:	46bd      	mov	sp, r7
 800358e:	b003      	add	sp, #12
 8003590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	200000b8 	.word	0x200000b8
 8003598:	200000b4 	.word	0x200000b4
 800359c:	20000007 	.word	0x20000007
 80035a0:	200000b6 	.word	0x200000b6
 80035a4:	200000bc 	.word	0x200000bc
 80035a8:	20000006 	.word	0x20000006
 80035ac:	20000418 	.word	0x20000418
 80035b0:	20000416 	.word	0x20000416
 80035b4:	200000b9 	.word	0x200000b9
 80035b8:	20000008 	.word	0x20000008
 80035bc:	200000ba 	.word	0x200000ba

080035c0 <printWrite>:

/*!
 * @brief Print a *char string to the display
 * @param str   The string to print
 */
void printWrite (const char *str) {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	while (*str) {
 80035c8:	e006      	b.n	80035d8 <printWrite+0x18>
		write(*str++);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	0018      	movs	r0, r3
 80035d4:	f7ff ff54 	bl	8003480 <write>
	while (*str) {
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1f4      	bne.n	80035ca <printWrite+0xa>
	}
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b002      	add	sp, #8
 80035e8:	bd80      	pop	{r7, pc}

080035ea <printChar>:

/*!
 * @brief Print a character to the display
 * @param c     The character to print
 */
void printChar(char c) {
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	0002      	movs	r2, r0
 80035f2:	1dfb      	adds	r3, r7, #7
 80035f4:	701a      	strb	r2, [r3, #0]
	write(c);
 80035f6:	1dfb      	adds	r3, r7, #7
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7ff ff40 	bl	8003480 <write>
}
 8003600:	46c0      	nop			; (mov r8, r8)
 8003602:	46bd      	mov	sp, r7
 8003604:	b002      	add	sp, #8
 8003606:	bd80      	pop	{r7, pc}

08003608 <printString>:

/*!
 * @brief Print a char[] string to the display
 * @param str   The string to primt
 */
void printString(const char str[]) {
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	printWrite(str);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	0018      	movs	r0, r3
 8003614:	f7ff ffd4 	bl	80035c0 <printWrite>
}
 8003618:	46c0      	nop			; (mov r8, r8)
 800361a:	46bd      	mov	sp, r7
 800361c:	b002      	add	sp, #8
 800361e:	bd80      	pop	{r7, pc}

08003620 <printUnsigned>:
/*!
 * @brief Print an unsigned value to the display
 * @param n     The unsigned value
 * @param base  The base of the unsigned value
 */
void printUnsigned(unsigned long n, uint8_t base) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b08c      	sub	sp, #48	; 0x30
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	000a      	movs	r2, r1
 800362a:	1cfb      	adds	r3, r7, #3
 800362c:	701a      	strb	r2, [r3, #0]
	unsigned char buf[8 * sizeof(long)]; // Assumes 8-bit chars. 
	unsigned long i = 0;
 800362e:	2300      	movs	r3, #0
 8003630:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (n == 0) {
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d11b      	bne.n	8003670 <printUnsigned+0x50>
		printChar('0');
 8003638:	2030      	movs	r0, #48	; 0x30
 800363a:	f7ff ffd6 	bl	80035ea <printChar>
 800363e:	e039      	b.n	80036b4 <printUnsigned+0x94>
		return;
	} 
	while (n > 0) {
		buf[i++] = n % base;
 8003640:	1cfb      	adds	r3, r7, #3
 8003642:	781a      	ldrb	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	0011      	movs	r1, r2
 8003648:	0018      	movs	r0, r3
 800364a:	f7fc fde3 	bl	8000214 <__aeabi_uidivmod>
 800364e:	000b      	movs	r3, r1
 8003650:	0019      	movs	r1, r3
 8003652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003658:	b2c9      	uxtb	r1, r1
 800365a:	220c      	movs	r2, #12
 800365c:	18ba      	adds	r2, r7, r2
 800365e:	54d1      	strb	r1, [r2, r3]
		n /= base;
 8003660:	1cfb      	adds	r3, r7, #3
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	0019      	movs	r1, r3
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fc fd4e 	bl	8000108 <__udivsi3>
 800366c:	0003      	movs	r3, r0
 800366e:	607b      	str	r3, [r7, #4]
	while (n > 0) {
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1e4      	bne.n	8003640 <printUnsigned+0x20>
	}
	for (; i > 0; i--) {
 8003676:	e01a      	b.n	80036ae <printUnsigned+0x8e>
		printChar((char) (buf[i - 1] < 10 ? '0' + buf[i - 1] : 'A' + buf[i - 1] - 10));
 8003678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367a:	3b01      	subs	r3, #1
 800367c:	210c      	movs	r1, #12
 800367e:	187a      	adds	r2, r7, r1
 8003680:	5cd3      	ldrb	r3, [r2, r3]
 8003682:	2b09      	cmp	r3, #9
 8003684:	d806      	bhi.n	8003694 <printUnsigned+0x74>
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	3b01      	subs	r3, #1
 800368a:	187a      	adds	r2, r7, r1
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	3330      	adds	r3, #48	; 0x30
 8003690:	b2db      	uxtb	r3, r3
 8003692:	e006      	b.n	80036a2 <printUnsigned+0x82>
 8003694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003696:	3b01      	subs	r3, #1
 8003698:	220c      	movs	r2, #12
 800369a:	18ba      	adds	r2, r7, r2
 800369c:	5cd3      	ldrb	r3, [r2, r3]
 800369e:	3337      	adds	r3, #55	; 0x37
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	0018      	movs	r0, r3
 80036a4:	f7ff ffa1 	bl	80035ea <printChar>
	for (; i > 0; i--) {
 80036a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036aa:	3b01      	subs	r3, #1
 80036ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e1      	bne.n	8003678 <printUnsigned+0x58>
	}
}
 80036b4:	46bd      	mov	sp, r7
 80036b6:	b00c      	add	sp, #48	; 0x30
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80036bc:	b590      	push	{r4, r7, lr}
 80036be:	b089      	sub	sp, #36	; 0x24
 80036c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c2:	240c      	movs	r4, #12
 80036c4:	193b      	adds	r3, r7, r4
 80036c6:	0018      	movs	r0, r3
 80036c8:	2314      	movs	r3, #20
 80036ca:	001a      	movs	r2, r3
 80036cc:	2100      	movs	r1, #0
 80036ce:	f007 f876 	bl	800a7be <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d2:	4b5b      	ldr	r3, [pc, #364]	; (8003840 <MX_GPIO_Init+0x184>)
 80036d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036d6:	4b5a      	ldr	r3, [pc, #360]	; (8003840 <MX_GPIO_Init+0x184>)
 80036d8:	2101      	movs	r1, #1
 80036da:	430a      	orrs	r2, r1
 80036dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80036de:	4b58      	ldr	r3, [pc, #352]	; (8003840 <MX_GPIO_Init+0x184>)
 80036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e2:	2201      	movs	r2, #1
 80036e4:	4013      	ands	r3, r2
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ea:	4b55      	ldr	r3, [pc, #340]	; (8003840 <MX_GPIO_Init+0x184>)
 80036ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ee:	4b54      	ldr	r3, [pc, #336]	; (8003840 <MX_GPIO_Init+0x184>)
 80036f0:	2102      	movs	r1, #2
 80036f2:	430a      	orrs	r2, r1
 80036f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80036f6:	4b52      	ldr	r3, [pc, #328]	; (8003840 <MX_GPIO_Init+0x184>)
 80036f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036fa:	2202      	movs	r2, #2
 80036fc:	4013      	ands	r3, r2
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003702:	4b4f      	ldr	r3, [pc, #316]	; (8003840 <MX_GPIO_Init+0x184>)
 8003704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003706:	4b4e      	ldr	r3, [pc, #312]	; (8003840 <MX_GPIO_Init+0x184>)
 8003708:	2104      	movs	r1, #4
 800370a:	430a      	orrs	r2, r1
 800370c:	62da      	str	r2, [r3, #44]	; 0x2c
 800370e:	4b4c      	ldr	r3, [pc, #304]	; (8003840 <MX_GPIO_Init+0x184>)
 8003710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003712:	2204      	movs	r2, #4
 8003714:	4013      	ands	r3, r2
 8003716:	603b      	str	r3, [r7, #0]
 8003718:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EPD_DC_Pin|EN_5V_Pin|SRAM_CS_Pin, GPIO_PIN_RESET);
 800371a:	23e0      	movs	r3, #224	; 0xe0
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4849      	ldr	r0, [pc, #292]	; (8003844 <MX_GPIO_Init+0x188>)
 8003720:	2200      	movs	r2, #0
 8003722:	0019      	movs	r1, r3
 8003724:	f003 fa0e 	bl	8006b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003728:	2380      	movs	r3, #128	; 0x80
 800372a:	0059      	lsls	r1, r3, #1
 800372c:	23a0      	movs	r3, #160	; 0xa0
 800372e:	05db      	lsls	r3, r3, #23
 8003730:	2200      	movs	r2, #0
 8003732:	0018      	movs	r0, r3
 8003734:	f003 fa06 	bl	8006b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|EPD_CS_Pin, GPIO_PIN_RESET);
 8003738:	4b43      	ldr	r3, [pc, #268]	; (8003848 <MX_GPIO_Init+0x18c>)
 800373a:	2200      	movs	r2, #0
 800373c:	2170      	movs	r1, #112	; 0x70
 800373e:	0018      	movs	r0, r3
 8003740:	f003 fa00 	bl	8006b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PROX_INT_Pin;
 8003744:	193b      	adds	r3, r7, r4
 8003746:	2204      	movs	r2, #4
 8003748:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800374a:	193b      	adds	r3, r7, r4
 800374c:	4a3f      	ldr	r2, [pc, #252]	; (800384c <MX_GPIO_Init+0x190>)
 800374e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003750:	193b      	adds	r3, r7, r4
 8003752:	2202      	movs	r2, #2
 8003754:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PROX_INT_GPIO_Port, &GPIO_InitStruct);
 8003756:	193b      	adds	r3, r7, r4
 8003758:	4a3b      	ldr	r2, [pc, #236]	; (8003848 <MX_GPIO_Init+0x18c>)
 800375a:	0019      	movs	r1, r3
 800375c:	0010      	movs	r0, r2
 800375e:	f003 f87b 	bl	8006858 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EPD_DC_Pin;
 8003762:	193b      	adds	r3, r7, r4
 8003764:	2280      	movs	r2, #128	; 0x80
 8003766:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003768:	193b      	adds	r3, r7, r4
 800376a:	2201      	movs	r2, #1
 800376c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376e:	193b      	adds	r3, r7, r4
 8003770:	2200      	movs	r2, #0
 8003772:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003774:	193b      	adds	r3, r7, r4
 8003776:	2201      	movs	r2, #1
 8003778:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EPD_DC_GPIO_Port, &GPIO_InitStruct);
 800377a:	193b      	adds	r3, r7, r4
 800377c:	4a31      	ldr	r2, [pc, #196]	; (8003844 <MX_GPIO_Init+0x188>)
 800377e:	0019      	movs	r1, r3
 8003780:	0010      	movs	r0, r2
 8003782:	f003 f869 	bl	8006858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = EN_5V_Pin|SRAM_CS_Pin;
 8003786:	0021      	movs	r1, r4
 8003788:	187b      	adds	r3, r7, r1
 800378a:	22c0      	movs	r2, #192	; 0xc0
 800378c:	0092      	lsls	r2, r2, #2
 800378e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003790:	000c      	movs	r4, r1
 8003792:	193b      	adds	r3, r7, r4
 8003794:	2201      	movs	r2, #1
 8003796:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	193b      	adds	r3, r7, r4
 800379a:	2200      	movs	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800379e:	193b      	adds	r3, r7, r4
 80037a0:	2200      	movs	r2, #0
 80037a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037a4:	193b      	adds	r3, r7, r4
 80037a6:	4a27      	ldr	r2, [pc, #156]	; (8003844 <MX_GPIO_Init+0x188>)
 80037a8:	0019      	movs	r1, r3
 80037aa:	0010      	movs	r0, r2
 80037ac:	f003 f854 	bl	8006858 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037b0:	0021      	movs	r1, r4
 80037b2:	187b      	adds	r3, r7, r1
 80037b4:	2280      	movs	r2, #128	; 0x80
 80037b6:	0052      	lsls	r2, r2, #1
 80037b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037ba:	000c      	movs	r4, r1
 80037bc:	193b      	adds	r3, r7, r4
 80037be:	2201      	movs	r2, #1
 80037c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	193b      	adds	r3, r7, r4
 80037c4:	2200      	movs	r2, #0
 80037c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c8:	193b      	adds	r3, r7, r4
 80037ca:	2200      	movs	r2, #0
 80037cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ce:	193a      	adds	r2, r7, r4
 80037d0:	23a0      	movs	r3, #160	; 0xa0
 80037d2:	05db      	lsls	r3, r3, #23
 80037d4:	0011      	movs	r1, r2
 80037d6:	0018      	movs	r0, r3
 80037d8:	f003 f83e 	bl	8006858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin;
 80037dc:	193b      	adds	r3, r7, r4
 80037de:	2230      	movs	r2, #48	; 0x30
 80037e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e2:	193b      	adds	r3, r7, r4
 80037e4:	2201      	movs	r2, #1
 80037e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e8:	193b      	adds	r3, r7, r4
 80037ea:	2200      	movs	r2, #0
 80037ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ee:	193b      	adds	r3, r7, r4
 80037f0:	2200      	movs	r2, #0
 80037f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f4:	193b      	adds	r3, r7, r4
 80037f6:	4a14      	ldr	r2, [pc, #80]	; (8003848 <MX_GPIO_Init+0x18c>)
 80037f8:	0019      	movs	r1, r3
 80037fa:	0010      	movs	r0, r2
 80037fc:	f003 f82c 	bl	8006858 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EPD_CS_Pin;
 8003800:	0021      	movs	r1, r4
 8003802:	187b      	adds	r3, r7, r1
 8003804:	2240      	movs	r2, #64	; 0x40
 8003806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003808:	187b      	adds	r3, r7, r1
 800380a:	2201      	movs	r2, #1
 800380c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	187b      	adds	r3, r7, r1
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003814:	187b      	adds	r3, r7, r1
 8003816:	2201      	movs	r2, #1
 8003818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 800381a:	187b      	adds	r3, r7, r1
 800381c:	4a0a      	ldr	r2, [pc, #40]	; (8003848 <MX_GPIO_Init+0x18c>)
 800381e:	0019      	movs	r1, r3
 8003820:	0010      	movs	r0, r2
 8003822:	f003 f819 	bl	8006858 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 1, 0);
 8003826:	2200      	movs	r2, #0
 8003828:	2101      	movs	r1, #1
 800382a:	2006      	movs	r0, #6
 800382c:	f002 fe28 	bl	8006480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003830:	2006      	movs	r0, #6
 8003832:	f002 fe3a 	bl	80064aa <HAL_NVIC_EnableIRQ>

}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	46bd      	mov	sp, r7
 800383a:	b009      	add	sp, #36	; 0x24
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	40021000 	.word	0x40021000
 8003844:	50000800 	.word	0x50000800
 8003848:	50000400 	.word	0x50000400
 800384c:	10210000 	.word	0x10210000

08003850 <hts221_reboot>:
int hts221_calc_temp(int16_t T_OUT, HTS_Cal * hts_cal_data);
int hts221_calc_humid(int16_t H_OUT, HTS_Cal * hts_cal_data);
int hts221_reboot(void);

// Function code
int hts221_reboot() {
 8003850:	b590      	push	{r4, r7, lr}
 8003852:	b087      	sub	sp, #28
 8003854:	af04      	add	r7, sp, #16
    uint8_t buf[1];			// read buffer

    /* === Reboot HTS221 === */

    //read register
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003856:	1dfc      	adds	r4, r7, #7
 8003858:	482a      	ldr	r0, [pc, #168]	; (8003904 <hts221_reboot+0xb4>)
 800385a:	2301      	movs	r3, #1
 800385c:	425b      	negs	r3, r3
 800385e:	9302      	str	r3, [sp, #8]
 8003860:	2301      	movs	r3, #1
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	1d3b      	adds	r3, r7, #4
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	2301      	movs	r3, #1
 800386a:	2221      	movs	r2, #33	; 0x21
 800386c:	21be      	movs	r1, #190	; 0xbe
 800386e:	f003 fb71 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003872:	0003      	movs	r3, r0
 8003874:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8003876:	1dfb      	adds	r3, r7, #7
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <hts221_reboot+0x34>
        return HTS_REBOOT_FAIL;
 800387e:	2301      	movs	r3, #1
 8003880:	425b      	negs	r3, r3
 8003882:	e03b      	b.n	80038fc <hts221_reboot+0xac>
    }

    //write boot bit
    buf[0] |= HTS_CTRL_REG2_BOOT;
 8003884:	1d3b      	adds	r3, r7, #4
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	2280      	movs	r2, #128	; 0x80
 800388a:	4252      	negs	r2, r2
 800388c:	4313      	orrs	r3, r2
 800388e:	b2da      	uxtb	r2, r3
 8003890:	1d3b      	adds	r3, r7, #4
 8003892:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003894:	1dfc      	adds	r4, r7, #7
 8003896:	481b      	ldr	r0, [pc, #108]	; (8003904 <hts221_reboot+0xb4>)
 8003898:	2301      	movs	r3, #1
 800389a:	425b      	negs	r3, r3
 800389c:	9302      	str	r3, [sp, #8]
 800389e:	2301      	movs	r3, #1
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	1d3b      	adds	r3, r7, #4
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	2301      	movs	r3, #1
 80038a8:	2221      	movs	r2, #33	; 0x21
 80038aa:	21be      	movs	r1, #190	; 0xbe
 80038ac:	f003 fa24 	bl	8006cf8 <HAL_I2C_Mem_Write>
 80038b0:	0003      	movs	r3, r0
 80038b2:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <hts221_reboot+0x72>
        return HTS_REBOOT_FAIL;
 80038bc:	2301      	movs	r3, #1
 80038be:	425b      	negs	r3, r3
 80038c0:	e01c      	b.n	80038fc <hts221_reboot+0xac>
    }

    //wait for device to restart + clear boot bit
    do{
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80038c2:	1dfc      	adds	r4, r7, #7
 80038c4:	480f      	ldr	r0, [pc, #60]	; (8003904 <hts221_reboot+0xb4>)
 80038c6:	2301      	movs	r3, #1
 80038c8:	425b      	negs	r3, r3
 80038ca:	9302      	str	r3, [sp, #8]
 80038cc:	2301      	movs	r3, #1
 80038ce:	9301      	str	r3, [sp, #4]
 80038d0:	1d3b      	adds	r3, r7, #4
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	2301      	movs	r3, #1
 80038d6:	2221      	movs	r2, #33	; 0x21
 80038d8:	21be      	movs	r1, #190	; 0xbe
 80038da:	f003 fb3b 	bl	8006f54 <HAL_I2C_Mem_Read>
 80038de:	0003      	movs	r3, r0
 80038e0:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80038e2:	1dfb      	adds	r3, r7, #7
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <hts221_reboot+0xa0>
            return HTS_REBOOT_FAIL;
 80038ea:	2301      	movs	r3, #1
 80038ec:	425b      	negs	r3, r3
 80038ee:	e005      	b.n	80038fc <hts221_reboot+0xac>
        }
    } while (buf[0] & HTS_CTRL_REG2_BOOT);
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	b25b      	sxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	dbe3      	blt.n	80038c2 <hts221_reboot+0x72>

//	serial_println("Rebooted\n");

    return HTS_REBOOT_SUCCESS;
 80038fa:	2301      	movs	r3, #1

}
 80038fc:	0018      	movs	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	b003      	add	sp, #12
 8003902:	bd90      	pop	{r4, r7, pc}
 8003904:	2000041c 	.word	0x2000041c

08003908 <hts221_init>:

HTS_Cal * hts221_init () {
 8003908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800390a:	b08d      	sub	sp, #52	; 0x34
 800390c:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;	// I2C return status
    uint8_t buf[7];			// read buffer

    if (hts221_reboot() == -1) {
 800390e:	f7ff ff9f 	bl	8003850 <hts221_reboot>
 8003912:	0003      	movs	r3, r0
 8003914:	3301      	adds	r3, #1
 8003916:	d105      	bne.n	8003924 <hts221_init+0x1c>
        serial_println("Reboot FAIL\n");
 8003918:	4bdc      	ldr	r3, [pc, #880]	; (8003c8c <hts221_init+0x384>)
 800391a:	0018      	movs	r0, r3
 800391c:	f000 ff2c 	bl	8004778 <serial_println>
        return NULL;
 8003920:	2300      	movs	r3, #0
 8003922:	e21a      	b.n	8003d5a <hts221_init+0x452>
    }

    /* === Set HTS221 to wake mode === */
    buf[0] = HTS_CTRL_REG1_PD | HTS_CTRL_REG1_BUD;
 8003924:	003b      	movs	r3, r7
 8003926:	2284      	movs	r2, #132	; 0x84
 8003928:	701a      	strb	r2, [r3, #0]

    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 800392a:	251f      	movs	r5, #31
 800392c:	197c      	adds	r4, r7, r5
 800392e:	48d8      	ldr	r0, [pc, #864]	; (8003c90 <hts221_init+0x388>)
 8003930:	2301      	movs	r3, #1
 8003932:	425b      	negs	r3, r3
 8003934:	9302      	str	r3, [sp, #8]
 8003936:	2301      	movs	r3, #1
 8003938:	9301      	str	r3, [sp, #4]
 800393a:	003b      	movs	r3, r7
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	2301      	movs	r3, #1
 8003940:	2220      	movs	r2, #32
 8003942:	21be      	movs	r1, #190	; 0xbe
 8003944:	f003 f9d8 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8003948:	0003      	movs	r3, r0
 800394a:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 800394c:	197b      	adds	r3, r7, r5
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <hts221_init+0x50>
        return NULL;
 8003954:	2300      	movs	r3, #0
 8003956:	e200      	b.n	8003d5a <hts221_init+0x452>
    }
    else  {
        /* === Read in temperature calibration data === */
        // buf[0] = T0_degC_x8
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_degC_x8, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003958:	251f      	movs	r5, #31
 800395a:	197c      	adds	r4, r7, r5
 800395c:	48cc      	ldr	r0, [pc, #816]	; (8003c90 <hts221_init+0x388>)
 800395e:	2301      	movs	r3, #1
 8003960:	425b      	negs	r3, r3
 8003962:	9302      	str	r3, [sp, #8]
 8003964:	2301      	movs	r3, #1
 8003966:	9301      	str	r3, [sp, #4]
 8003968:	003b      	movs	r3, r7
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	2301      	movs	r3, #1
 800396e:	2232      	movs	r2, #50	; 0x32
 8003970:	21be      	movs	r1, #190	; 0xbe
 8003972:	f003 faef 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003976:	0003      	movs	r3, r0
 8003978:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 800397a:	197b      	adds	r3, r7, r5
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <hts221_init+0x7e>
            return NULL;
 8003982:	2300      	movs	r3, #0
 8003984:	e1e9      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[1] = T1_degC_x8
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_degC_x8, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8003986:	003b      	movs	r3, r7
 8003988:	3301      	adds	r3, #1
 800398a:	251f      	movs	r5, #31
 800398c:	197c      	adds	r4, r7, r5
 800398e:	48c0      	ldr	r0, [pc, #768]	; (8003c90 <hts221_init+0x388>)
 8003990:	2201      	movs	r2, #1
 8003992:	4252      	negs	r2, r2
 8003994:	9202      	str	r2, [sp, #8]
 8003996:	2201      	movs	r2, #1
 8003998:	9201      	str	r2, [sp, #4]
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	2301      	movs	r3, #1
 800399e:	2233      	movs	r2, #51	; 0x33
 80039a0:	21be      	movs	r1, #190	; 0xbe
 80039a2:	f003 fad7 	bl	8006f54 <HAL_I2C_Mem_Read>
 80039a6:	0003      	movs	r3, r0
 80039a8:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80039aa:	197b      	adds	r3, r7, r5
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <hts221_init+0xae>
            return NULL;
 80039b2:	2300      	movs	r3, #0
 80039b4:	e1d1      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[2] = T1_T0_msb
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_T0_msb, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 80039b6:	003b      	movs	r3, r7
 80039b8:	3302      	adds	r3, #2
 80039ba:	251f      	movs	r5, #31
 80039bc:	197c      	adds	r4, r7, r5
 80039be:	48b4      	ldr	r0, [pc, #720]	; (8003c90 <hts221_init+0x388>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	4252      	negs	r2, r2
 80039c4:	9202      	str	r2, [sp, #8]
 80039c6:	2201      	movs	r2, #1
 80039c8:	9201      	str	r2, [sp, #4]
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	2301      	movs	r3, #1
 80039ce:	2235      	movs	r2, #53	; 0x35
 80039d0:	21be      	movs	r1, #190	; 0xbe
 80039d2:	f003 fabf 	bl	8006f54 <HAL_I2C_Mem_Read>
 80039d6:	0003      	movs	r3, r0
 80039d8:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80039da:	197b      	adds	r3, r7, r5
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <hts221_init+0xde>
            return NULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e1b9      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[3] = HTS_CAL_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 3, 1, HAL_MAX_DELAY);
 80039e6:	003b      	movs	r3, r7
 80039e8:	3303      	adds	r3, #3
 80039ea:	251f      	movs	r5, #31
 80039ec:	197c      	adds	r4, r7, r5
 80039ee:	48a8      	ldr	r0, [pc, #672]	; (8003c90 <hts221_init+0x388>)
 80039f0:	2201      	movs	r2, #1
 80039f2:	4252      	negs	r2, r2
 80039f4:	9202      	str	r2, [sp, #8]
 80039f6:	2201      	movs	r2, #1
 80039f8:	9201      	str	r2, [sp, #4]
 80039fa:	9300      	str	r3, [sp, #0]
 80039fc:	2301      	movs	r3, #1
 80039fe:	223c      	movs	r2, #60	; 0x3c
 8003a00:	21be      	movs	r1, #190	; 0xbe
 8003a02:	f003 faa7 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003a06:	0003      	movs	r3, r0
 8003a08:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003a0a:	197b      	adds	r3, r7, r5
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <hts221_init+0x10e>
            return NULL;
 8003a12:	2300      	movs	r3, #0
 8003a14:	e1a1      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[4] = HTS_CAL_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 4, 1, HAL_MAX_DELAY);
 8003a16:	003b      	movs	r3, r7
 8003a18:	3304      	adds	r3, #4
 8003a1a:	251f      	movs	r5, #31
 8003a1c:	197c      	adds	r4, r7, r5
 8003a1e:	489c      	ldr	r0, [pc, #624]	; (8003c90 <hts221_init+0x388>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	4252      	negs	r2, r2
 8003a24:	9202      	str	r2, [sp, #8]
 8003a26:	2201      	movs	r2, #1
 8003a28:	9201      	str	r2, [sp, #4]
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	223d      	movs	r2, #61	; 0x3d
 8003a30:	21be      	movs	r1, #190	; 0xbe
 8003a32:	f003 fa8f 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003a36:	0003      	movs	r3, r0
 8003a38:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003a3a:	197b      	adds	r3, r7, r5
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <hts221_init+0x13e>
            return NULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	e189      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[5] = HTS_CAL_T1_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 5, 1, HAL_MAX_DELAY);
 8003a46:	003b      	movs	r3, r7
 8003a48:	3305      	adds	r3, #5
 8003a4a:	251f      	movs	r5, #31
 8003a4c:	197c      	adds	r4, r7, r5
 8003a4e:	4890      	ldr	r0, [pc, #576]	; (8003c90 <hts221_init+0x388>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	4252      	negs	r2, r2
 8003a54:	9202      	str	r2, [sp, #8]
 8003a56:	2201      	movs	r2, #1
 8003a58:	9201      	str	r2, [sp, #4]
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	223e      	movs	r2, #62	; 0x3e
 8003a60:	21be      	movs	r1, #190	; 0xbe
 8003a62:	f003 fa77 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003a66:	0003      	movs	r3, r0
 8003a68:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003a6a:	197b      	adds	r3, r7, r5
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <hts221_init+0x16e>
            return NULL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e171      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[6] = HTS_CAL_T1_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 6, 1, HAL_MAX_DELAY);
 8003a76:	003b      	movs	r3, r7
 8003a78:	3306      	adds	r3, #6
 8003a7a:	251f      	movs	r5, #31
 8003a7c:	197c      	adds	r4, r7, r5
 8003a7e:	4884      	ldr	r0, [pc, #528]	; (8003c90 <hts221_init+0x388>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	4252      	negs	r2, r2
 8003a84:	9202      	str	r2, [sp, #8]
 8003a86:	2201      	movs	r2, #1
 8003a88:	9201      	str	r2, [sp, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	223f      	movs	r2, #63	; 0x3f
 8003a90:	21be      	movs	r1, #190	; 0xbe
 8003a92:	f003 fa5f 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003a96:	0003      	movs	r3, r0
 8003a98:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003a9a:	197b      	adds	r3, r7, r5
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <hts221_init+0x19e>
            return NULL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e159      	b.n	8003d5a <hts221_init+0x452>
        }

        /* === Process temperature calibration data === */

        uint16_t T0_degC_R32 = buf[0];
 8003aa6:	003b      	movs	r3, r7
 8003aa8:	781a      	ldrb	r2, [r3, #0]
 8003aaa:	201c      	movs	r0, #28
 8003aac:	183b      	adds	r3, r7, r0
 8003aae:	801a      	strh	r2, [r3, #0]
        uint16_t T1_degC_R33 = buf[1];
 8003ab0:	003b      	movs	r3, r7
 8003ab2:	785a      	ldrb	r2, [r3, #1]
 8003ab4:	241a      	movs	r4, #26
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	801a      	strh	r2, [r3, #0]
        uint16_t T1_T0_msb 	= buf[2];
 8003aba:	003b      	movs	r3, r7
 8003abc:	789a      	ldrb	r2, [r3, #2]
 8003abe:	2518      	movs	r5, #24
 8003ac0:	197b      	adds	r3, r7, r5
 8003ac2:	801a      	strh	r2, [r3, #0]
        int16_t T0_OUT = (buf[3] | (buf[4] << 8)); // This should be signed int
 8003ac4:	003b      	movs	r3, r7
 8003ac6:	78db      	ldrb	r3, [r3, #3]
 8003ac8:	b219      	sxth	r1, r3
 8003aca:	003b      	movs	r3, r7
 8003acc:	791b      	ldrb	r3, [r3, #4]
 8003ace:	021b      	lsls	r3, r3, #8
 8003ad0:	b21a      	sxth	r2, r3
 8003ad2:	2616      	movs	r6, #22
 8003ad4:	19bb      	adds	r3, r7, r6
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	801a      	strh	r2, [r3, #0]
        int16_t T1_OUT = (buf[5] | (buf[6] << 8)); // This should be signed int
 8003ada:	003b      	movs	r3, r7
 8003adc:	795b      	ldrb	r3, [r3, #5]
 8003ade:	b219      	sxth	r1, r3
 8003ae0:	003b      	movs	r3, r7
 8003ae2:	799b      	ldrb	r3, [r3, #6]
 8003ae4:	021b      	lsls	r3, r3, #8
 8003ae6:	b21a      	sxth	r2, r3
 8003ae8:	2314      	movs	r3, #20
 8003aea:	18fb      	adds	r3, r7, r3
 8003aec:	430a      	orrs	r2, r1
 8003aee:	801a      	strh	r2, [r3, #0]

        // add msb's for 10 bit values
        T0_degC_R32 |= (T1_T0_msb & 0b0011) << 8;
 8003af0:	197b      	adds	r3, r7, r5
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	021b      	lsls	r3, r3, #8
 8003af6:	b21a      	sxth	r2, r3
 8003af8:	23c0      	movs	r3, #192	; 0xc0
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4013      	ands	r3, r2
 8003afe:	b21a      	sxth	r2, r3
 8003b00:	183b      	adds	r3, r7, r0
 8003b02:	2100      	movs	r1, #0
 8003b04:	5e5b      	ldrsh	r3, [r3, r1]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	b21a      	sxth	r2, r3
 8003b0a:	183b      	adds	r3, r7, r0
 8003b0c:	801a      	strh	r2, [r3, #0]
        T1_degC_R33 |= (T1_T0_msb & 0b1100) << 6;
 8003b0e:	197b      	adds	r3, r7, r5
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	019b      	lsls	r3, r3, #6
 8003b14:	b21a      	sxth	r2, r3
 8003b16:	23c0      	movs	r3, #192	; 0xc0
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	b21a      	sxth	r2, r3
 8003b1e:	0021      	movs	r1, r4
 8003b20:	187b      	adds	r3, r7, r1
 8003b22:	2400      	movs	r4, #0
 8003b24:	5f1b      	ldrsh	r3, [r3, r4]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	b21a      	sxth	r2, r3
 8003b2a:	187b      	adds	r3, r7, r1
 8003b2c:	801a      	strh	r2, [r3, #0]

        // divide by 8
        T0_degC_R32 >>= 3;
 8003b2e:	183b      	adds	r3, r7, r0
 8003b30:	0004      	movs	r4, r0
 8003b32:	183a      	adds	r2, r7, r0
 8003b34:	8812      	ldrh	r2, [r2, #0]
 8003b36:	08d2      	lsrs	r2, r2, #3
 8003b38:	801a      	strh	r2, [r3, #0]
        T1_degC_R33 >>= 3;
 8003b3a:	187b      	adds	r3, r7, r1
 8003b3c:	000d      	movs	r5, r1
 8003b3e:	187a      	adds	r2, r7, r1
 8003b40:	8812      	ldrh	r2, [r2, #0]
 8003b42:	08d2      	lsrs	r2, r2, #3
 8003b44:	801a      	strh	r2, [r3, #0]

        // init struct to store calibration data
        HTS_Cal * hts_cal_data = malloc(sizeof(HTS_Cal));
 8003b46:	2018      	movs	r0, #24
 8003b48:	f006 fe26 	bl	800a798 <malloc>
 8003b4c:	0003      	movs	r3, r0
 8003b4e:	613b      	str	r3, [r7, #16]

        hts_cal_data->T0_OUT = T0_OUT;
 8003b50:	19bb      	adds	r3, r7, r6
 8003b52:	2100      	movs	r1, #0
 8003b54:	5e5a      	ldrsh	r2, [r3, r1]
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	601a      	str	r2, [r3, #0]
        hts_cal_data->correction_factor = (float) (T1_degC_R33 - T0_degC_R32) / (T1_OUT - T0_OUT);
 8003b5a:	197b      	adds	r3, r7, r5
 8003b5c:	881a      	ldrh	r2, [r3, #0]
 8003b5e:	0025      	movs	r5, r4
 8003b60:	193b      	adds	r3, r7, r4
 8003b62:	881b      	ldrh	r3, [r3, #0]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	0018      	movs	r0, r3
 8003b68:	f7fd f850 	bl	8000c0c <__aeabi_i2f>
 8003b6c:	1c04      	adds	r4, r0, #0
 8003b6e:	2314      	movs	r3, #20
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	2200      	movs	r2, #0
 8003b74:	5e9a      	ldrsh	r2, [r3, r2]
 8003b76:	19bb      	adds	r3, r7, r6
 8003b78:	2100      	movs	r1, #0
 8003b7a:	5e5b      	ldrsh	r3, [r3, r1]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	0018      	movs	r0, r3
 8003b80:	f7fd f844 	bl	8000c0c <__aeabi_i2f>
 8003b84:	1c03      	adds	r3, r0, #0
 8003b86:	1c19      	adds	r1, r3, #0
 8003b88:	1c20      	adds	r0, r4, #0
 8003b8a:	f7fc fdf9 	bl	8000780 <__aeabi_fdiv>
 8003b8e:	1c03      	adds	r3, r0, #0
 8003b90:	1c1a      	adds	r2, r3, #0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	605a      	str	r2, [r3, #4]
        hts_cal_data->offset = T0_degC_R32;
 8003b96:	197b      	adds	r3, r7, r5
 8003b98:	881a      	ldrh	r2, [r3, #0]
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	609a      	str	r2, [r3, #8]

        /*=== Read in humidity calibration data ===*/
        // buf[0] = HTS_CAL_H0_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003b9e:	251f      	movs	r5, #31
 8003ba0:	197c      	adds	r4, r7, r5
 8003ba2:	483b      	ldr	r0, [pc, #236]	; (8003c90 <hts221_init+0x388>)
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	425b      	negs	r3, r3
 8003ba8:	9302      	str	r3, [sp, #8]
 8003baa:	2301      	movs	r3, #1
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	003b      	movs	r3, r7
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	2236      	movs	r2, #54	; 0x36
 8003bb6:	21be      	movs	r1, #190	; 0xbe
 8003bb8:	f003 f9cc 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003bbc:	0003      	movs	r3, r0
 8003bbe:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003bc0:	197b      	adds	r3, r7, r5
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <hts221_init+0x2c4>
            return NULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	e0c6      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[1] = HTS_CAL_H0_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8003bcc:	003b      	movs	r3, r7
 8003bce:	3301      	adds	r3, #1
 8003bd0:	251f      	movs	r5, #31
 8003bd2:	197c      	adds	r4, r7, r5
 8003bd4:	482e      	ldr	r0, [pc, #184]	; (8003c90 <hts221_init+0x388>)
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	4252      	negs	r2, r2
 8003bda:	9202      	str	r2, [sp, #8]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	9201      	str	r2, [sp, #4]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	2301      	movs	r3, #1
 8003be4:	2237      	movs	r2, #55	; 0x37
 8003be6:	21be      	movs	r1, #190	; 0xbe
 8003be8:	f003 f9b4 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003bec:	0003      	movs	r3, r0
 8003bee:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003bf0:	197b      	adds	r3, r7, r5
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <hts221_init+0x2f4>
            return NULL;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e0ae      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[2] = HTS_CAL_H1_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8003bfc:	003b      	movs	r3, r7
 8003bfe:	3302      	adds	r3, #2
 8003c00:	251f      	movs	r5, #31
 8003c02:	197c      	adds	r4, r7, r5
 8003c04:	4822      	ldr	r0, [pc, #136]	; (8003c90 <hts221_init+0x388>)
 8003c06:	2201      	movs	r2, #1
 8003c08:	4252      	negs	r2, r2
 8003c0a:	9202      	str	r2, [sp, #8]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	9201      	str	r2, [sp, #4]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2301      	movs	r3, #1
 8003c14:	223a      	movs	r2, #58	; 0x3a
 8003c16:	21be      	movs	r1, #190	; 0xbe
 8003c18:	f003 f99c 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003c1c:	0003      	movs	r3, r0
 8003c1e:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003c20:	197b      	adds	r3, r7, r5
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <hts221_init+0x324>
            return NULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e096      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[3] = HTS_CAL_H1_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 3, 1, HAL_MAX_DELAY);
 8003c2c:	003b      	movs	r3, r7
 8003c2e:	3303      	adds	r3, #3
 8003c30:	251f      	movs	r5, #31
 8003c32:	197c      	adds	r4, r7, r5
 8003c34:	4816      	ldr	r0, [pc, #88]	; (8003c90 <hts221_init+0x388>)
 8003c36:	2201      	movs	r2, #1
 8003c38:	4252      	negs	r2, r2
 8003c3a:	9202      	str	r2, [sp, #8]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	9201      	str	r2, [sp, #4]
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	2301      	movs	r3, #1
 8003c44:	223b      	movs	r2, #59	; 0x3b
 8003c46:	21be      	movs	r1, #190	; 0xbe
 8003c48:	f003 f984 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003c50:	197b      	adds	r3, r7, r5
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <hts221_init+0x354>
            return NULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	e07e      	b.n	8003d5a <hts221_init+0x452>
        }

        // buf[4] = HTS_CAL_H0_rH_x2
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_rH_x2, I2C_MEMADD_SIZE_8BIT, buf + 4, 1, HAL_MAX_DELAY);
 8003c5c:	003b      	movs	r3, r7
 8003c5e:	3304      	adds	r3, #4
 8003c60:	251f      	movs	r5, #31
 8003c62:	197c      	adds	r4, r7, r5
 8003c64:	480a      	ldr	r0, [pc, #40]	; (8003c90 <hts221_init+0x388>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	4252      	negs	r2, r2
 8003c6a:	9202      	str	r2, [sp, #8]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	9201      	str	r2, [sp, #4]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	2301      	movs	r3, #1
 8003c74:	2230      	movs	r2, #48	; 0x30
 8003c76:	21be      	movs	r1, #190	; 0xbe
 8003c78:	f003 f96c 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003c7c:	0003      	movs	r3, r0
 8003c7e:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003c80:	197b      	adds	r3, r7, r5
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d005      	beq.n	8003c94 <hts221_init+0x38c>
            return NULL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e066      	b.n	8003d5a <hts221_init+0x452>
 8003c8c:	0800ab90 	.word	0x0800ab90
 8003c90:	2000041c 	.word	0x2000041c
        }

        // buf[5] = HTS_CAL_H1_rH_x2
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_rH_x2, I2C_MEMADD_SIZE_8BIT, buf + 5, 1, HAL_MAX_DELAY);
 8003c94:	003b      	movs	r3, r7
 8003c96:	3305      	adds	r3, #5
 8003c98:	251f      	movs	r5, #31
 8003c9a:	197c      	adds	r4, r7, r5
 8003c9c:	4831      	ldr	r0, [pc, #196]	; (8003d64 <hts221_init+0x45c>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	4252      	negs	r2, r2
 8003ca2:	9202      	str	r2, [sp, #8]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	9201      	str	r2, [sp, #4]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	2301      	movs	r3, #1
 8003cac:	2231      	movs	r2, #49	; 0x31
 8003cae:	21be      	movs	r1, #190	; 0xbe
 8003cb0:	f003 f950 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003cb8:	197b      	adds	r3, r7, r5
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <hts221_init+0x3bc>
            return NULL;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e04a      	b.n	8003d5a <hts221_init+0x452>
        }

        /*=== Process humidity calibration data ===*/
        uint8_t H0_Rh_R30 = buf[4] >> 1; //divide HTS_CAL_H0_rH_x2 by 2
 8003cc4:	003b      	movs	r3, r7
 8003cc6:	791a      	ldrb	r2, [r3, #4]
 8003cc8:	200f      	movs	r0, #15
 8003cca:	183b      	adds	r3, r7, r0
 8003ccc:	0852      	lsrs	r2, r2, #1
 8003cce:	701a      	strb	r2, [r3, #0]
        uint8_t H1_Rh_R31 = buf[5] >> 1; //divide HTS_CAL_H0_rH_x2 by 2
 8003cd0:	003b      	movs	r3, r7
 8003cd2:	795a      	ldrb	r2, [r3, #5]
 8003cd4:	250e      	movs	r5, #14
 8003cd6:	197b      	adds	r3, r7, r5
 8003cd8:	0852      	lsrs	r2, r2, #1
 8003cda:	701a      	strb	r2, [r3, #0]
        int16_t H0_T0_OUT = (buf[0] | (buf[1] << 8)); // This should be signed int
 8003cdc:	003b      	movs	r3, r7
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	b219      	sxth	r1, r3
 8003ce2:	003b      	movs	r3, r7
 8003ce4:	785b      	ldrb	r3, [r3, #1]
 8003ce6:	021b      	lsls	r3, r3, #8
 8003ce8:	b21a      	sxth	r2, r3
 8003cea:	240c      	movs	r4, #12
 8003cec:	193b      	adds	r3, r7, r4
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	801a      	strh	r2, [r3, #0]
        int16_t H1_T0_OUT = (buf[2] | (buf[3] << 8)); // This should be signed int
 8003cf2:	003b      	movs	r3, r7
 8003cf4:	789b      	ldrb	r3, [r3, #2]
 8003cf6:	b219      	sxth	r1, r3
 8003cf8:	003b      	movs	r3, r7
 8003cfa:	78db      	ldrb	r3, [r3, #3]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	b21a      	sxth	r2, r3
 8003d00:	230a      	movs	r3, #10
 8003d02:	18fb      	adds	r3, r7, r3
 8003d04:	430a      	orrs	r2, r1
 8003d06:	801a      	strh	r2, [r3, #0]

        //Store Humid.
        hts_cal_data->H0_OUT = H0_T0_OUT;
 8003d08:	0026      	movs	r6, r4
 8003d0a:	193b      	adds	r3, r7, r4
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	5e5a      	ldrsh	r2, [r3, r1]
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	60da      	str	r2, [r3, #12]
        hts_cal_data->humid_correction_factor = (float) (H1_Rh_R31 - H0_Rh_R30) / (H1_T0_OUT - H0_T0_OUT);
 8003d14:	197b      	adds	r3, r7, r5
 8003d16:	781a      	ldrb	r2, [r3, #0]
 8003d18:	0005      	movs	r5, r0
 8003d1a:	183b      	adds	r3, r7, r0
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	0018      	movs	r0, r3
 8003d22:	f7fc ff73 	bl	8000c0c <__aeabi_i2f>
 8003d26:	1c04      	adds	r4, r0, #0
 8003d28:	230a      	movs	r3, #10
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	5e9a      	ldrsh	r2, [r3, r2]
 8003d30:	19bb      	adds	r3, r7, r6
 8003d32:	2100      	movs	r1, #0
 8003d34:	5e5b      	ldrsh	r3, [r3, r1]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f7fc ff67 	bl	8000c0c <__aeabi_i2f>
 8003d3e:	1c03      	adds	r3, r0, #0
 8003d40:	1c19      	adds	r1, r3, #0
 8003d42:	1c20      	adds	r0, r4, #0
 8003d44:	f7fc fd1c 	bl	8000780 <__aeabi_fdiv>
 8003d48:	1c03      	adds	r3, r0, #0
 8003d4a:	1c1a      	adds	r2, r3, #0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	611a      	str	r2, [r3, #16]
        hts_cal_data->humid_offset = H0_Rh_R30;
 8003d50:	197b      	adds	r3, r7, r5
 8003d52:	781a      	ldrb	r2, [r3, #0]
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	615a      	str	r2, [r3, #20]

        return hts_cal_data;
 8003d58:	693b      	ldr	r3, [r7, #16]
    }

    return NULL;
}
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b009      	add	sp, #36	; 0x24
 8003d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	2000041c 	.word	0x2000041c

08003d68 <hts221_get_temp>:

int hts221_get_temp(char unit, HTS_Cal * hts_cal_data){
 8003d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d6a:	b08d      	sub	sp, #52	; 0x34
 8003d6c:	af04      	add	r7, sp, #16
 8003d6e:	0002      	movs	r2, r0
 8003d70:	6039      	str	r1, [r7, #0]
 8003d72:	1dfb      	adds	r3, r7, #7
 8003d74:	701a      	strb	r2, [r3, #0]
    uint8_t buf[7];			// read buffer
    int16_t T_OUT;			// T_OUT raw temperature reading
    int temp_adj;			// calibrated temperature value

    /* === Start a temperature reading === */
    buf[0] = HTS_CTRL_REG2_ONE_SHOT;
 8003d76:	210c      	movs	r1, #12
 8003d78:	187b      	adds	r3, r7, r1
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003d7e:	231b      	movs	r3, #27
 8003d80:	18fc      	adds	r4, r7, r3
 8003d82:	4849      	ldr	r0, [pc, #292]	; (8003ea8 <hts221_get_temp+0x140>)
 8003d84:	2301      	movs	r3, #1
 8003d86:	425b      	negs	r3, r3
 8003d88:	9302      	str	r3, [sp, #8]
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	187b      	adds	r3, r7, r1
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	2301      	movs	r3, #1
 8003d94:	2221      	movs	r2, #33	; 0x21
 8003d96:	21be      	movs	r1, #190	; 0xbe
 8003d98:	f002 ffae 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	7023      	strb	r3, [r4, #0]

    /* === Read in temperature data === */

    //TODO check that this loop is right...
    // Try three times for temp data to be ready
    for (int i = 0; i < 3; ++i) {
 8003da0:	2300      	movs	r3, #0
 8003da2:	61fb      	str	r3, [r7, #28]
 8003da4:	e01a      	b.n	8003ddc <hts221_get_temp+0x74>
        // buf[0] = HTS_STATUS_REG
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_STATUS_REG, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003da6:	231b      	movs	r3, #27
 8003da8:	18fc      	adds	r4, r7, r3
 8003daa:	483f      	ldr	r0, [pc, #252]	; (8003ea8 <hts221_get_temp+0x140>)
 8003dac:	2301      	movs	r3, #1
 8003dae:	425b      	negs	r3, r3
 8003db0:	9302      	str	r3, [sp, #8]
 8003db2:	2301      	movs	r3, #1
 8003db4:	9301      	str	r3, [sp, #4]
 8003db6:	250c      	movs	r5, #12
 8003db8:	197b      	adds	r3, r7, r5
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	2227      	movs	r2, #39	; 0x27
 8003dc0:	21be      	movs	r1, #190	; 0xbe
 8003dc2:	f003 f8c7 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003dc6:	0003      	movs	r3, r0
 8003dc8:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
            // TODO: error handling
        }
        if (buf[0] & 1){
 8003dca:	197b      	adds	r3, r7, r5
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	001a      	movs	r2, r3
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d106      	bne.n	8003de4 <hts221_get_temp+0x7c>
    for (int i = 0; i < 3; ++i) {
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	61fb      	str	r3, [r7, #28]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	dde1      	ble.n	8003da6 <hts221_get_temp+0x3e>
 8003de2:	e000      	b.n	8003de6 <hts221_get_temp+0x7e>
            // new temp. data ready
            break;
 8003de4:	46c0      	nop			; (mov r8, r8)
        }
        //TODO - HAL_WAIT?
    }

    // buf[1] = HTS_TEMP_OUT_L
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8003de6:	250c      	movs	r5, #12
 8003de8:	197b      	adds	r3, r7, r5
 8003dea:	3301      	adds	r3, #1
 8003dec:	261b      	movs	r6, #27
 8003dee:	19bc      	adds	r4, r7, r6
 8003df0:	482d      	ldr	r0, [pc, #180]	; (8003ea8 <hts221_get_temp+0x140>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	4252      	negs	r2, r2
 8003df6:	9202      	str	r2, [sp, #8]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	9201      	str	r2, [sp, #4]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	2301      	movs	r3, #1
 8003e00:	222a      	movs	r2, #42	; 0x2a
 8003e02:	21be      	movs	r1, #190	; 0xbe
 8003e04:	f003 f8a6 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003e08:	0003      	movs	r3, r0
 8003e0a:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
        // TODO: error handling
    }

    // buf[2] = HTS_TEMP_OUT_H
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_TEMP_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8003e0c:	197b      	adds	r3, r7, r5
 8003e0e:	3302      	adds	r3, #2
 8003e10:	19bc      	adds	r4, r7, r6
 8003e12:	4825      	ldr	r0, [pc, #148]	; (8003ea8 <hts221_get_temp+0x140>)
 8003e14:	2201      	movs	r2, #1
 8003e16:	4252      	negs	r2, r2
 8003e18:	9202      	str	r2, [sp, #8]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	9201      	str	r2, [sp, #4]
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	2301      	movs	r3, #1
 8003e22:	222b      	movs	r2, #43	; 0x2b
 8003e24:	21be      	movs	r1, #190	; 0xbe
 8003e26:	f003 f895 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
        // TODO: error handling
    }

    T_OUT = buf[1] | (((uint16_t) buf[2]) << 8);
 8003e2e:	197b      	adds	r3, r7, r5
 8003e30:	785b      	ldrb	r3, [r3, #1]
 8003e32:	b219      	sxth	r1, r3
 8003e34:	197b      	adds	r3, r7, r5
 8003e36:	789b      	ldrb	r3, [r3, #2]
 8003e38:	021b      	lsls	r3, r3, #8
 8003e3a:	b21a      	sxth	r2, r3
 8003e3c:	2018      	movs	r0, #24
 8003e3e:	183b      	adds	r3, r7, r0
 8003e40:	430a      	orrs	r2, r1
 8003e42:	801a      	strh	r2, [r3, #0]

    temp_adj = hts221_calc_temp(T_OUT, hts_cal_data);
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	183b      	adds	r3, r7, r0
 8003e48:	2100      	movs	r1, #0
 8003e4a:	5e5b      	ldrsh	r3, [r3, r1]
 8003e4c:	0011      	movs	r1, r2
 8003e4e:	0018      	movs	r0, r3
 8003e50:	f000 f832 	bl	8003eb8 <hts221_calc_temp>
 8003e54:	0003      	movs	r3, r0
 8003e56:	617b      	str	r3, [r7, #20]

    // Return in correct units
    if (unit == 'F'){
 8003e58:	1dfb      	adds	r3, r7, #7
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b46      	cmp	r3, #70	; 0x46
 8003e5e:	d11e      	bne.n	8003e9e <hts221_get_temp+0x136>
        //Fahrenheit
        return (temp_adj * 9.0 / 5.0) + 32;
 8003e60:	6978      	ldr	r0, [r7, #20]
 8003e62:	f7fe f80d 	bl	8001e80 <__aeabi_i2d>
 8003e66:	2200      	movs	r2, #0
 8003e68:	4b10      	ldr	r3, [pc, #64]	; (8003eac <hts221_get_temp+0x144>)
 8003e6a:	f7fd fd67 	bl	800193c <__aeabi_dmul>
 8003e6e:	0002      	movs	r2, r0
 8003e70:	000b      	movs	r3, r1
 8003e72:	0010      	movs	r0, r2
 8003e74:	0019      	movs	r1, r3
 8003e76:	2200      	movs	r2, #0
 8003e78:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <hts221_get_temp+0x148>)
 8003e7a:	f7fd fa77 	bl	800136c <__aeabi_ddiv>
 8003e7e:	0002      	movs	r2, r0
 8003e80:	000b      	movs	r3, r1
 8003e82:	0010      	movs	r0, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	2200      	movs	r2, #0
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <hts221_get_temp+0x14c>)
 8003e8a:	f7fc ff05 	bl	8000c98 <__aeabi_dadd>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	000b      	movs	r3, r1
 8003e92:	0010      	movs	r0, r2
 8003e94:	0019      	movs	r1, r3
 8003e96:	f7fd ffbd 	bl	8001e14 <__aeabi_d2iz>
 8003e9a:	0003      	movs	r3, r0
 8003e9c:	e000      	b.n	8003ea0 <hts221_get_temp+0x138>

    }
    else {
        //Celsius
        return temp_adj;
 8003e9e:	697b      	ldr	r3, [r7, #20]
    }

}
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b009      	add	sp, #36	; 0x24
 8003ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ea8:	2000041c 	.word	0x2000041c
 8003eac:	40220000 	.word	0x40220000
 8003eb0:	40140000 	.word	0x40140000
 8003eb4:	40400000 	.word	0x40400000

08003eb8 <hts221_calc_temp>:

int hts221_calc_temp(int16_t T_OUT, HTS_Cal * hts_cal_data) {
 8003eb8:	b590      	push	{r4, r7, lr}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	0002      	movs	r2, r0
 8003ec0:	6039      	str	r1, [r7, #0]
 8003ec2:	1dbb      	adds	r3, r7, #6
 8003ec4:	801a      	strh	r2, [r3, #0]

    int zeroed_temp = T_OUT - hts_cal_data->T0_OUT;
 8003ec6:	1dbb      	adds	r3, r7, #6
 8003ec8:	2200      	movs	r2, #0
 8003eca:	5e9a      	ldrsh	r2, [r3, r2]
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	60fb      	str	r3, [r7, #12]
    int temp_adj = (zeroed_temp * hts_cal_data->correction_factor) + hts_cal_data->offset;
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f7fc fe99 	bl	8000c0c <__aeabi_i2f>
 8003eda:	1c02      	adds	r2, r0, #0
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	1c19      	adds	r1, r3, #0
 8003ee2:	1c10      	adds	r0, r2, #0
 8003ee4:	f7fc fd58 	bl	8000998 <__aeabi_fmul>
 8003ee8:	1c03      	adds	r3, r0, #0
 8003eea:	1c1c      	adds	r4, r3, #0
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f7fc fe8b 	bl	8000c0c <__aeabi_i2f>
 8003ef6:	1c03      	adds	r3, r0, #0
 8003ef8:	1c19      	adds	r1, r3, #0
 8003efa:	1c20      	adds	r0, r4, #0
 8003efc:	f7fc faa4 	bl	8000448 <__aeabi_fadd>
 8003f00:	1c03      	adds	r3, r0, #0
 8003f02:	1c18      	adds	r0, r3, #0
 8003f04:	f7fc fe62 	bl	8000bcc <__aeabi_f2iz>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	60bb      	str	r3, [r7, #8]

    return temp_adj;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
}
 8003f0e:	0018      	movs	r0, r3
 8003f10:	46bd      	mov	sp, r7
 8003f12:	b005      	add	sp, #20
 8003f14:	bd90      	pop	{r4, r7, pc}
	...

08003f18 <hts221_get_humid>:

int hts221_get_humid(HTS_Cal * hts_cal_data) {
 8003f18:	b5b0      	push	{r4, r5, r7, lr}
 8003f1a:	b08c      	sub	sp, #48	; 0x30
 8003f1c:	af04      	add	r7, sp, #16
 8003f1e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];			// read buffer
    int16_t H_OUT;			// H_OUT raw temperature reading
    int humid_adj;			// calibrated temperature value

    /* === Start a humidity reading === */
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003f20:	251f      	movs	r5, #31
 8003f22:	197c      	adds	r4, r7, r5
 8003f24:	4866      	ldr	r0, [pc, #408]	; (80040c0 <hts221_get_humid+0x1a8>)
 8003f26:	2301      	movs	r3, #1
 8003f28:	425b      	negs	r3, r3
 8003f2a:	9302      	str	r3, [sp, #8]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	9301      	str	r3, [sp, #4]
 8003f30:	230c      	movs	r3, #12
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	2301      	movs	r3, #1
 8003f38:	2221      	movs	r2, #33	; 0x21
 8003f3a:	21be      	movs	r1, #190	; 0xbe
 8003f3c:	f003 f80a 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003f40:	0003      	movs	r3, r0
 8003f42:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8003f44:	197b      	adds	r3, r7, r5
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d002      	beq.n	8003f52 <hts221_get_humid+0x3a>
        return HUMID_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	425b      	negs	r3, r3
 8003f50:	e0b2      	b.n	80040b8 <hts221_get_humid+0x1a0>
    }

    buf[0] |= HTS_CTRL_REG2_ONE_SHOT;
 8003f52:	210c      	movs	r1, #12
 8003f54:	187b      	adds	r3, r7, r1
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003f62:	251f      	movs	r5, #31
 8003f64:	197c      	adds	r4, r7, r5
 8003f66:	4856      	ldr	r0, [pc, #344]	; (80040c0 <hts221_get_humid+0x1a8>)
 8003f68:	2301      	movs	r3, #1
 8003f6a:	425b      	negs	r3, r3
 8003f6c:	9302      	str	r3, [sp, #8]
 8003f6e:	2301      	movs	r3, #1
 8003f70:	9301      	str	r3, [sp, #4]
 8003f72:	187b      	adds	r3, r7, r1
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	2301      	movs	r3, #1
 8003f78:	2221      	movs	r2, #33	; 0x21
 8003f7a:	21be      	movs	r1, #190	; 0xbe
 8003f7c:	f002 febc 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8003f80:	0003      	movs	r3, r0
 8003f82:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8003f84:	197b      	adds	r3, r7, r5
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <hts221_get_humid+0x7a>
        return HUMID_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	425b      	negs	r3, r3
 8003f90:	e092      	b.n	80040b8 <hts221_get_humid+0x1a0>
    }

    // wait for one shot bit to clear by the hts
    do{
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003f92:	251f      	movs	r5, #31
 8003f94:	197c      	adds	r4, r7, r5
 8003f96:	484a      	ldr	r0, [pc, #296]	; (80040c0 <hts221_get_humid+0x1a8>)
 8003f98:	2301      	movs	r3, #1
 8003f9a:	425b      	negs	r3, r3
 8003f9c:	9302      	str	r3, [sp, #8]
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	9301      	str	r3, [sp, #4]
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	18fb      	adds	r3, r7, r3
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	2221      	movs	r2, #33	; 0x21
 8003fac:	21be      	movs	r1, #190	; 0xbe
 8003fae:	f002 ffd1 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003fb2:	0003      	movs	r3, r0
 8003fb4:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003fb6:	197b      	adds	r3, r7, r5
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <hts221_get_humid+0xac>
            return HUMID_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	425b      	negs	r3, r3
 8003fc2:	e079      	b.n	80040b8 <hts221_get_humid+0x1a0>
        }
    } while (buf[0] & HTS_CTRL_REG2_ONE_SHOT);
 8003fc4:	210c      	movs	r1, #12
 8003fc6:	187b      	adds	r3, r7, r1
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	001a      	movs	r2, r3
 8003fcc:	2301      	movs	r3, #1
 8003fce:	4013      	ands	r3, r2
 8003fd0:	d1df      	bne.n	8003f92 <hts221_get_humid+0x7a>

    /* === Read in humidity data === */

    //TODO check that this loop is right...
    // Try three times for temp data to be ready
    for (int i = 0; i < 3; ++i) {
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61bb      	str	r3, [r7, #24]
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	dc22      	bgt.n	8004022 <hts221_get_humid+0x10a>
        // buf[0] = HTS_STATUS_REG
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_STATUS_REG, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8003fdc:	251f      	movs	r5, #31
 8003fde:	197c      	adds	r4, r7, r5
 8003fe0:	4837      	ldr	r0, [pc, #220]	; (80040c0 <hts221_get_humid+0x1a8>)
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	425b      	negs	r3, r3
 8003fe6:	9302      	str	r3, [sp, #8]
 8003fe8:	2301      	movs	r3, #1
 8003fea:	9301      	str	r3, [sp, #4]
 8003fec:	187b      	adds	r3, r7, r1
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	2227      	movs	r2, #39	; 0x27
 8003ff4:	21be      	movs	r1, #190	; 0xbe
 8003ff6:	f002 ffad 	bl	8006f54 <HAL_I2C_Mem_Read>
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8003ffe:	197b      	adds	r3, r7, r5
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <hts221_get_humid+0xf4>
            return HUMID_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	425b      	negs	r3, r3
 800400a:	e055      	b.n	80040b8 <hts221_get_humid+0x1a0>
        }
        if (buf[0] & 2){
 800400c:	230c      	movs	r3, #12
 800400e:	18fb      	adds	r3, r7, r3
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	001a      	movs	r2, r3
 8004014:	2302      	movs	r3, #2
 8004016:	4013      	ands	r3, r2
 8004018:	d102      	bne.n	8004020 <hts221_get_humid+0x108>
            // new humid. data ready
            break;
        }
        return HUMID_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	425b      	negs	r3, r3
 800401e:	e04b      	b.n	80040b8 <hts221_get_humid+0x1a0>
            break;
 8004020:	46c0      	nop			; (mov r8, r8)
    }

    // buf[1] = HTS_HUMIDITY_OUT_L
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_HUMIDITY_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8004022:	230c      	movs	r3, #12
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	3301      	adds	r3, #1
 8004028:	251f      	movs	r5, #31
 800402a:	197c      	adds	r4, r7, r5
 800402c:	4824      	ldr	r0, [pc, #144]	; (80040c0 <hts221_get_humid+0x1a8>)
 800402e:	2201      	movs	r2, #1
 8004030:	4252      	negs	r2, r2
 8004032:	9202      	str	r2, [sp, #8]
 8004034:	2201      	movs	r2, #1
 8004036:	9201      	str	r2, [sp, #4]
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	2301      	movs	r3, #1
 800403c:	2228      	movs	r2, #40	; 0x28
 800403e:	21be      	movs	r1, #190	; 0xbe
 8004040:	f002 ff88 	bl	8006f54 <HAL_I2C_Mem_Read>
 8004044:	0003      	movs	r3, r0
 8004046:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8004048:	197b      	adds	r3, r7, r5
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d002      	beq.n	8004056 <hts221_get_humid+0x13e>
        return HUMID_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	425b      	negs	r3, r3
 8004054:	e030      	b.n	80040b8 <hts221_get_humid+0x1a0>
    }

    // buf[2] = HTS_HUMIDITY_OUT_H
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_HUMIDITY_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8004056:	230c      	movs	r3, #12
 8004058:	18fb      	adds	r3, r7, r3
 800405a:	3302      	adds	r3, #2
 800405c:	251f      	movs	r5, #31
 800405e:	197c      	adds	r4, r7, r5
 8004060:	4817      	ldr	r0, [pc, #92]	; (80040c0 <hts221_get_humid+0x1a8>)
 8004062:	2201      	movs	r2, #1
 8004064:	4252      	negs	r2, r2
 8004066:	9202      	str	r2, [sp, #8]
 8004068:	2201      	movs	r2, #1
 800406a:	9201      	str	r2, [sp, #4]
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2301      	movs	r3, #1
 8004070:	2229      	movs	r2, #41	; 0x29
 8004072:	21be      	movs	r1, #190	; 0xbe
 8004074:	f002 ff6e 	bl	8006f54 <HAL_I2C_Mem_Read>
 8004078:	0003      	movs	r3, r0
 800407a:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 800407c:	197b      	adds	r3, r7, r5
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <hts221_get_humid+0x172>
        return HUMID_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	425b      	negs	r3, r3
 8004088:	e016      	b.n	80040b8 <hts221_get_humid+0x1a0>
    }

    H_OUT = buf[1] | (((uint16_t) buf[2]) << 8);
 800408a:	220c      	movs	r2, #12
 800408c:	18bb      	adds	r3, r7, r2
 800408e:	785b      	ldrb	r3, [r3, #1]
 8004090:	b219      	sxth	r1, r3
 8004092:	18bb      	adds	r3, r7, r2
 8004094:	789b      	ldrb	r3, [r3, #2]
 8004096:	021b      	lsls	r3, r3, #8
 8004098:	b21a      	sxth	r2, r3
 800409a:	2016      	movs	r0, #22
 800409c:	183b      	adds	r3, r7, r0
 800409e:	430a      	orrs	r2, r1
 80040a0:	801a      	strh	r2, [r3, #0]

    humid_adj = hts221_calc_humid(H_OUT, hts_cal_data);
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	183b      	adds	r3, r7, r0
 80040a6:	2100      	movs	r1, #0
 80040a8:	5e5b      	ldrsh	r3, [r3, r1]
 80040aa:	0011      	movs	r1, r2
 80040ac:	0018      	movs	r0, r3
 80040ae:	f000 f809 	bl	80040c4 <hts221_calc_humid>
 80040b2:	0003      	movs	r3, r0
 80040b4:	613b      	str	r3, [r7, #16]

    return humid_adj;
 80040b6:	693b      	ldr	r3, [r7, #16]

}
 80040b8:	0018      	movs	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b008      	add	sp, #32
 80040be:	bdb0      	pop	{r4, r5, r7, pc}
 80040c0:	2000041c 	.word	0x2000041c

080040c4 <hts221_calc_humid>:

int hts221_calc_humid(int16_t H_OUT, HTS_Cal * hts_cal_data){
 80040c4:	b590      	push	{r4, r7, lr}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	0002      	movs	r2, r0
 80040cc:	6039      	str	r1, [r7, #0]
 80040ce:	1dbb      	adds	r3, r7, #6
 80040d0:	801a      	strh	r2, [r3, #0]

    int zeroed_humid = H_OUT - hts_cal_data->H0_OUT;
 80040d2:	1dbb      	adds	r3, r7, #6
 80040d4:	2200      	movs	r2, #0
 80040d6:	5e9a      	ldrsh	r2, [r3, r2]
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	60fb      	str	r3, [r7, #12]
    int humid_adj = (zeroed_humid * hts_cal_data->humid_correction_factor) + hts_cal_data->humid_offset;
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f7fc fd93 	bl	8000c0c <__aeabi_i2f>
 80040e6:	1c02      	adds	r2, r0, #0
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	1c19      	adds	r1, r3, #0
 80040ee:	1c10      	adds	r0, r2, #0
 80040f0:	f7fc fc52 	bl	8000998 <__aeabi_fmul>
 80040f4:	1c03      	adds	r3, r0, #0
 80040f6:	1c1c      	adds	r4, r3, #0
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	0018      	movs	r0, r3
 80040fe:	f7fc fd85 	bl	8000c0c <__aeabi_i2f>
 8004102:	1c03      	adds	r3, r0, #0
 8004104:	1c19      	adds	r1, r3, #0
 8004106:	1c20      	adds	r0, r4, #0
 8004108:	f7fc f99e 	bl	8000448 <__aeabi_fadd>
 800410c:	1c03      	adds	r3, r0, #0
 800410e:	1c18      	adds	r0, r3, #0
 8004110:	f7fc fd5c 	bl	8000bcc <__aeabi_f2iz>
 8004114:	0003      	movs	r3, r0
 8004116:	60bb      	str	r3, [r7, #8]

    return humid_adj;
 8004118:	68bb      	ldr	r3, [r7, #8]

 800411a:	0018      	movs	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	b005      	add	sp, #20
 8004120:	bd90      	pop	{r4, r7, pc}
	...

08004124 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004128:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <MX_I2C1_Init+0x74>)
 800412a:	4a1c      	ldr	r2, [pc, #112]	; (800419c <MX_I2C1_Init+0x78>)
 800412c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800412e:	4b1a      	ldr	r3, [pc, #104]	; (8004198 <MX_I2C1_Init+0x74>)
 8004130:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <MX_I2C1_Init+0x7c>)
 8004132:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004134:	4b18      	ldr	r3, [pc, #96]	; (8004198 <MX_I2C1_Init+0x74>)
 8004136:	2200      	movs	r2, #0
 8004138:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800413a:	4b17      	ldr	r3, [pc, #92]	; (8004198 <MX_I2C1_Init+0x74>)
 800413c:	2201      	movs	r2, #1
 800413e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004140:	4b15      	ldr	r3, [pc, #84]	; (8004198 <MX_I2C1_Init+0x74>)
 8004142:	2200      	movs	r2, #0
 8004144:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004146:	4b14      	ldr	r3, [pc, #80]	; (8004198 <MX_I2C1_Init+0x74>)
 8004148:	2200      	movs	r2, #0
 800414a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800414c:	4b12      	ldr	r3, [pc, #72]	; (8004198 <MX_I2C1_Init+0x74>)
 800414e:	2200      	movs	r2, #0
 8004150:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004152:	4b11      	ldr	r3, [pc, #68]	; (8004198 <MX_I2C1_Init+0x74>)
 8004154:	2200      	movs	r2, #0
 8004156:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004158:	4b0f      	ldr	r3, [pc, #60]	; (8004198 <MX_I2C1_Init+0x74>)
 800415a:	2200      	movs	r2, #0
 800415c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800415e:	4b0e      	ldr	r3, [pc, #56]	; (8004198 <MX_I2C1_Init+0x74>)
 8004160:	0018      	movs	r0, r3
 8004162:	f002 fd33 	bl	8006bcc <HAL_I2C_Init>
 8004166:	1e03      	subs	r3, r0, #0
 8004168:	d001      	beq.n	800416e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800416a:	f000 fa57 	bl	800461c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <MX_I2C1_Init+0x74>)
 8004170:	2100      	movs	r1, #0
 8004172:	0018      	movs	r0, r3
 8004174:	f003 fa60 	bl	8007638 <HAL_I2CEx_ConfigAnalogFilter>
 8004178:	1e03      	subs	r3, r0, #0
 800417a:	d001      	beq.n	8004180 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800417c:	f000 fa4e 	bl	800461c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004180:	4b05      	ldr	r3, [pc, #20]	; (8004198 <MX_I2C1_Init+0x74>)
 8004182:	2100      	movs	r1, #0
 8004184:	0018      	movs	r0, r3
 8004186:	f003 faa3 	bl	80076d0 <HAL_I2CEx_ConfigDigitalFilter>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d001      	beq.n	8004192 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800418e:	f000 fa45 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	2000041c 	.word	0x2000041c
 800419c:	40005400 	.word	0x40005400
 80041a0:	00707cbb 	.word	0x00707cbb

080041a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80041a4:	b590      	push	{r4, r7, lr}
 80041a6:	b089      	sub	sp, #36	; 0x24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ac:	240c      	movs	r4, #12
 80041ae:	193b      	adds	r3, r7, r4
 80041b0:	0018      	movs	r0, r3
 80041b2:	2314      	movs	r3, #20
 80041b4:	001a      	movs	r2, r3
 80041b6:	2100      	movs	r1, #0
 80041b8:	f006 fb01 	bl	800a7be <memset>
  if(i2cHandle->Instance==I2C1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a18      	ldr	r2, [pc, #96]	; (8004224 <HAL_I2C_MspInit+0x80>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d129      	bne.n	800421a <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041c6:	4b18      	ldr	r3, [pc, #96]	; (8004228 <HAL_I2C_MspInit+0x84>)
 80041c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ca:	4b17      	ldr	r3, [pc, #92]	; (8004228 <HAL_I2C_MspInit+0x84>)
 80041cc:	2102      	movs	r1, #2
 80041ce:	430a      	orrs	r2, r1
 80041d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80041d2:	4b15      	ldr	r3, [pc, #84]	; (8004228 <HAL_I2C_MspInit+0x84>)
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	2202      	movs	r2, #2
 80041d8:	4013      	ands	r3, r2
 80041da:	60bb      	str	r3, [r7, #8]
 80041dc:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80041de:	193b      	adds	r3, r7, r4
 80041e0:	22c0      	movs	r2, #192	; 0xc0
 80041e2:	0092      	lsls	r2, r2, #2
 80041e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041e6:	0021      	movs	r1, r4
 80041e8:	187b      	adds	r3, r7, r1
 80041ea:	2212      	movs	r2, #18
 80041ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	2201      	movs	r2, #1
 80041f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f4:	187b      	adds	r3, r7, r1
 80041f6:	2203      	movs	r2, #3
 80041f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041fa:	187b      	adds	r3, r7, r1
 80041fc:	2204      	movs	r2, #4
 80041fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004200:	187b      	adds	r3, r7, r1
 8004202:	4a0a      	ldr	r2, [pc, #40]	; (800422c <HAL_I2C_MspInit+0x88>)
 8004204:	0019      	movs	r1, r3
 8004206:	0010      	movs	r0, r2
 8004208:	f002 fb26 	bl	8006858 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <HAL_I2C_MspInit+0x84>)
 800420e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004210:	4b05      	ldr	r3, [pc, #20]	; (8004228 <HAL_I2C_MspInit+0x84>)
 8004212:	2180      	movs	r1, #128	; 0x80
 8004214:	0389      	lsls	r1, r1, #14
 8004216:	430a      	orrs	r2, r1
 8004218:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800421a:	46c0      	nop			; (mov r8, r8)
 800421c:	46bd      	mov	sp, r7
 800421e:	b009      	add	sp, #36	; 0x24
 8004220:	bd90      	pop	{r4, r7, pc}
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	40005400 	.word	0x40005400
 8004228:	40021000 	.word	0x40021000
 800422c:	50000400 	.word	0x50000400

08004230 <HAL_ADC_LevelOutOfWindowCallback>:
  display(false);
  serial_println("Done!\n");

}

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc) {
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
    serial_println("*** ADC WATCHDOG INTERRUPT ***");
 8004238:	4b3b      	ldr	r3, [pc, #236]	; (8004328 <HAL_ADC_LevelOutOfWindowCallback+0xf8>)
 800423a:	0018      	movs	r0, r3
 800423c:	f000 fa9c 	bl	8004778 <serial_println>
    HAL_Delay(500);
 8004240:	23fa      	movs	r3, #250	; 0xfa
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	0018      	movs	r0, r3
 8004246:	f001 fb17 	bl	8005878 <HAL_Delay>
    HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 800424a:	2301      	movs	r3, #1
 800424c:	425a      	negs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	0011      	movs	r1, r2
 8004252:	0018      	movs	r0, r3
 8004254:	f001 fd3c 	bl	8005cd0 <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	0018      	movs	r0, r3
 800425c:	f001 fdce 	bl	8005dfc <HAL_ADC_GetValue>
 8004260:	0003      	movs	r3, r0
 8004262:	617b      	str	r3, [r7, #20]
    serial_printf("ADC reading: %d\n", adc_value);
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	4b31      	ldr	r3, [pc, #196]	; (800432c <HAL_ADC_LevelOutOfWindowCallback+0xfc>)
 8004268:	0011      	movs	r1, r2
 800426a:	0018      	movs	r0, r3
 800426c:	f000 fac4 	bl	80047f8 <serial_printf>
    HAL_ADC_Stop(hadc);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	0018      	movs	r0, r3
 8004274:	f001 fcec 	bl	8005c50 <HAL_ADC_Stop>

    // Change the thresholds
    uint32_t curr_upper = (hadc->Instance->TR >> 16) & 0x00000FFF;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	0c1b      	lsrs	r3, r3, #16
 8004280:	051b      	lsls	r3, r3, #20
 8004282:	0d1b      	lsrs	r3, r3, #20
 8004284:	613b      	str	r3, [r7, #16]
    uint32_t curr_lower = (hadc->Instance->TR & 0x00000FFF);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	051b      	lsls	r3, r3, #20
 800428e:	0d1b      	lsrs	r3, r3, #20
 8004290:	60fb      	str	r3, [r7, #12]

    if (curr_upper != 0x0FFF) { //  we trig'd because something was placed onto the sensor
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	4a26      	ldr	r2, [pc, #152]	; (8004330 <HAL_ADC_LevelOutOfWindowCallback+0x100>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d01c      	beq.n	80042d4 <HAL_ADC_LevelOutOfWindowCallback+0xa4>
        serial_println("Something was placed on me!");
 800429a:	4b26      	ldr	r3, [pc, #152]	; (8004334 <HAL_ADC_LevelOutOfWindowCallback+0x104>)
 800429c:	0018      	movs	r0, r3
 800429e:	f000 fa6b 	bl	8004778 <serial_println>
        // change upper threshold to max so that it can't be triggered due to something sitting on the pressure sensor
        hadc->Instance->TR = (0x0FFF << 16);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a24      	ldr	r2, [pc, #144]	; (8004338 <HAL_ADC_LevelOutOfWindowCallback+0x108>)
 80042a8:	621a      	str	r2, [r3, #32]
        hadc->Instance->TR |= curr_upper;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6a19      	ldr	r1, [r3, #32]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	621a      	str	r2, [r3, #32]
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80042ba:	4b20      	ldr	r3, [pc, #128]	; (800433c <HAL_ADC_LevelOutOfWindowCallback+0x10c>)
 80042bc:	2200      	movs	r2, #0
 80042be:	2120      	movs	r1, #32
 80042c0:	0018      	movs	r0, r3
 80042c2:	f002 fc3f 	bl	8006b44 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80042c6:	4b1d      	ldr	r3, [pc, #116]	; (800433c <HAL_ADC_LevelOutOfWindowCallback+0x10c>)
 80042c8:	2201      	movs	r2, #1
 80042ca:	2110      	movs	r1, #16
 80042cc:	0018      	movs	r0, r3
 80042ce:	f002 fc39 	bl	8006b44 <HAL_GPIO_WritePin>
 80042d2:	e01c      	b.n	800430e <HAL_ADC_LevelOutOfWindowCallback+0xde>
    } else {
        serial_println("Something was removed from me!");
 80042d4:	4b1a      	ldr	r3, [pc, #104]	; (8004340 <HAL_ADC_LevelOutOfWindowCallback+0x110>)
 80042d6:	0018      	movs	r0, r3
 80042d8:	f000 fa4e 	bl	8004778 <serial_println>
        hadc->Instance->TR = (curr_lower << 16);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	0412      	lsls	r2, r2, #16
 80042e4:	621a      	str	r2, [r3, #32]
        hadc->Instance->TR &= ~(0x0000FFFF); // clear the lower threshold
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6a1a      	ldr	r2, [r3, #32]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	0c12      	lsrs	r2, r2, #16
 80042f2:	0412      	lsls	r2, r2, #16
 80042f4:	621a      	str	r2, [r3, #32]
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80042f6:	4b11      	ldr	r3, [pc, #68]	; (800433c <HAL_ADC_LevelOutOfWindowCallback+0x10c>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	2120      	movs	r1, #32
 80042fc:	0018      	movs	r0, r3
 80042fe:	f002 fc21 	bl	8006b44 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8004302:	4b0e      	ldr	r3, [pc, #56]	; (800433c <HAL_ADC_LevelOutOfWindowCallback+0x10c>)
 8004304:	2200      	movs	r2, #0
 8004306:	2110      	movs	r1, #16
 8004308:	0018      	movs	r0, r3
 800430a:	f002 fc1b 	bl	8006b44 <HAL_GPIO_WritePin>
    }

    serial_print("\n");
 800430e:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <HAL_ADC_LevelOutOfWindowCallback+0x114>)
 8004310:	0018      	movs	r0, r3
 8004312:	f000 fa1b 	bl	800474c <serial_print>

    HAL_ADC_Start(hadc);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	0018      	movs	r0, r3
 800431a:	f001 fc45 	bl	8005ba8 <HAL_ADC_Start>

}
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	46bd      	mov	sp, r7
 8004322:	b006      	add	sp, #24
 8004324:	bd80      	pop	{r7, pc}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	0800ac2c 	.word	0x0800ac2c
 800432c:	0800ac4c 	.word	0x0800ac4c
 8004330:	00000fff 	.word	0x00000fff
 8004334:	0800ac60 	.word	0x0800ac60
 8004338:	0fff0000 	.word	0x0fff0000
 800433c:	50000400 	.word	0x50000400
 8004340:	0800ac7c 	.word	0x0800ac7c
 8004344:	0800ac9c 	.word	0x0800ac9c

08004348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800434c:	f001 fa24 	bl	8005798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004350:	f000 f8b4 	bl	80044bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004354:	f7ff f9b2 	bl	80036bc <MX_GPIO_Init>
  MX_DMA_Init();
 8004358:	f7fe faa6 	bl	80028a8 <MX_DMA_Init>
  MX_I2C1_Init();
 800435c:	f7ff fee2 	bl	8004124 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8004360:	f000 ffe2 	bl	8005328 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8004364:	f000 ff50 	bl	8005208 <MX_TIM6_Init>
  MX_SPI1_Init();
 8004368:	f000 faf6 	bl	8004958 <MX_SPI1_Init>
  MX_ADC_Init();
 800436c:	f7fd fde2 	bl	8001f34 <MX_ADC_Init>
  MX_TIM2_Init();
 8004370:	f000 fef6 	bl	8005160 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8004374:	f000 ffa8 	bl	80052c8 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8004378:	f000 f918 	bl	80045ac <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  //Start Receive Buffer From ESP 8266
  HAL_UART_Receive_DMA(&huart1, UART1_rxBuffer, 600);
 800437c:	2396      	movs	r3, #150	; 0x96
 800437e:	009a      	lsls	r2, r3, #2
 8004380:	493a      	ldr	r1, [pc, #232]	; (800446c <main+0x124>)
 8004382:	4b3b      	ldr	r3, [pc, #236]	; (8004470 <main+0x128>)
 8004384:	0018      	movs	r0, r3
 8004386:	f005 fbed 	bl	8009b64 <HAL_UART_Receive_DMA>

  //WIFI Test
  serial_select(DEBUG_PRINT);
 800438a:	2001      	movs	r0, #1
 800438c:	f000 f990 	bl	80046b0 <serial_select>
  serial_clear();
 8004390:	f000 f9c2 	bl	8004718 <serial_clear>
  serial_println("Hello world, this is a test of the new serial print functions!");
 8004394:	4b37      	ldr	r3, [pc, #220]	; (8004474 <main+0x12c>)
 8004396:	0018      	movs	r0, r3
 8004398:	f000 f9ee 	bl	8004778 <serial_println>
  serial_select(WIFI);
 800439c:	2000      	movs	r0, #0
 800439e:	f000 f987 	bl	80046b0 <serial_select>
  if (setup_wifi("ASUS", "rickroll362") == AT_FAIL){
 80043a2:	4a35      	ldr	r2, [pc, #212]	; (8004478 <main+0x130>)
 80043a4:	4b35      	ldr	r3, [pc, #212]	; (800447c <main+0x134>)
 80043a6:	0011      	movs	r1, r2
 80043a8:	0018      	movs	r0, r3
 80043aa:	f7fd fea9 	bl	8002100 <setup_wifi>
    // try again
  }
  if (sent_freshbyte_data(5000, 5000, 50000) == AT_FAIL){
 80043ae:	4a34      	ldr	r2, [pc, #208]	; (8004480 <main+0x138>)
 80043b0:	4934      	ldr	r1, [pc, #208]	; (8004484 <main+0x13c>)
 80043b2:	4b34      	ldr	r3, [pc, #208]	; (8004484 <main+0x13c>)
 80043b4:	0018      	movs	r0, r3
 80043b6:	f7fd fec3 	bl	8002140 <sent_freshbyte_data>
    // try again
  }
  receive_prediction(prediction_str);
 80043ba:	4b33      	ldr	r3, [pc, #204]	; (8004488 <main+0x140>)
 80043bc:	0018      	movs	r0, r3
 80043be:	f7fd fee3 	bl	8002188 <receive_prediction>
  if (HAL_UART_Transmit(&huart2, "Predicted Days: ", sizeof("Predicted Days: "), 100) != HAL_OK){
 80043c2:	4932      	ldr	r1, [pc, #200]	; (800448c <main+0x144>)
 80043c4:	4832      	ldr	r0, [pc, #200]	; (8004490 <main+0x148>)
 80043c6:	2364      	movs	r3, #100	; 0x64
 80043c8:	2211      	movs	r2, #17
 80043ca:	f005 fb23 	bl	8009a14 <HAL_UART_Transmit>
 80043ce:	1e03      	subs	r3, r0, #0
 80043d0:	d003      	beq.n	80043da <main+0x92>
    serial_println("Error! Predicted Days");
 80043d2:	4b30      	ldr	r3, [pc, #192]	; (8004494 <main+0x14c>)
 80043d4:	0018      	movs	r0, r3
 80043d6:	f000 f9cf 	bl	8004778 <serial_println>
  }
  if (HAL_UART_Transmit(&huart2, prediction_str, sizeof(prediction_str), 100)!= HAL_OK){
 80043da:	492b      	ldr	r1, [pc, #172]	; (8004488 <main+0x140>)
 80043dc:	482c      	ldr	r0, [pc, #176]	; (8004490 <main+0x148>)
 80043de:	2364      	movs	r3, #100	; 0x64
 80043e0:	2202      	movs	r2, #2
 80043e2:	f005 fb17 	bl	8009a14 <HAL_UART_Transmit>
 80043e6:	1e03      	subs	r3, r0, #0
 80043e8:	d003      	beq.n	80043f2 <main+0xaa>
    serial_println("Error! Printing string");
 80043ea:	4b2b      	ldr	r3, [pc, #172]	; (8004498 <main+0x150>)
 80043ec:	0018      	movs	r0, r3
 80043ee:	f000 f9c3 	bl	8004778 <serial_println>
  }
  serial_select(DEBUG_PRINT);
 80043f2:	2001      	movs	r0, #1
 80043f4:	f000 f95c 	bl	80046b0 <serial_select>
  serial_clear();
 80043f8:	f000 f98e 	bl	8004718 <serial_clear>
  serial_printf("Predicted Days: ");
 80043fc:	4b23      	ldr	r3, [pc, #140]	; (800448c <main+0x144>)
 80043fe:	0018      	movs	r0, r3
 8004400:	f000 f9fa 	bl	80047f8 <serial_printf>
  serial_printf("%s\n", prediction_str);
 8004404:	4a20      	ldr	r2, [pc, #128]	; (8004488 <main+0x140>)
 8004406:	4b25      	ldr	r3, [pc, #148]	; (800449c <main+0x154>)
 8004408:	0011      	movs	r1, r2
 800440a:	0018      	movs	r0, r3
 800440c:	f000 f9f4 	bl	80047f8 <serial_printf>
  serial_println("Did you see that? I was chatting with the wi-fi module for a little bit ;)");
 8004410:	4b23      	ldr	r3, [pc, #140]	; (80044a0 <main+0x158>)
 8004412:	0018      	movs	r0, r3
 8004414:	f000 f9b0 	bl	8004778 <serial_println>


  // Clear the serial debug terminal
  serial_select(DEBUG_PRINT);
 8004418:	2001      	movs	r0, #1
 800441a:	f000 f949 	bl	80046b0 <serial_select>
  serial_clear();
 800441e:	f000 f97b 	bl	8004718 <serial_clear>
  epd_init(false);
 8004422:	2000      	movs	r0, #0
 8004424:	f7fe fb80 	bl	8002b28 <epd_init>

  // Disable prox interrupt while refreshing display
  VCNL4010_disable_Interrupt();
 8004428:	f001 f852 	bl	80054d0 <VCNL4010_disable_Interrupt>

//  display_setup();

  serial_printf("Initializing I2C peripherals... ");
 800442c:	4b1d      	ldr	r3, [pc, #116]	; (80044a4 <main+0x15c>)
 800442e:	0018      	movs	r0, r3
 8004430:	f000 f9e2 	bl	80047f8 <serial_printf>
  hts_cal_data = hts221_init();
 8004434:	f7ff fa68 	bl	8003908 <hts221_init>
 8004438:	0002      	movs	r2, r0
 800443a:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <main+0x160>)
 800443c:	601a      	str	r2, [r3, #0]
  bq_init_ret = bq_init();
 800443e:	f7fd ff3f 	bl	80022c0 <bq_init>
 8004442:	0002      	movs	r2, r0
 8004444:	4b19      	ldr	r3, [pc, #100]	; (80044ac <main+0x164>)
 8004446:	601a      	str	r2, [r3, #0]
  VCNL4010_setLEDcurrent(20);
 8004448:	2014      	movs	r0, #20
 800444a:	f001 f8a6 	bl	800559a <VCNL4010_setLEDcurrent>
  VCNL4010_enable_Interrupt();
 800444e:	f001 f85b 	bl	8005508 <VCNL4010_enable_Interrupt>
  serial_println("Done!");
 8004452:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <main+0x168>)
 8004454:	0018      	movs	r0, r3
 8004456:	f000 f98f 	bl	8004778 <serial_println>

  HAL_TIM_Base_Start_IT(&htim6);
 800445a:	4b16      	ldr	r3, [pc, #88]	; (80044b4 <main+0x16c>)
 800445c:	0018      	movs	r0, r3
 800445e:	f004 ff19 	bl	8009294 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8004462:	4b15      	ldr	r3, [pc, #84]	; (80044b8 <main+0x170>)
 8004464:	0018      	movs	r0, r3
 8004466:	f004 ff15 	bl	8009294 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800446a:	e7fe      	b.n	800446a <main+0x122>
 800446c:	200000c0 	.word	0x200000c0
 8004470:	2000061c 	.word	0x2000061c
 8004474:	0800aca0 	.word	0x0800aca0
 8004478:	0800ace0 	.word	0x0800ace0
 800447c:	0800acec 	.word	0x0800acec
 8004480:	0000c350 	.word	0x0000c350
 8004484:	00001388 	.word	0x00001388
 8004488:	20000470 	.word	0x20000470
 800448c:	0800acf4 	.word	0x0800acf4
 8004490:	200006a0 	.word	0x200006a0
 8004494:	0800ad08 	.word	0x0800ad08
 8004498:	0800ad20 	.word	0x0800ad20
 800449c:	0800ad38 	.word	0x0800ad38
 80044a0:	0800ad3c 	.word	0x0800ad3c
 80044a4:	0800ad88 	.word	0x0800ad88
 80044a8:	20000468 	.word	0x20000468
 80044ac:	2000046c 	.word	0x2000046c
 80044b0:	0800abbc 	.word	0x0800abbc
 80044b4:	20000554 	.word	0x20000554
 80044b8:	20000594 	.word	0x20000594

080044bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044bc:	b590      	push	{r4, r7, lr}
 80044be:	b09d      	sub	sp, #116	; 0x74
 80044c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044c2:	2438      	movs	r4, #56	; 0x38
 80044c4:	193b      	adds	r3, r7, r4
 80044c6:	0018      	movs	r0, r3
 80044c8:	2338      	movs	r3, #56	; 0x38
 80044ca:	001a      	movs	r2, r3
 80044cc:	2100      	movs	r1, #0
 80044ce:	f006 f976 	bl	800a7be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044d2:	2324      	movs	r3, #36	; 0x24
 80044d4:	18fb      	adds	r3, r7, r3
 80044d6:	0018      	movs	r0, r3
 80044d8:	2314      	movs	r3, #20
 80044da:	001a      	movs	r2, r3
 80044dc:	2100      	movs	r1, #0
 80044de:	f006 f96e 	bl	800a7be <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044e2:	003b      	movs	r3, r7
 80044e4:	0018      	movs	r0, r3
 80044e6:	2324      	movs	r3, #36	; 0x24
 80044e8:	001a      	movs	r2, r3
 80044ea:	2100      	movs	r1, #0
 80044ec:	f006 f967 	bl	800a7be <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044f0:	4b2c      	ldr	r3, [pc, #176]	; (80045a4 <SystemClock_Config+0xe8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a2c      	ldr	r2, [pc, #176]	; (80045a8 <SystemClock_Config+0xec>)
 80044f6:	401a      	ands	r2, r3
 80044f8:	4b2a      	ldr	r3, [pc, #168]	; (80045a4 <SystemClock_Config+0xe8>)
 80044fa:	2180      	movs	r1, #128	; 0x80
 80044fc:	0109      	lsls	r1, r1, #4
 80044fe:	430a      	orrs	r2, r1
 8004500:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004502:	0021      	movs	r1, r4
 8004504:	187b      	adds	r3, r7, r1
 8004506:	2202      	movs	r2, #2
 8004508:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800450a:	187b      	adds	r3, r7, r1
 800450c:	2201      	movs	r2, #1
 800450e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004510:	187b      	adds	r3, r7, r1
 8004512:	2210      	movs	r2, #16
 8004514:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004516:	187b      	adds	r3, r7, r1
 8004518:	2202      	movs	r2, #2
 800451a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800451c:	187b      	adds	r3, r7, r1
 800451e:	2200      	movs	r2, #0
 8004520:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8004522:	187b      	adds	r3, r7, r1
 8004524:	2280      	movs	r2, #128	; 0x80
 8004526:	02d2      	lsls	r2, r2, #11
 8004528:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800452a:	187b      	adds	r3, r7, r1
 800452c:	2280      	movs	r2, #128	; 0x80
 800452e:	03d2      	lsls	r2, r2, #15
 8004530:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004532:	187b      	adds	r3, r7, r1
 8004534:	0018      	movs	r0, r3
 8004536:	f003 f917 	bl	8007768 <HAL_RCC_OscConfig>
 800453a:	1e03      	subs	r3, r0, #0
 800453c:	d001      	beq.n	8004542 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800453e:	f000 f86d 	bl	800461c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004542:	2124      	movs	r1, #36	; 0x24
 8004544:	187b      	adds	r3, r7, r1
 8004546:	220f      	movs	r2, #15
 8004548:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800454a:	187b      	adds	r3, r7, r1
 800454c:	2203      	movs	r2, #3
 800454e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004550:	187b      	adds	r3, r7, r1
 8004552:	2200      	movs	r2, #0
 8004554:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004556:	187b      	adds	r3, r7, r1
 8004558:	2200      	movs	r2, #0
 800455a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800455c:	187b      	adds	r3, r7, r1
 800455e:	2200      	movs	r2, #0
 8004560:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004562:	187b      	adds	r3, r7, r1
 8004564:	2101      	movs	r1, #1
 8004566:	0018      	movs	r0, r3
 8004568:	f003 fcc2 	bl	8007ef0 <HAL_RCC_ClockConfig>
 800456c:	1e03      	subs	r3, r0, #0
 800456e:	d001      	beq.n	8004574 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8004570:	f000 f854 	bl	800461c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004574:	003b      	movs	r3, r7
 8004576:	220b      	movs	r2, #11
 8004578:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800457a:	003b      	movs	r3, r7
 800457c:	2200      	movs	r2, #0
 800457e:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004580:	003b      	movs	r3, r7
 8004582:	2200      	movs	r2, #0
 8004584:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004586:	003b      	movs	r3, r7
 8004588:	2200      	movs	r2, #0
 800458a:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800458c:	003b      	movs	r3, r7
 800458e:	0018      	movs	r0, r3
 8004590:	f003 fed2 	bl	8008338 <HAL_RCCEx_PeriphCLKConfig>
 8004594:	1e03      	subs	r3, r0, #0
 8004596:	d001      	beq.n	800459c <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8004598:	f000 f840 	bl	800461c <Error_Handler>
  }
}
 800459c:	46c0      	nop			; (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b01d      	add	sp, #116	; 0x74
 80045a2:	bd90      	pop	{r4, r7, pc}
 80045a4:	40007000 	.word	0x40007000
 80045a8:	ffffe7ff 	.word	0xffffe7ff

080045ac <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80045b0:	2200      	movs	r2, #0
 80045b2:	2101      	movs	r1, #1
 80045b4:	2011      	movs	r0, #17
 80045b6:	f001 ff63 	bl	8006480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80045ba:	2011      	movs	r0, #17
 80045bc:	f001 ff75 	bl	80064aa <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80045c0:	2200      	movs	r2, #0
 80045c2:	2100      	movs	r1, #0
 80045c4:	200f      	movs	r0, #15
 80045c6:	f001 ff5b 	bl	8006480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80045ca:	200f      	movs	r0, #15
 80045cc:	f001 ff6d 	bl	80064aa <HAL_NVIC_EnableIRQ>
}
 80045d0:	46c0      	nop			; (mov r8, r8)
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  //once buffer is full - restart
  HAL_UART_Receive_DMA(&huart1, UART1_rxBuffer, 600);
 80045e0:	2396      	movs	r3, #150	; 0x96
 80045e2:	009a      	lsls	r2, r3, #2
 80045e4:	4904      	ldr	r1, [pc, #16]	; (80045f8 <HAL_UART_RxCpltCallback+0x20>)
 80045e6:	4b05      	ldr	r3, [pc, #20]	; (80045fc <HAL_UART_RxCpltCallback+0x24>)
 80045e8:	0018      	movs	r0, r3
 80045ea:	f005 fabb 	bl	8009b64 <HAL_UART_Receive_DMA>
}
 80045ee:	46c0      	nop			; (mov r8, r8)
 80045f0:	46bd      	mov	sp, r7
 80045f2:	b002      	add	sp, #8
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	200000c0 	.word	0x200000c0
 80045fc:	2000061c 	.word	0x2000061c

08004600 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
    serial_printf("Buffer is half full!\n");
//    HAL_DMA_IRQHandler(&hdma_adc);
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
    serial_printf("Buffer is completely full!\n");
 8004608:	4b03      	ldr	r3, [pc, #12]	; (8004618 <HAL_ADC_ConvCpltCallback+0x18>)
 800460a:	0018      	movs	r0, r3
 800460c:	f000 f8f4 	bl	80047f8 <serial_printf>
//    HAL_DMA_IRQHandler(&hdma_adc);
}
 8004610:	46c0      	nop			; (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	b002      	add	sp, #8
 8004616:	bd80      	pop	{r7, pc}
 8004618:	0800adc4 	.word	0x0800adc4

0800461c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004620:	b672      	cpsid	i
}
 8004622:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004624:	e7fe      	b.n	8004624 <Error_Handler+0x8>
	...

08004628 <convert>:

// Internal functions to serial_print
char *convert(unsigned int num, int base);
size_t strlen(const char *str);

char *convert(unsigned int num, int base) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  static char Representation[]= "0123456789ABCDEF";
  static char buffer[50];
  char *ptr;

  ptr = &buffer[49];
 8004632:	4b11      	ldr	r3, [pc, #68]	; (8004678 <convert+0x50>)
 8004634:	60fb      	str	r3, [r7, #12]
  *ptr = '\0';
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	701a      	strb	r2, [r3, #0]

  do {
    *--ptr = Representation[num%base];
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	0011      	movs	r1, r2
 8004642:	0018      	movs	r0, r3
 8004644:	f7fb fde6 	bl	8000214 <__aeabi_uidivmod>
 8004648:	000b      	movs	r3, r1
 800464a:	001a      	movs	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	3b01      	subs	r3, #1
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	4b0a      	ldr	r3, [pc, #40]	; (800467c <convert+0x54>)
 8004654:	5c9a      	ldrb	r2, [r3, r2]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	701a      	strb	r2, [r3, #0]
    num /= base;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	0019      	movs	r1, r3
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7fb fd52 	bl	8000108 <__udivsi3>
 8004664:	0003      	movs	r3, r0
 8004666:	607b      	str	r3, [r7, #4]
  } while(num != 0);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e6      	bne.n	800463c <convert+0x14>

  return(ptr);
 800466e:	68fb      	ldr	r3, [r7, #12]
}
 8004670:	0018      	movs	r0, r3
 8004672:	46bd      	mov	sp, r7
 8004674:	b004      	add	sp, #16
 8004676:	bd80      	pop	{r7, pc}
 8004678:	2000034d 	.word	0x2000034d
 800467c:	2000000c 	.word	0x2000000c

08004680 <strlen>:

/*!
    @brief https://stackoverflow.com/questions/22520413/c-strlen-implementation-in-one-line-of-code
*/
size_t strlen (const char *str) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  return (*str) ? strlen(++str) + 1 : 0;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d009      	beq.n	80046a4 <strlen+0x24>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3301      	adds	r3, #1
 8004694:	607b      	str	r3, [r7, #4]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	0018      	movs	r0, r3
 800469a:	f7ff fff1 	bl	8004680 <strlen>
 800469e:	0003      	movs	r3, r0
 80046a0:	3301      	adds	r3, #1
 80046a2:	e000      	b.n	80046a6 <strlen+0x26>
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	0018      	movs	r0, r3
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b002      	add	sp, #8
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <serial_select>:
// End of internal functions for serial_print

void serial_select(enum uart_line_t line) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	0002      	movs	r2, r0
 80046b8:	1dfb      	adds	r3, r7, #7
 80046ba:	701a      	strb	r2, [r3, #0]
  switch (line) {
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <serial_select+0x1a>
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d00d      	beq.n	80046e4 <serial_select+0x34>
    case DEBUG_PRINT:
      current_line = line;
      serial_line = SERIAL_UART;
      break;
  }
}
 80046c8:	e019      	b.n	80046fe <serial_select+0x4e>
      current_line = line;
 80046ca:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <serial_select+0x58>)
 80046cc:	1dfa      	adds	r2, r7, #7
 80046ce:	7812      	ldrb	r2, [r2, #0]
 80046d0:	701a      	strb	r2, [r3, #0]
      serial_line = WIFI_UART;
 80046d2:	4a0e      	ldr	r2, [pc, #56]	; (800470c <serial_select+0x5c>)
 80046d4:	4b0e      	ldr	r3, [pc, #56]	; (8004710 <serial_select+0x60>)
 80046d6:	0010      	movs	r0, r2
 80046d8:	0019      	movs	r1, r3
 80046da:	2384      	movs	r3, #132	; 0x84
 80046dc:	001a      	movs	r2, r3
 80046de:	f006 f865 	bl	800a7ac <memcpy>
      break;
 80046e2:	e00c      	b.n	80046fe <serial_select+0x4e>
      current_line = line;
 80046e4:	4b08      	ldr	r3, [pc, #32]	; (8004708 <serial_select+0x58>)
 80046e6:	1dfa      	adds	r2, r7, #7
 80046e8:	7812      	ldrb	r2, [r2, #0]
 80046ea:	701a      	strb	r2, [r3, #0]
      serial_line = SERIAL_UART;
 80046ec:	4a07      	ldr	r2, [pc, #28]	; (800470c <serial_select+0x5c>)
 80046ee:	4b09      	ldr	r3, [pc, #36]	; (8004714 <serial_select+0x64>)
 80046f0:	0010      	movs	r0, r2
 80046f2:	0019      	movs	r1, r3
 80046f4:	2384      	movs	r3, #132	; 0x84
 80046f6:	001a      	movs	r2, r3
 80046f8:	f006 f858 	bl	800a7ac <memcpy>
      break;
 80046fc:	46c0      	nop			; (mov r8, r8)
}
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	46bd      	mov	sp, r7
 8004702:	b002      	add	sp, #8
 8004704:	bd80      	pop	{r7, pc}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	20000474 	.word	0x20000474
 800470c:	20000478 	.word	0x20000478
 8004710:	2000061c 	.word	0x2000061c
 8004714:	200006a0 	.word	0x200006a0

08004718 <serial_clear>:

void serial_clear() {
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
  char clear_sequence[] = {0x1b, 0x5B, 0x32, 0x4A, 0x1b, 0x5B, 0x48};
 800471e:	003b      	movs	r3, r7
 8004720:	4a08      	ldr	r2, [pc, #32]	; (8004744 <serial_clear+0x2c>)
 8004722:	6811      	ldr	r1, [r2, #0]
 8004724:	6019      	str	r1, [r3, #0]
 8004726:	8891      	ldrh	r1, [r2, #4]
 8004728:	8099      	strh	r1, [r3, #4]
 800472a:	7992      	ldrb	r2, [r2, #6]
 800472c:	719a      	strb	r2, [r3, #6]
  HAL_UART_Transmit(&serial_line, (unsigned char*) clear_sequence, sizeof clear_sequence, HAL_MAX_DELAY);
 800472e:	2301      	movs	r3, #1
 8004730:	425b      	negs	r3, r3
 8004732:	0039      	movs	r1, r7
 8004734:	4804      	ldr	r0, [pc, #16]	; (8004748 <serial_clear+0x30>)
 8004736:	2207      	movs	r2, #7
 8004738:	f005 f96c 	bl	8009a14 <HAL_UART_Transmit>
}
 800473c:	46c0      	nop			; (mov r8, r8)
 800473e:	46bd      	mov	sp, r7
 8004740:	b002      	add	sp, #8
 8004742:	bd80      	pop	{r7, pc}
 8004744:	0800ade0 	.word	0x0800ade0
 8004748:	20000478 	.word	0x20000478

0800474c <serial_print>:

void serial_print(char string[]) {
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&serial_line, (unsigned char*) string, strlen(string), HAL_MAX_DELAY);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	0018      	movs	r0, r3
 8004758:	f7ff ff92 	bl	8004680 <strlen>
 800475c:	0003      	movs	r3, r0
 800475e:	b29a      	uxth	r2, r3
 8004760:	2301      	movs	r3, #1
 8004762:	425b      	negs	r3, r3
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4803      	ldr	r0, [pc, #12]	; (8004774 <serial_print+0x28>)
 8004768:	f005 f954 	bl	8009a14 <HAL_UART_Transmit>
}
 800476c:	46c0      	nop			; (mov r8, r8)
 800476e:	46bd      	mov	sp, r7
 8004770:	b002      	add	sp, #8
 8004772:	bd80      	pop	{r7, pc}
 8004774:	20000478 	.word	0x20000478

08004778 <serial_println>:

void serial_println(char *string) {
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&serial_line, (unsigned char*) string, strlen(string), HAL_MAX_DELAY);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	0018      	movs	r0, r3
 8004784:	f7ff ff7c 	bl	8004680 <strlen>
 8004788:	0003      	movs	r3, r0
 800478a:	b29a      	uxth	r2, r3
 800478c:	2301      	movs	r3, #1
 800478e:	425b      	negs	r3, r3
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	480b      	ldr	r0, [pc, #44]	; (80047c0 <serial_println+0x48>)
 8004794:	f005 f93e 	bl	8009a14 <HAL_UART_Transmit>
  char* newline = ((current_line == WIFI) ? "\r\n" : "\r\f");
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <serial_println+0x4c>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <serial_println+0x2c>
 80047a0:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <serial_println+0x50>)
 80047a2:	e000      	b.n	80047a6 <serial_println+0x2e>
 80047a4:	4b09      	ldr	r3, [pc, #36]	; (80047cc <serial_println+0x54>)
 80047a6:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(&serial_line, (unsigned char*) newline, 2, HAL_MAX_DELAY);
 80047a8:	2301      	movs	r3, #1
 80047aa:	425b      	negs	r3, r3
 80047ac:	68f9      	ldr	r1, [r7, #12]
 80047ae:	4804      	ldr	r0, [pc, #16]	; (80047c0 <serial_println+0x48>)
 80047b0:	2202      	movs	r2, #2
 80047b2:	f005 f92f 	bl	8009a14 <HAL_UART_Transmit>
}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	46bd      	mov	sp, r7
 80047ba:	b004      	add	sp, #16
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	20000478 	.word	0x20000478
 80047c4:	20000474 	.word	0x20000474
 80047c8:	0800ade8 	.word	0x0800ade8
 80047cc:	0800adec 	.word	0x0800adec

080047d0 <serial_putc>:

void serial_putc(char c) {
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	0002      	movs	r2, r0
 80047d8:	1dfb      	adds	r3, r7, #7
 80047da:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&serial_line, (unsigned char*) &c, 1, HAL_MAX_DELAY);
 80047dc:	2301      	movs	r3, #1
 80047de:	425b      	negs	r3, r3
 80047e0:	1df9      	adds	r1, r7, #7
 80047e2:	4804      	ldr	r0, [pc, #16]	; (80047f4 <serial_putc+0x24>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	f005 f915 	bl	8009a14 <HAL_UART_Transmit>
}
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b002      	add	sp, #8
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	20000478 	.word	0x20000478

080047f8 <serial_printf>:
}

/*!
    @brief a version of printf implmented from http://www.firmcodes.com/write-printf-function-c/
*/
void serial_printf(char format[], ...) {
 80047f8:	b40f      	push	{r0, r1, r2, r3}
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b086      	sub	sp, #24
 80047fe:	af00      	add	r7, sp, #0
  char c;
  char *s;

  //Module 1: Initializing Myprintf's arguments
  va_list arg;
  va_start(arg, format);
 8004800:	2324      	movs	r3, #36	; 0x24
 8004802:	18fb      	adds	r3, r7, r3
 8004804:	603b      	str	r3, [r7, #0]

  for(traverse = format; *traverse != '\0'; traverse++) {
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	617b      	str	r3, [r7, #20]
 800480a:	e08c      	b.n	8004926 <serial_printf+0x12e>
    while( (*traverse != '%') && (*traverse != '\0')) {
      if (*traverse == '\n') {
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b0a      	cmp	r3, #10
 8004812:	d10a      	bne.n	800482a <serial_printf+0x32>
        serial_print(((current_line == WIFI) ? "\r\n" : "\r\f"));
 8004814:	4b4a      	ldr	r3, [pc, #296]	; (8004940 <serial_printf+0x148>)
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <serial_printf+0x28>
 800481c:	4b49      	ldr	r3, [pc, #292]	; (8004944 <serial_printf+0x14c>)
 800481e:	e000      	b.n	8004822 <serial_printf+0x2a>
 8004820:	4b49      	ldr	r3, [pc, #292]	; (8004948 <serial_printf+0x150>)
 8004822:	0018      	movs	r0, r3
 8004824:	f7ff ff92 	bl	800474c <serial_print>
 8004828:	e004      	b.n	8004834 <serial_printf+0x3c>
      }
      else {
        serial_putc(*traverse);
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	0018      	movs	r0, r3
 8004830:	f7ff ffce 	bl	80047d0 <serial_putc>
      }
      traverse++;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	3301      	adds	r3, #1
 8004838:	617b      	str	r3, [r7, #20]
    while( (*traverse != '%') && (*traverse != '\0')) {
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	2b25      	cmp	r3, #37	; 0x25
 8004840:	d003      	beq.n	800484a <serial_printf+0x52>
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1e0      	bne.n	800480c <serial_printf+0x14>
    }

    if (*traverse == '\0') break;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	781b      	ldrb	r3, [r3, #0]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d100      	bne.n	8004854 <serial_printf+0x5c>
 8004852:	e06d      	b.n	8004930 <serial_printf+0x138>
    traverse++;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	3301      	adds	r3, #1
 8004858:	617b      	str	r3, [r7, #20]

    //Module 2: Fetching and executing arguments
    switch(*traverse) {
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b25      	cmp	r3, #37	; 0x25
 8004860:	d059      	beq.n	8004916 <serial_printf+0x11e>
 8004862:	db5d      	blt.n	8004920 <serial_printf+0x128>
 8004864:	2b78      	cmp	r3, #120	; 0x78
 8004866:	dc5b      	bgt.n	8004920 <serial_printf+0x128>
 8004868:	2b63      	cmp	r3, #99	; 0x63
 800486a:	db59      	blt.n	8004920 <serial_printf+0x128>
 800486c:	3b63      	subs	r3, #99	; 0x63
 800486e:	2b15      	cmp	r3, #21
 8004870:	d856      	bhi.n	8004920 <serial_printf+0x128>
 8004872:	009a      	lsls	r2, r3, #2
 8004874:	4b35      	ldr	r3, [pc, #212]	; (800494c <serial_printf+0x154>)
 8004876:	18d3      	adds	r3, r2, r3
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	469f      	mov	pc, r3
      case 'c' :
        c = va_arg(arg,int);		//Fetch char argument
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	1d1a      	adds	r2, r3, #4
 8004880:	603a      	str	r2, [r7, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	1dfb      	adds	r3, r7, #7
 8004886:	701a      	strb	r2, [r3, #0]
        serial_putc(c);
 8004888:	1dfb      	adds	r3, r7, #7
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	0018      	movs	r0, r3
 800488e:	f7ff ff9f 	bl	80047d0 <serial_putc>
        break;
 8004892:	e045      	b.n	8004920 <serial_printf+0x128>
      case 'd' :
        signed_i = va_arg(arg,int); 		//Fetch Decimal/Integer argument
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	1d1a      	adds	r2, r3, #4
 8004898:	603a      	str	r2, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	613b      	str	r3, [r7, #16]
        if (signed_i < 0) {
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	da06      	bge.n	80048b2 <serial_printf+0xba>
          signed_i = -signed_i;
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	425b      	negs	r3, r3
 80048a8:	613b      	str	r3, [r7, #16]
          serial_print("-");
 80048aa:	4b29      	ldr	r3, [pc, #164]	; (8004950 <serial_printf+0x158>)
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7ff ff4d 	bl	800474c <serial_print>
        }
        serial_print(convert(signed_i, 10));
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	210a      	movs	r1, #10
 80048b6:	0018      	movs	r0, r3
 80048b8:	f7ff feb6 	bl	8004628 <convert>
 80048bc:	0003      	movs	r3, r0
 80048be:	0018      	movs	r0, r3
 80048c0:	f7ff ff44 	bl	800474c <serial_print>
        break;
 80048c4:	e02c      	b.n	8004920 <serial_printf+0x128>
      case 'o':
        i = va_arg(arg,unsigned int); //Fetch Octal representation
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	1d1a      	adds	r2, r3, #4
 80048ca:	603a      	str	r2, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	60fb      	str	r3, [r7, #12]
        serial_print(convert(i, 8));
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2108      	movs	r1, #8
 80048d4:	0018      	movs	r0, r3
 80048d6:	f7ff fea7 	bl	8004628 <convert>
 80048da:	0003      	movs	r3, r0
 80048dc:	0018      	movs	r0, r3
 80048de:	f7ff ff35 	bl	800474c <serial_print>
        break;
 80048e2:	e01d      	b.n	8004920 <serial_printf+0x128>
      case 's':
        s = va_arg(arg,char *); 		//Fetch string
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	1d1a      	adds	r2, r3, #4
 80048e8:	603a      	str	r2, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60bb      	str	r3, [r7, #8]
        serial_print(s);
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	0018      	movs	r0, r3
 80048f2:	f7ff ff2b 	bl	800474c <serial_print>
        break;
 80048f6:	e013      	b.n	8004920 <serial_printf+0x128>
      case 'x':
        i = va_arg(arg,unsigned int); //Fetch Hexadecimal representation
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	1d1a      	adds	r2, r3, #4
 80048fc:	603a      	str	r2, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	60fb      	str	r3, [r7, #12]
        serial_print(convert(i, 16));
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2110      	movs	r1, #16
 8004906:	0018      	movs	r0, r3
 8004908:	f7ff fe8e 	bl	8004628 <convert>
 800490c:	0003      	movs	r3, r0
 800490e:	0018      	movs	r0, r3
 8004910:	f7ff ff1c 	bl	800474c <serial_print>
        break;
 8004914:	e004      	b.n	8004920 <serial_printf+0x128>

      case '%':
        serial_print("%");
 8004916:	4b0f      	ldr	r3, [pc, #60]	; (8004954 <serial_printf+0x15c>)
 8004918:	0018      	movs	r0, r3
 800491a:	f7ff ff17 	bl	800474c <serial_print>
        break;
 800491e:	46c0      	nop			; (mov r8, r8)
  for(traverse = format; *traverse != '\0'; traverse++) {
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	3301      	adds	r3, #1
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d185      	bne.n	800483a <serial_printf+0x42>
    }
  }

  //Module 3: Closing argument list to necessary clean-up
  va_end(arg);
} 
 800492e:	e000      	b.n	8004932 <serial_printf+0x13a>
    if (*traverse == '\0') break;
 8004930:	46c0      	nop			; (mov r8, r8)
} 
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	46bd      	mov	sp, r7
 8004936:	b006      	add	sp, #24
 8004938:	bc80      	pop	{r7}
 800493a:	bc08      	pop	{r3}
 800493c:	b004      	add	sp, #16
 800493e:	4718      	bx	r3
 8004940:	20000474 	.word	0x20000474
 8004944:	0800ade8 	.word	0x0800ade8
 8004948:	0800adec 	.word	0x0800adec
 800494c:	0800b83c 	.word	0x0800b83c
 8004950:	0800adf0 	.word	0x0800adf0
 8004954:	0800adf4 	.word	0x0800adf4

08004958 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800495c:	4b18      	ldr	r3, [pc, #96]	; (80049c0 <MX_SPI1_Init+0x68>)
 800495e:	4a19      	ldr	r2, [pc, #100]	; (80049c4 <MX_SPI1_Init+0x6c>)
 8004960:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004962:	4b17      	ldr	r3, [pc, #92]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004964:	2282      	movs	r2, #130	; 0x82
 8004966:	0052      	lsls	r2, r2, #1
 8004968:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800496a:	4b15      	ldr	r3, [pc, #84]	; (80049c0 <MX_SPI1_Init+0x68>)
 800496c:	2200      	movs	r2, #0
 800496e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004970:	4b13      	ldr	r3, [pc, #76]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004972:	2200      	movs	r2, #0
 8004974:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004976:	4b12      	ldr	r3, [pc, #72]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004978:	2200      	movs	r2, #0
 800497a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800497c:	4b10      	ldr	r3, [pc, #64]	; (80049c0 <MX_SPI1_Init+0x68>)
 800497e:	2200      	movs	r2, #0
 8004980:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004982:	4b0f      	ldr	r3, [pc, #60]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004984:	2280      	movs	r2, #128	; 0x80
 8004986:	0092      	lsls	r2, r2, #2
 8004988:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800498a:	4b0d      	ldr	r3, [pc, #52]	; (80049c0 <MX_SPI1_Init+0x68>)
 800498c:	2200      	movs	r2, #0
 800498e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004992:	2200      	movs	r2, #0
 8004994:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004996:	4b0a      	ldr	r3, [pc, #40]	; (80049c0 <MX_SPI1_Init+0x68>)
 8004998:	2200      	movs	r2, #0
 800499a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800499c:	4b08      	ldr	r3, [pc, #32]	; (80049c0 <MX_SPI1_Init+0x68>)
 800499e:	2200      	movs	r2, #0
 80049a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80049a2:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <MX_SPI1_Init+0x68>)
 80049a4:	2207      	movs	r2, #7
 80049a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80049a8:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <MX_SPI1_Init+0x68>)
 80049aa:	0018      	movs	r0, r3
 80049ac:	f003 fe28 	bl	8008600 <HAL_SPI_Init>
 80049b0:	1e03      	subs	r3, r0, #0
 80049b2:	d001      	beq.n	80049b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80049b4:	f7ff fe32 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80049b8:	46c0      	nop			; (mov r8, r8)
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	46c0      	nop			; (mov r8, r8)
 80049c0:	200004fc 	.word	0x200004fc
 80049c4:	40013000 	.word	0x40013000

080049c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80049c8:	b590      	push	{r4, r7, lr}
 80049ca:	b089      	sub	sp, #36	; 0x24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d0:	240c      	movs	r4, #12
 80049d2:	193b      	adds	r3, r7, r4
 80049d4:	0018      	movs	r0, r3
 80049d6:	2314      	movs	r3, #20
 80049d8:	001a      	movs	r2, r3
 80049da:	2100      	movs	r1, #0
 80049dc:	f005 feef 	bl	800a7be <memset>
  if(spiHandle->Instance==SPI1)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a18      	ldr	r2, [pc, #96]	; (8004a48 <HAL_SPI_MspInit+0x80>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d129      	bne.n	8004a3e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80049ea:	4b18      	ldr	r3, [pc, #96]	; (8004a4c <HAL_SPI_MspInit+0x84>)
 80049ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ee:	4b17      	ldr	r3, [pc, #92]	; (8004a4c <HAL_SPI_MspInit+0x84>)
 80049f0:	2180      	movs	r1, #128	; 0x80
 80049f2:	0149      	lsls	r1, r1, #5
 80049f4:	430a      	orrs	r2, r1
 80049f6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f8:	4b14      	ldr	r3, [pc, #80]	; (8004a4c <HAL_SPI_MspInit+0x84>)
 80049fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049fc:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <HAL_SPI_MspInit+0x84>)
 80049fe:	2101      	movs	r1, #1
 8004a00:	430a      	orrs	r2, r1
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a04:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <HAL_SPI_MspInit+0x84>)
 8004a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a08:	2201      	movs	r2, #1
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	60bb      	str	r3, [r7, #8]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004a10:	0021      	movs	r1, r4
 8004a12:	187b      	adds	r3, r7, r1
 8004a14:	22e0      	movs	r2, #224	; 0xe0
 8004a16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a18:	187b      	adds	r3, r7, r1
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1e:	187b      	adds	r3, r7, r1
 8004a20:	2200      	movs	r2, #0
 8004a22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004a24:	187b      	adds	r3, r7, r1
 8004a26:	2201      	movs	r2, #1
 8004a28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004a2a:	187b      	adds	r3, r7, r1
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a30:	187a      	adds	r2, r7, r1
 8004a32:	23a0      	movs	r3, #160	; 0xa0
 8004a34:	05db      	lsls	r3, r3, #23
 8004a36:	0011      	movs	r1, r2
 8004a38:	0018      	movs	r0, r3
 8004a3a:	f001 ff0d 	bl	8006858 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	46bd      	mov	sp, r7
 8004a42:	b009      	add	sp, #36	; 0x24
 8004a44:	bd90      	pop	{r4, r7, pc}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	40013000 	.word	0x40013000
 8004a4c:	40021000 	.word	0x40021000

08004a50 <sram_csHigh>:

#define SRAM_SPI hspi1


// Function Code
void sram_csHigh() {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SRAM_CS_GPIO_Port, SRAM_CS_Pin, GPIO_PIN_SET);
 8004a54:	2380      	movs	r3, #128	; 0x80
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4803      	ldr	r0, [pc, #12]	; (8004a68 <sram_csHigh+0x18>)
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	0019      	movs	r1, r3
 8004a5e:	f002 f871 	bl	8006b44 <HAL_GPIO_WritePin>
}
 8004a62:	46c0      	nop			; (mov r8, r8)
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	50000800 	.word	0x50000800

08004a6c <sram_csLow>:

void sram_csLow() {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SRAM_CS_GPIO_Port, SRAM_CS_Pin, GPIO_PIN_RESET);
 8004a70:	2380      	movs	r3, #128	; 0x80
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4803      	ldr	r0, [pc, #12]	; (8004a84 <sram_csLow+0x18>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	0019      	movs	r1, r3
 8004a7a:	f002 f863 	bl	8006b44 <HAL_GPIO_WritePin>
}
 8004a7e:	46c0      	nop			; (mov r8, r8)
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	50000800 	.word	0x50000800

08004a88 <sram_write>:
    @param addr the addres to write to
    @param buf the data buffer to write
    @param num the nubmer of bytes to write (from the buffer)
    @param reg pass MCPSRAM_WRSR if you're writing the status register, MCPSRAM_WRITE if you are writing data. Use MCPSRAM_WRITE in Adafruit functions that don't specify reg (default value).
*/
void sram_write(uint16_t addr, uint8_t* buf, uint16_t num, uint8_t reg) {
 8004a88:	b5b0      	push	{r4, r5, r7, lr}
 8004a8a:	b08a      	sub	sp, #40	; 0x28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	0004      	movs	r4, r0
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	0010      	movs	r0, r2
 8004a94:	0019      	movs	r1, r3
 8004a96:	250e      	movs	r5, #14
 8004a98:	197b      	adds	r3, r7, r5
 8004a9a:	1c22      	adds	r2, r4, #0
 8004a9c:	801a      	strh	r2, [r3, #0]
 8004a9e:	230c      	movs	r3, #12
 8004aa0:	18fb      	adds	r3, r7, r3
 8004aa2:	1c02      	adds	r2, r0, #0
 8004aa4:	801a      	strh	r2, [r3, #0]
 8004aa6:	1dfb      	adds	r3, r7, #7
 8004aa8:	1c0a      	adds	r2, r1, #0
 8004aaa:	701a      	strb	r2, [r3, #0]
    sram_csLow();
 8004aac:	f7ff ffde 	bl	8004a6c <sram_csLow>

    // write command and address
    uint8_t cmdbuf[3] = {
 8004ab0:	2118      	movs	r1, #24
 8004ab2:	187b      	adds	r3, r7, r1
 8004ab4:	1dfa      	adds	r2, r7, #7
 8004ab6:	7812      	ldrb	r2, [r2, #0]
 8004ab8:	701a      	strb	r2, [r3, #0]
        reg,
        (uint8_t) (addr >> 8),
 8004aba:	197b      	adds	r3, r7, r5
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	b2da      	uxtb	r2, r3
    uint8_t cmdbuf[3] = {
 8004ac4:	187b      	adds	r3, r7, r1
 8004ac6:	705a      	strb	r2, [r3, #1]
        (uint8_t) (addr & 0xFF)
 8004ac8:	197b      	adds	r3, r7, r5
 8004aca:	881b      	ldrh	r3, [r3, #0]
 8004acc:	b2da      	uxtb	r2, r3
    uint8_t cmdbuf[3] = {
 8004ace:	187b      	adds	r3, r7, r1
 8004ad0:	709a      	strb	r2, [r3, #2]
    };
    
    for (int i = 0; i < 3; i++) {
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad6:	e019      	b.n	8004b0c <sram_write+0x84>
        uint8_t d = cmdbuf[i];
 8004ad8:	2318      	movs	r3, #24
 8004ada:	18fa      	adds	r2, r7, r3
 8004adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ade:	18d3      	adds	r3, r2, r3
 8004ae0:	781a      	ldrb	r2, [r3, #0]
 8004ae2:	2117      	movs	r1, #23
 8004ae4:	187b      	adds	r3, r7, r1
 8004ae6:	701a      	strb	r2, [r3, #0]
        HAL_StatusTypeDef status = HAL_SPI_Transmit(&SRAM_SPI, &d, 1, HAL_MAX_DELAY);
 8004ae8:	231f      	movs	r3, #31
 8004aea:	18fc      	adds	r4, r7, r3
 8004aec:	2301      	movs	r3, #1
 8004aee:	425b      	negs	r3, r3
 8004af0:	1879      	adds	r1, r7, r1
 8004af2:	481c      	ldr	r0, [pc, #112]	; (8004b64 <sram_write+0xdc>)
 8004af4:	2201      	movs	r2, #1
 8004af6:	f003 fe17 	bl	8008728 <HAL_SPI_Transmit>
 8004afa:	0003      	movs	r3, r0
 8004afc:	7023      	strb	r3, [r4, #0]
//        if (status != HAL_OK) {
//            char error[] = "SRAM_WRITE: FAILED TO SEND CMD/ADDR\r\f";
//            serial_println(error);
//        }
        if (reg != MCPSRAM_WRITE) {
 8004afe:	1dfb      	adds	r3, r7, #7
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d106      	bne.n	8004b14 <sram_write+0x8c>
    for (int i = 0; i < 3; i++) {
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	3301      	adds	r3, #1
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	dde2      	ble.n	8004ad8 <sram_write+0x50>
 8004b12:	e000      	b.n	8004b16 <sram_write+0x8e>
            break;
 8004b14:	46c0      	nop			; (mov r8, r8)
        }
    }

    for (int i = 0; i < num; i++) {
 8004b16:	2300      	movs	r3, #0
 8004b18:	623b      	str	r3, [r7, #32]
 8004b1a:	e014      	b.n	8004b46 <sram_write+0xbe>
        uint8_t d = buf[i];
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	18d3      	adds	r3, r2, r3
 8004b22:	781a      	ldrb	r2, [r3, #0]
 8004b24:	2116      	movs	r1, #22
 8004b26:	187b      	adds	r3, r7, r1
 8004b28:	701a      	strb	r2, [r3, #0]
        HAL_StatusTypeDef status = HAL_SPI_Transmit(&SRAM_SPI, &d, 1, HAL_MAX_DELAY);
 8004b2a:	231e      	movs	r3, #30
 8004b2c:	18fc      	adds	r4, r7, r3
 8004b2e:	2301      	movs	r3, #1
 8004b30:	425b      	negs	r3, r3
 8004b32:	1879      	adds	r1, r7, r1
 8004b34:	480b      	ldr	r0, [pc, #44]	; (8004b64 <sram_write+0xdc>)
 8004b36:	2201      	movs	r2, #1
 8004b38:	f003 fdf6 	bl	8008728 <HAL_SPI_Transmit>
 8004b3c:	0003      	movs	r3, r0
 8004b3e:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < num; i++) {
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	3301      	adds	r3, #1
 8004b44:	623b      	str	r3, [r7, #32]
 8004b46:	230c      	movs	r3, #12
 8004b48:	18fb      	adds	r3, r7, r3
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	6a3a      	ldr	r2, [r7, #32]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	dbe4      	blt.n	8004b1c <sram_write+0x94>
//            char error[] = "SRAM_WRITE: FAILED TO SEND\r\f";
//            serial_println(error);
//        }
    }

    sram_csHigh();
 8004b52:	f7ff ff7d 	bl	8004a50 <sram_csHigh>
    HAL_Delay(100);
 8004b56:	2064      	movs	r0, #100	; 0x64
 8004b58:	f000 fe8e 	bl	8005878 <HAL_Delay>
}
 8004b5c:	46c0      	nop			; (mov r8, r8)
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	b00a      	add	sp, #40	; 0x28
 8004b62:	bdb0      	pop	{r4, r5, r7, pc}
 8004b64:	200004fc 	.word	0x200004fc

08004b68 <sram_read>:
    @param addr the address to read from
    @param buf the data buffer to read into
    @param num the number of bytes to read
    @param reg pass MCPSRAM_RDSR if you're reading the status register, MCPSRAM_READ if you are reading data. Use MCPSRAM_READ in Adafruit functions that don't specify reg (default value).
*/
void sram_read(uint16_t addr, uint8_t *buf, uint16_t num, uint8_t reg) {
 8004b68:	b5b0      	push	{r4, r5, r7, lr}
 8004b6a:	b08a      	sub	sp, #40	; 0x28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	0004      	movs	r4, r0
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	0010      	movs	r0, r2
 8004b74:	0019      	movs	r1, r3
 8004b76:	250e      	movs	r5, #14
 8004b78:	197b      	adds	r3, r7, r5
 8004b7a:	1c22      	adds	r2, r4, #0
 8004b7c:	801a      	strh	r2, [r3, #0]
 8004b7e:	230c      	movs	r3, #12
 8004b80:	18fb      	adds	r3, r7, r3
 8004b82:	1c02      	adds	r2, r0, #0
 8004b84:	801a      	strh	r2, [r3, #0]
 8004b86:	1dfb      	adds	r3, r7, #7
 8004b88:	1c0a      	adds	r2, r1, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
    sram_csLow();
 8004b8c:	f7ff ff6e 	bl	8004a6c <sram_csLow>

    // read command and address
    uint8_t cmdbuf[3] = {
 8004b90:	2118      	movs	r1, #24
 8004b92:	187b      	adds	r3, r7, r1
 8004b94:	1dfa      	adds	r2, r7, #7
 8004b96:	7812      	ldrb	r2, [r2, #0]
 8004b98:	701a      	strb	r2, [r3, #0]
        reg,
        (uint8_t) (addr >> 8),
 8004b9a:	197b      	adds	r3, r7, r5
 8004b9c:	881b      	ldrh	r3, [r3, #0]
 8004b9e:	0a1b      	lsrs	r3, r3, #8
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	b2da      	uxtb	r2, r3
    uint8_t cmdbuf[3] = {
 8004ba4:	187b      	adds	r3, r7, r1
 8004ba6:	705a      	strb	r2, [r3, #1]
        (uint8_t) (addr & 0xFF)
 8004ba8:	197b      	adds	r3, r7, r5
 8004baa:	881b      	ldrh	r3, [r3, #0]
 8004bac:	b2da      	uxtb	r2, r3
    uint8_t cmdbuf[3] = {
 8004bae:	187b      	adds	r3, r7, r1
 8004bb0:	709a      	strb	r2, [r3, #2]
    };

    for (int i = 0; i < 3; i++) {
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8004bb6:	e019      	b.n	8004bec <sram_read+0x84>
        uint8_t d = cmdbuf[i];
 8004bb8:	2318      	movs	r3, #24
 8004bba:	18fa      	adds	r2, r7, r3
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbe:	18d3      	adds	r3, r2, r3
 8004bc0:	781a      	ldrb	r2, [r3, #0]
 8004bc2:	2117      	movs	r1, #23
 8004bc4:	187b      	adds	r3, r7, r1
 8004bc6:	701a      	strb	r2, [r3, #0]
        HAL_StatusTypeDef status = HAL_SPI_Transmit(&SRAM_SPI, &d, 1, HAL_MAX_DELAY);
 8004bc8:	231f      	movs	r3, #31
 8004bca:	18fc      	adds	r4, r7, r3
 8004bcc:	2301      	movs	r3, #1
 8004bce:	425b      	negs	r3, r3
 8004bd0:	1879      	adds	r1, r7, r1
 8004bd2:	4818      	ldr	r0, [pc, #96]	; (8004c34 <sram_read+0xcc>)
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f003 fda7 	bl	8008728 <HAL_SPI_Transmit>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	7023      	strb	r3, [r4, #0]
//        if (status != HAL_OK) {
//            char error[] = "SRAM_READ: FAILED TO SEND";
//            serial_println(error);
//        }
        if (reg != MCPSRAM_READ) {
 8004bde:	1dfb      	adds	r3, r7, #7
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b03      	cmp	r3, #3
 8004be4:	d106      	bne.n	8004bf4 <sram_read+0x8c>
    for (int i = 0; i < 3; i++) {
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	3301      	adds	r3, #1
 8004bea:	627b      	str	r3, [r7, #36]	; 0x24
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	dde2      	ble.n	8004bb8 <sram_read+0x50>
 8004bf2:	e000      	b.n	8004bf6 <sram_read+0x8e>
            break;
 8004bf4:	46c0      	nop			; (mov r8, r8)
        }
    }

    for (int i = 0; i < num; i++) {
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	623b      	str	r3, [r7, #32]
 8004bfa:	e00f      	b.n	8004c1c <sram_read+0xb4>
        HAL_StatusTypeDef status = HAL_SPI_Receive(&SRAM_SPI, buf++, 1, HAL_MAX_DELAY);
 8004bfc:	68b9      	ldr	r1, [r7, #8]
 8004bfe:	1c4b      	adds	r3, r1, #1
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	231e      	movs	r3, #30
 8004c04:	18fc      	adds	r4, r7, r3
 8004c06:	2301      	movs	r3, #1
 8004c08:	425b      	negs	r3, r3
 8004c0a:	480a      	ldr	r0, [pc, #40]	; (8004c34 <sram_read+0xcc>)
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f003 fee1 	bl	80089d4 <HAL_SPI_Receive>
 8004c12:	0003      	movs	r3, r0
 8004c14:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < num; i++) {
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	623b      	str	r3, [r7, #32]
 8004c1c:	230c      	movs	r3, #12
 8004c1e:	18fb      	adds	r3, r7, r3
 8004c20:	881b      	ldrh	r3, [r3, #0]
 8004c22:	6a3a      	ldr	r2, [r7, #32]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	dbe9      	blt.n	8004bfc <sram_read+0x94>
//                    serial_println(msg);
//                    break;
//            }
//        }
    }
    sram_csHigh();
 8004c28:	f7ff ff12 	bl	8004a50 <sram_csHigh>
}
 8004c2c:	46c0      	nop			; (mov r8, r8)
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b00a      	add	sp, #40	; 0x28
 8004c32:	bdb0      	pop	{r4, r5, r7, pc}
 8004c34:	200004fc 	.word	0x200004fc

08004c38 <sram_read8>:
/*! @brief read 1 byte of data at the specified address
    @param addr the address to read data at
    @param reg pass MCPSRAM_RDSR if you're reading the status register, MCPSRAM_READ if you are reading data. Use MCPSRAM_READ in Adafruit functions that don't specify reg (default value).
    @returns the read data byte
*/
uint8_t sram_read8(uint16_t addr, uint8_t reg) {
 8004c38:	b590      	push	{r4, r7, lr}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	0002      	movs	r2, r0
 8004c40:	1dbb      	adds	r3, r7, #6
 8004c42:	801a      	strh	r2, [r3, #0]
 8004c44:	1d7b      	adds	r3, r7, #5
 8004c46:	1c0a      	adds	r2, r1, #0
 8004c48:	701a      	strb	r2, [r3, #0]
    uint8_t c;
    sram_read(addr, &c, 1, reg);
 8004c4a:	1d7b      	adds	r3, r7, #5
 8004c4c:	781a      	ldrb	r2, [r3, #0]
 8004c4e:	240f      	movs	r4, #15
 8004c50:	1939      	adds	r1, r7, r4
 8004c52:	1dbb      	adds	r3, r7, #6
 8004c54:	8818      	ldrh	r0, [r3, #0]
 8004c56:	0013      	movs	r3, r2
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f7ff ff85 	bl	8004b68 <sram_read>
    return c;
 8004c5e:	193b      	adds	r3, r7, r4
 8004c60:	781b      	ldrb	r3, [r3, #0]
}
 8004c62:	0018      	movs	r0, r3
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b005      	add	sp, #20
 8004c68:	bd90      	pop	{r4, r7, pc}

08004c6a <sram_write8>:
/*!
    @param addr the address to write to
    @param val the value to write
    @param reg MCPSRAM_WRITE if writing data, MCPSRAM_WRSR if writing a status register. Use MCPSRAM_WRITE in Adafruit functions that don't specify reg (default value).
*/
void sram_write8(uint16_t addr, uint8_t val, uint8_t reg) {
 8004c6a:	b590      	push	{r4, r7, lr}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	0004      	movs	r4, r0
 8004c72:	0008      	movs	r0, r1
 8004c74:	0011      	movs	r1, r2
 8004c76:	1dbb      	adds	r3, r7, #6
 8004c78:	1c22      	adds	r2, r4, #0
 8004c7a:	801a      	strh	r2, [r3, #0]
 8004c7c:	1d7b      	adds	r3, r7, #5
 8004c7e:	1c02      	adds	r2, r0, #0
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	1d3b      	adds	r3, r7, #4
 8004c84:	1c0a      	adds	r2, r1, #0
 8004c86:	701a      	strb	r2, [r3, #0]
    sram_write(addr, &val, 1, reg);
 8004c88:	1d3b      	adds	r3, r7, #4
 8004c8a:	781a      	ldrb	r2, [r3, #0]
 8004c8c:	1d79      	adds	r1, r7, #5
 8004c8e:	1dbb      	adds	r3, r7, #6
 8004c90:	8818      	ldrh	r0, [r3, #0]
 8004c92:	0013      	movs	r3, r2
 8004c94:	2201      	movs	r2, #1
 8004c96:	f7ff fef7 	bl	8004a88 <sram_write>
}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	b003      	add	sp, #12
 8004ca0:	bd90      	pop	{r4, r7, pc}
	...

08004ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ca8:	4b07      	ldr	r3, [pc, #28]	; (8004cc8 <HAL_MspInit+0x24>)
 8004caa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cac:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <HAL_MspInit+0x24>)
 8004cae:	2101      	movs	r1, #1
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <HAL_MspInit+0x24>)
 8004cb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cb8:	4b03      	ldr	r3, [pc, #12]	; (8004cc8 <HAL_MspInit+0x24>)
 8004cba:	2180      	movs	r1, #128	; 0x80
 8004cbc:	0549      	lsls	r1, r1, #21
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cc2:	46c0      	nop			; (mov r8, r8)
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40021000 	.word	0x40021000

08004ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
    serial_println("NMI_Handler: something's not being handled right!");
 8004cd0:	4b02      	ldr	r3, [pc, #8]	; (8004cdc <NMI_Handler+0x10>)
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f7ff fd50 	bl	8004778 <serial_println>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cd8:	e7fe      	b.n	8004cd8 <NMI_Handler+0xc>
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	0800adf8 	.word	0x0800adf8

08004ce0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
    serial_println("HardFault_Handler: hard fault occurred!!!");
 8004ce4:	4b02      	ldr	r3, [pc, #8]	; (8004cf0 <HardFault_Handler+0x10>)
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	f7ff fd46 	bl	8004778 <serial_println>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cec:	e7fe      	b.n	8004cec <HardFault_Handler+0xc>
 8004cee:	46c0      	nop			; (mov r8, r8)
 8004cf0:	0800ae2c 	.word	0x0800ae2c

08004cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004cf8:	46c0      	nop			; (mov r8, r8)
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d0c:	f000 fd98 	bl	8005840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d10:	46c0      	nop			; (mov r8, r8)
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8004d18:	b5b0      	push	{r4, r5, r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

    //Prox. Sensor Interrupt

    serial_printf("==EXTI2 - PROX INT==\n");
 8004d1e:	4b62      	ldr	r3, [pc, #392]	; (8004ea8 <EXTI2_3_IRQHandler+0x190>)
 8004d20:	0018      	movs	r0, r3
 8004d22:	f7ff fd69 	bl	80047f8 <serial_printf>
    VCNL4010_ack_ISR();
 8004d26:	f000 fc1f 	bl	8005568 <VCNL4010_ack_ISR>
    state = 1;
 8004d2a:	4b60      	ldr	r3, [pc, #384]	; (8004eac <EXTI2_3_IRQHandler+0x194>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]

    serial_printf("Getting readings... ");
 8004d30:	4b5f      	ldr	r3, [pc, #380]	; (8004eb0 <EXTI2_3_IRQHandler+0x198>)
 8004d32:	0018      	movs	r0, r3
 8004d34:	f7ff fd60 	bl	80047f8 <serial_printf>
    set_cursor(2,2);
 8004d38:	2102      	movs	r1, #2
 8004d3a:	2002      	movs	r0, #2
 8004d3c:	f7fe f8a0 	bl	8002e80 <set_cursor>
    printString("EXTI2_3_IRQHandler: PROX INT TRIG'D\n");
 8004d40:	4b5c      	ldr	r3, [pc, #368]	; (8004eb4 <EXTI2_3_IRQHandler+0x19c>)
 8004d42:	0018      	movs	r0, r3
 8004d44:	f7fe fc60 	bl	8003608 <printString>
    uint16_t proximity = VCNL4010_readProximity();
 8004d48:	251e      	movs	r5, #30
 8004d4a:	197c      	adds	r4, r7, r5
 8004d4c:	f000 fc3c 	bl	80055c8 <VCNL4010_readProximity>
 8004d50:	0003      	movs	r3, r0
 8004d52:	8023      	strh	r3, [r4, #0]
    printString("PROX (RAW): "); printUnsigned(proximity, 10); printString("\n");
 8004d54:	4b58      	ldr	r3, [pc, #352]	; (8004eb8 <EXTI2_3_IRQHandler+0x1a0>)
 8004d56:	0018      	movs	r0, r3
 8004d58:	f7fe fc56 	bl	8003608 <printString>
 8004d5c:	197b      	adds	r3, r7, r5
 8004d5e:	881b      	ldrh	r3, [r3, #0]
 8004d60:	210a      	movs	r1, #10
 8004d62:	0018      	movs	r0, r3
 8004d64:	f7fe fc5c 	bl	8003620 <printUnsigned>
 8004d68:	4b54      	ldr	r3, [pc, #336]	; (8004ebc <EXTI2_3_IRQHandler+0x1a4>)
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f7fe fc4c 	bl	8003608 <printString>

    int temp = hts221_get_temp('C', hts_cal_data);
 8004d70:	4b53      	ldr	r3, [pc, #332]	; (8004ec0 <EXTI2_3_IRQHandler+0x1a8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	0019      	movs	r1, r3
 8004d76:	2043      	movs	r0, #67	; 0x43
 8004d78:	f7fe fff6 	bl	8003d68 <hts221_get_temp>
 8004d7c:	0003      	movs	r3, r0
 8004d7e:	61bb      	str	r3, [r7, #24]
    if (temp == TEMP_ERROR) {
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	4a50      	ldr	r2, [pc, #320]	; (8004ec4 <EXTI2_3_IRQHandler+0x1ac>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d104      	bne.n	8004d92 <EXTI2_3_IRQHandler+0x7a>
        printString("ERR READING TEMP\n");
 8004d88:	4b4f      	ldr	r3, [pc, #316]	; (8004ec8 <EXTI2_3_IRQHandler+0x1b0>)
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f7fe fc3c 	bl	8003608 <printString>
 8004d90:	e00c      	b.n	8004dac <EXTI2_3_IRQHandler+0x94>
    }
    else {
        printString("TEMP: ");
 8004d92:	4b4e      	ldr	r3, [pc, #312]	; (8004ecc <EXTI2_3_IRQHandler+0x1b4>)
 8004d94:	0018      	movs	r0, r3
 8004d96:	f7fe fc37 	bl	8003608 <printString>
        printUnsigned(temp, 10);
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	210a      	movs	r1, #10
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f7fe fc3e 	bl	8003620 <printUnsigned>
        printString(" deg C\n");
 8004da4:	4b4a      	ldr	r3, [pc, #296]	; (8004ed0 <EXTI2_3_IRQHandler+0x1b8>)
 8004da6:	0018      	movs	r0, r3
 8004da8:	f7fe fc2e 	bl	8003608 <printString>
    }

    int humid = hts221_get_humid(hts_cal_data);
 8004dac:	4b44      	ldr	r3, [pc, #272]	; (8004ec0 <EXTI2_3_IRQHandler+0x1a8>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	0018      	movs	r0, r3
 8004db2:	f7ff f8b1 	bl	8003f18 <hts221_get_humid>
 8004db6:	0003      	movs	r3, r0
 8004db8:	617b      	str	r3, [r7, #20]
    if (humid == HUMID_ERROR) {
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	d104      	bne.n	8004dca <EXTI2_3_IRQHandler+0xb2>
        printString("ERR READING RH\n");
 8004dc0:	4b44      	ldr	r3, [pc, #272]	; (8004ed4 <EXTI2_3_IRQHandler+0x1bc>)
 8004dc2:	0018      	movs	r0, r3
 8004dc4:	f7fe fc20 	bl	8003608 <printString>
 8004dc8:	e00c      	b.n	8004de4 <EXTI2_3_IRQHandler+0xcc>
    }
    else {
        printString("RH: ");
 8004dca:	4b43      	ldr	r3, [pc, #268]	; (8004ed8 <EXTI2_3_IRQHandler+0x1c0>)
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f7fe fc1b 	bl	8003608 <printString>
        printUnsigned(humid, 10);
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	210a      	movs	r1, #10
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	f7fe fc22 	bl	8003620 <printUnsigned>
        printString(" \n");
 8004ddc:	4b3f      	ldr	r3, [pc, #252]	; (8004edc <EXTI2_3_IRQHandler+0x1c4>)
 8004dde:	0018      	movs	r0, r3
 8004de0:	f7fe fc12 	bl	8003608 <printString>
    }

    uint16_t voltage = BQ27441_voltage();
 8004de4:	2312      	movs	r3, #18
 8004de6:	18fc      	adds	r4, r7, r3
 8004de8:	f7fd fad4 	bl	8002394 <BQ27441_voltage>
 8004dec:	0003      	movs	r3, r0
 8004dee:	8023      	strh	r3, [r4, #0]
    uint16_t soc = BQ27441_soc(FILTERED);
 8004df0:	2310      	movs	r3, #16
 8004df2:	18fc      	adds	r4, r7, r3
 8004df4:	2000      	movs	r0, #0
 8004df6:	f7fd fb75 	bl	80024e4 <BQ27441_soc>
 8004dfa:	0003      	movs	r3, r0
 8004dfc:	8023      	strh	r3, [r4, #0]
    uint16_t current = BQ27441_current(AVG);
 8004dfe:	2000      	movs	r0, #0
 8004e00:	f7fd fad1 	bl	80023a6 <BQ27441_current>
 8004e04:	0003      	movs	r3, r0
 8004e06:	001a      	movs	r2, r3
 8004e08:	230e      	movs	r3, #14
 8004e0a:	18fb      	adds	r3, r7, r3
 8004e0c:	801a      	strh	r2, [r3, #0]
    uint16_t cap_remaining = BQ27441_capacity(REMAIN);
 8004e0e:	230c      	movs	r3, #12
 8004e10:	18fc      	adds	r4, r7, r3
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7fd fafe 	bl	8002414 <BQ27441_capacity>
 8004e18:	0003      	movs	r3, r0
 8004e1a:	8023      	strh	r3, [r4, #0]
    uint16_t cap_max = BQ27441_capacity(DESIGN);
 8004e1c:	230a      	movs	r3, #10
 8004e1e:	18fc      	adds	r4, r7, r3
 8004e20:	2008      	movs	r0, #8
 8004e22:	f7fd faf7 	bl	8002414 <BQ27441_capacity>
 8004e26:	0003      	movs	r3, r0
 8004e28:	8023      	strh	r3, [r4, #0]
    int16_t power = BQ27441_power(); //average draw
 8004e2a:	2308      	movs	r3, #8
 8004e2c:	18fc      	adds	r4, r7, r3
 8004e2e:	f7fd fb4f 	bl	80024d0 <BQ27441_power>
 8004e32:	0003      	movs	r3, r0
 8004e34:	8023      	strh	r3, [r4, #0]
    uint16_t soh = BQ27441_soh(PERCENT);
 8004e36:	2000      	movs	r0, #0
 8004e38:	f7fd fb7c 	bl	8002534 <BQ27441_soh>
 8004e3c:	0003      	movs	r3, r0
 8004e3e:	001a      	movs	r2, r3
 8004e40:	1dbb      	adds	r3, r7, #6
 8004e42:	801a      	strh	r2, [r3, #0]
    uint16_t temp_bat = BQ27441_temperature(BATTERY) / 10;
 8004e44:	2000      	movs	r0, #0
 8004e46:	f7fd fb9d 	bl	8002584 <BQ27441_temperature>
 8004e4a:	0003      	movs	r3, r0
 8004e4c:	1d3c      	adds	r4, r7, #4
 8004e4e:	210a      	movs	r1, #10
 8004e50:	0018      	movs	r0, r3
 8004e52:	f7fb f959 	bl	8000108 <__udivsi3>
 8004e56:	0003      	movs	r3, r0
 8004e58:	8023      	strh	r3, [r4, #0]
    uint16_t temp_bq_IC = BQ27441_temperature(INTERNAL_TEMP) / 10;
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	f7fd fb92 	bl	8002584 <BQ27441_temperature>
 8004e60:	0003      	movs	r3, r0
 8004e62:	1cbc      	adds	r4, r7, #2
 8004e64:	210a      	movs	r1, #10
 8004e66:	0018      	movs	r0, r3
 8004e68:	f7fb f94e 	bl	8000108 <__udivsi3>
 8004e6c:	0003      	movs	r3, r0
 8004e6e:	8023      	strh	r3, [r4, #0]
    serial_printf("Done!\n");
 8004e70:	4b1b      	ldr	r3, [pc, #108]	; (8004ee0 <EXTI2_3_IRQHandler+0x1c8>)
 8004e72:	0018      	movs	r0, r3
 8004e74:	f7ff fcc0 	bl	80047f8 <serial_printf>

    serial_printf("Printing readings... ");
 8004e78:	4b1a      	ldr	r3, [pc, #104]	; (8004ee4 <EXTI2_3_IRQHandler+0x1cc>)
 8004e7a:	0018      	movs	r0, r3
 8004e7c:	f7ff fcbc 	bl	80047f8 <serial_printf>
//    printString("REM CAP: "); printUnsigned(cap_remaining, 10); printString(" mAh\n");
//    printString("AVG PWR: "); printFloat(power, 0); printString(" mW\n");
//    printString("HEALTH: "); printUnsigned(soh, 10); printString("\n");
//    printString("BATT TEMP: "); printUnsigned(temp_bat, 10); printString(" K \n");
//    printString("IC TEMP: "); printUnsigned(temp_bq_IC, 10); printString(" K \n");
    serial_printf("Done!\n");
 8004e80:	4b17      	ldr	r3, [pc, #92]	; (8004ee0 <EXTI2_3_IRQHandler+0x1c8>)
 8004e82:	0018      	movs	r0, r3
 8004e84:	f7ff fcb8 	bl	80047f8 <serial_printf>

    serial_printf("Updating display... ");
 8004e88:	4b17      	ldr	r3, [pc, #92]	; (8004ee8 <EXTI2_3_IRQHandler+0x1d0>)
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f7ff fcb4 	bl	80047f8 <serial_printf>
//    display(false);
    serial_printf("Done!\n\n");
 8004e90:	4b16      	ldr	r3, [pc, #88]	; (8004eec <EXTI2_3_IRQHandler+0x1d4>)
 8004e92:	0018      	movs	r0, r3
 8004e94:	f7ff fcb0 	bl	80047f8 <serial_printf>

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004e98:	2004      	movs	r0, #4
 8004e9a:	f001 fe71 	bl	8006b80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	b008      	add	sp, #32
 8004ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	0800ae58 	.word	0x0800ae58
 8004eac:	20000318 	.word	0x20000318
 8004eb0:	0800ae70 	.word	0x0800ae70
 8004eb4:	0800ae88 	.word	0x0800ae88
 8004eb8:	0800aeb0 	.word	0x0800aeb0
 8004ebc:	0800aec0 	.word	0x0800aec0
 8004ec0:	20000468 	.word	0x20000468
 8004ec4:	fffffe34 	.word	0xfffffe34
 8004ec8:	0800aec4 	.word	0x0800aec4
 8004ecc:	0800aed8 	.word	0x0800aed8
 8004ed0:	0800aee0 	.word	0x0800aee0
 8004ed4:	0800aee8 	.word	0x0800aee8
 8004ed8:	0800aef8 	.word	0x0800aef8
 8004edc:	0800af00 	.word	0x0800af00
 8004ee0:	0800af04 	.word	0x0800af04
 8004ee4:	0800af0c 	.word	0x0800af0c
 8004ee8:	0800af24 	.word	0x0800af24
 8004eec:	0800af3c 	.word	0x0800af3c

08004ef0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8004ef4:	4b03      	ldr	r3, [pc, #12]	; (8004f04 <DMA1_Channel1_IRQHandler+0x14>)
 8004ef6:	0018      	movs	r0, r3
 8004ef8:	f001 fbd2 	bl	80066a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004efc:	46c0      	nop			; (mov r8, r8)
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	2000035c 	.word	0x2000035c

08004f08 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004f0c:	4b03      	ldr	r3, [pc, #12]	; (8004f1c <DMA1_Channel2_3_IRQHandler+0x14>)
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f001 fbc6 	bl	80066a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004f14:	46c0      	nop			; (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	200005d4 	.word	0x200005d4

08004f20 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8004f24:	4b03      	ldr	r3, [pc, #12]	; (8004f34 <ADC1_COMP_IRQHandler+0x14>)
 8004f26:	0018      	movs	r0, r3
 8004f28:	f000 ff74 	bl	8005e14 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	200003a4 	.word	0x200003a4

08004f38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

    GPIOA->BSRR |= GPIO_BSRR_BS_8;
 8004f3c:	23a0      	movs	r3, #160	; 0xa0
 8004f3e:	05db      	lsls	r3, r3, #23
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	23a0      	movs	r3, #160	; 0xa0
 8004f44:	05db      	lsls	r3, r3, #23
 8004f46:	2180      	movs	r1, #128	; 0x80
 8004f48:	0049      	lsls	r1, r1, #1
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	619a      	str	r2, [r3, #24]
//        button_history[3] = (button_history[3] >> 1);
//    }
//
//    GPIOA->BSRR |= GPIO_BSRR_BR_8;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f4e:	4b03      	ldr	r3, [pc, #12]	; (8004f5c <TIM2_IRQHandler+0x24>)
 8004f50:	0018      	movs	r0, r3
 8004f52:	f004 f9eb 	bl	800932c <HAL_TIM_IRQHandler>
//
//    if (button_history[3] == pressed_mask) {
//        serial_println("mango");
//    }
  /* USER CODE END TIM2_IRQn 1 */
}
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000594 	.word	0x20000594

08004f60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004f60:	b5b0      	push	{r4, r5, r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  // Timer 6 should gather new sensor readings, upload these data to the cloud via Wi-Fi, pull the updated prediction, and update the display.

  // Turn on the 5V power to the methane and Wi-Fi peripherals
  HAL_GPIO_WritePin(EN_5V_GPIO_Port, EN_5V_Pin, GPIO_PIN_SET);
 8004f66:	2380      	movs	r3, #128	; 0x80
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	484f      	ldr	r0, [pc, #316]	; (80050a8 <TIM6_DAC_IRQHandler+0x148>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	0019      	movs	r1, r3
 8004f70:	f001 fde8 	bl	8006b44 <HAL_GPIO_WritePin>
  HAL_Delay(5000);
 8004f74:	4b4d      	ldr	r3, [pc, #308]	; (80050ac <TIM6_DAC_IRQHandler+0x14c>)
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 fc7e 	bl	8005878 <HAL_Delay>

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004f7c:	4b4c      	ldr	r3, [pc, #304]	; (80050b0 <TIM6_DAC_IRQHandler+0x150>)
 8004f7e:	0018      	movs	r0, r3
 8004f80:	f004 f9d4 	bl	800932c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  // Gather sensor data
  uint16_t proximity = VCNL4010_readProximity();
 8004f84:	250e      	movs	r5, #14
 8004f86:	197c      	adds	r4, r7, r5
 8004f88:	f000 fb1e 	bl	80055c8 <VCNL4010_readProximity>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	8023      	strh	r3, [r4, #0]
  serial_printf("Proximity Reading is \t\t\t%d (0x%x)\r\n", proximity, proximity);
 8004f90:	197b      	adds	r3, r7, r5
 8004f92:	8819      	ldrh	r1, [r3, #0]
 8004f94:	197b      	adds	r3, r7, r5
 8004f96:	881a      	ldrh	r2, [r3, #0]
 8004f98:	4b46      	ldr	r3, [pc, #280]	; (80050b4 <TIM6_DAC_IRQHandler+0x154>)
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f7ff fc2c 	bl	80047f8 <serial_printf>

  int temp = -200;
 8004fa0:	23c8      	movs	r3, #200	; 0xc8
 8004fa2:	425b      	negs	r3, r3
 8004fa4:	617b      	str	r3, [r7, #20]
  int humid = -1;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	425b      	negs	r3, r3
 8004faa:	613b      	str	r3, [r7, #16]
  int methane = -1;
 8004fac:	2301      	movs	r3, #1
 8004fae:	425b      	negs	r3, r3
 8004fb0:	60bb      	str	r3, [r7, #8]
  if (hts_cal_data != NULL) {
 8004fb2:	4b41      	ldr	r3, [pc, #260]	; (80050b8 <TIM6_DAC_IRQHandler+0x158>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d02c      	beq.n	8005014 <TIM6_DAC_IRQHandler+0xb4>
    temp = hts221_get_temp('F', hts_cal_data);
 8004fba:	4b3f      	ldr	r3, [pc, #252]	; (80050b8 <TIM6_DAC_IRQHandler+0x158>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	0019      	movs	r1, r3
 8004fc0:	2046      	movs	r0, #70	; 0x46
 8004fc2:	f7fe fed1 	bl	8003d68 <hts221_get_temp>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	617b      	str	r3, [r7, #20]
    if (temp == TEMP_ERROR) serial_printf("Error reading temperature\r\n");
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	4a3b      	ldr	r2, [pc, #236]	; (80050bc <TIM6_DAC_IRQHandler+0x15c>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d104      	bne.n	8004fdc <TIM6_DAC_IRQHandler+0x7c>
 8004fd2:	4b3b      	ldr	r3, [pc, #236]	; (80050c0 <TIM6_DAC_IRQHandler+0x160>)
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f7ff fc0f 	bl	80047f8 <serial_printf>
 8004fda:	e005      	b.n	8004fe8 <TIM6_DAC_IRQHandler+0x88>
    else serial_printf("Current temperature is \t\t\t%d\tC\r\n", temp);
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4b39      	ldr	r3, [pc, #228]	; (80050c4 <TIM6_DAC_IRQHandler+0x164>)
 8004fe0:	0011      	movs	r1, r2
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f7ff fc08 	bl	80047f8 <serial_printf>

    humid = hts221_get_humid(hts_cal_data);
 8004fe8:	4b33      	ldr	r3, [pc, #204]	; (80050b8 <TIM6_DAC_IRQHandler+0x158>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	0018      	movs	r0, r3
 8004fee:	f7fe ff93 	bl	8003f18 <hts221_get_humid>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	613b      	str	r3, [r7, #16]
    if (humid == HUMID_ERROR) serial_printf("Error reading humidity\r\n");
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	d104      	bne.n	8005006 <TIM6_DAC_IRQHandler+0xa6>
 8004ffc:	4b32      	ldr	r3, [pc, #200]	; (80050c8 <TIM6_DAC_IRQHandler+0x168>)
 8004ffe:	0018      	movs	r0, r3
 8005000:	f7ff fbfa 	bl	80047f8 <serial_printf>
 8005004:	e00a      	b.n	800501c <TIM6_DAC_IRQHandler+0xbc>
    else serial_printf("Current Relative Humidity is \t\t%d\t%c\r\n\n", humid, 37);
 8005006:	6939      	ldr	r1, [r7, #16]
 8005008:	4b30      	ldr	r3, [pc, #192]	; (80050cc <TIM6_DAC_IRQHandler+0x16c>)
 800500a:	2225      	movs	r2, #37	; 0x25
 800500c:	0018      	movs	r0, r3
 800500e:	f7ff fbf3 	bl	80047f8 <serial_printf>
 8005012:	e003      	b.n	800501c <TIM6_DAC_IRQHandler+0xbc>
  } else {
    serial_printf("Temp/RH sensor initialization has failed.\n Please power cycle system to attemp reinitialization.\n");
 8005014:	4b2e      	ldr	r3, [pc, #184]	; (80050d0 <TIM6_DAC_IRQHandler+0x170>)
 8005016:	0018      	movs	r0, r3
 8005018:	f7ff fbee 	bl	80047f8 <serial_printf>
  }

//  uint16_t voltage = BQ27441_voltage();
  uint16_t soc = BQ27441_soc(FILTERED);
 800501c:	1dbc      	adds	r4, r7, #6
 800501e:	2000      	movs	r0, #0
 8005020:	f7fd fa60 	bl	80024e4 <BQ27441_soc>
 8005024:	0003      	movs	r3, r0
 8005026:	8023      	strh	r3, [r4, #0]
//  serial_printf("Health\t\t\t\t\t%d\t%%\r\n", soh);
//  serial_printf("Battery Pack Temp\t\t\t%d\tK\r\n", temp_bat);
//  serial_printf("Current Bat IC Temp is\t\t\t%d\tK\r\n\n", temp_bq_IC);

  // TODO: Add ADC reading for methane sensor - fix
  HAL_ADC_Start(&hadc);
 8005028:	4b2a      	ldr	r3, [pc, #168]	; (80050d4 <TIM6_DAC_IRQHandler+0x174>)
 800502a:	0018      	movs	r0, r3
 800502c:	f000 fdbc 	bl	8005ba8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8005030:	2301      	movs	r3, #1
 8005032:	425a      	negs	r2, r3
 8005034:	4b27      	ldr	r3, [pc, #156]	; (80050d4 <TIM6_DAC_IRQHandler+0x174>)
 8005036:	0011      	movs	r1, r2
 8005038:	0018      	movs	r0, r3
 800503a:	f000 fe49 	bl	8005cd0 <HAL_ADC_PollForConversion>
  methane = HAL_ADC_GetValue(&hadc);
 800503e:	4b25      	ldr	r3, [pc, #148]	; (80050d4 <TIM6_DAC_IRQHandler+0x174>)
 8005040:	0018      	movs	r0, r3
 8005042:	f000 fedb 	bl	8005dfc <HAL_ADC_GetValue>
 8005046:	0003      	movs	r3, r0
 8005048:	60bb      	str	r3, [r7, #8]
  HAL_ADC_Stop(&hadc);
 800504a:	4b22      	ldr	r3, [pc, #136]	; (80050d4 <TIM6_DAC_IRQHandler+0x174>)
 800504c:	0018      	movs	r0, r3
 800504e:	f000 fdff 	bl	8005c50 <HAL_ADC_Stop>

  serial_printf("Methane: %d\n", methane);
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <TIM6_DAC_IRQHandler+0x178>)
 8005056:	0011      	movs	r1, r2
 8005058:	0018      	movs	r0, r3
 800505a:	f7ff fbcd 	bl	80047f8 <serial_printf>

  // Send sensor data to cloud
  serial_select(WIFI);
 800505e:	2000      	movs	r0, #0
 8005060:	f7ff fb26 	bl	80046b0 <serial_select>
  if (setup_wifi("ASUS", "rickroll362") == AT_FAIL) {
 8005064:	4a1d      	ldr	r2, [pc, #116]	; (80050dc <TIM6_DAC_IRQHandler+0x17c>)
 8005066:	4b1e      	ldr	r3, [pc, #120]	; (80050e0 <TIM6_DAC_IRQHandler+0x180>)
 8005068:	0011      	movs	r1, r2
 800506a:	0018      	movs	r0, r3
 800506c:	f7fd f848 	bl	8002100 <setup_wifi>
    // TODO: error handling
  }
  if (sent_freshbyte_data(temp, humid, methane) == AT_FAIL){
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	6939      	ldr	r1, [r7, #16]
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	0018      	movs	r0, r3
 8005078:	f7fd f862 	bl	8002140 <sent_freshbyte_data>
    // TODO: error handling
  }

  // Disable the 5V regulator
  HAL_GPIO_WritePin(EN_5V_GPIO_Port, EN_5V_Pin, GPIO_PIN_RESET);
 800507c:	2380      	movs	r3, #128	; 0x80
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	4809      	ldr	r0, [pc, #36]	; (80050a8 <TIM6_DAC_IRQHandler+0x148>)
 8005082:	2200      	movs	r2, #0
 8005084:	0019      	movs	r1, r3
 8005086:	f001 fd5d 	bl	8006b44 <HAL_GPIO_WritePin>
  HAL_Delay(5000);
 800508a:	4b08      	ldr	r3, [pc, #32]	; (80050ac <TIM6_DAC_IRQHandler+0x14c>)
 800508c:	0018      	movs	r0, r3
 800508e:	f000 fbf3 	bl	8005878 <HAL_Delay>
  serial_select(DEBUG_PRINT);
 8005092:	2001      	movs	r0, #1
 8005094:	f7ff fb0c 	bl	80046b0 <serial_select>
  serial_println("Interrupt done!");
 8005098:	4b12      	ldr	r3, [pc, #72]	; (80050e4 <TIM6_DAC_IRQHandler+0x184>)
 800509a:	0018      	movs	r0, r3
 800509c:	f7ff fb6c 	bl	8004778 <serial_println>

  //TODO: get prediction int
//  display_readings(soc, temp, humid, methane, 115);

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80050a0:	46c0      	nop			; (mov r8, r8)
 80050a2:	46bd      	mov	sp, r7
 80050a4:	b006      	add	sp, #24
 80050a6:	bdb0      	pop	{r4, r5, r7, pc}
 80050a8:	50000800 	.word	0x50000800
 80050ac:	00001388 	.word	0x00001388
 80050b0:	20000554 	.word	0x20000554
 80050b4:	0800af44 	.word	0x0800af44
 80050b8:	20000468 	.word	0x20000468
 80050bc:	fffffe34 	.word	0xfffffe34
 80050c0:	0800af68 	.word	0x0800af68
 80050c4:	0800af84 	.word	0x0800af84
 80050c8:	0800afa8 	.word	0x0800afa8
 80050cc:	0800afc4 	.word	0x0800afc4
 80050d0:	0800afec 	.word	0x0800afec
 80050d4:	200003a4 	.word	0x200003a4
 80050d8:	0800b050 	.word	0x0800b050
 80050dc:	0800b060 	.word	0x0800b060
 80050e0:	0800b06c 	.word	0x0800b06c
 80050e4:	0800b074 	.word	0x0800b074

080050e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050f0:	4a14      	ldr	r2, [pc, #80]	; (8005144 <_sbrk+0x5c>)
 80050f2:	4b15      	ldr	r3, [pc, #84]	; (8005148 <_sbrk+0x60>)
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050fc:	4b13      	ldr	r3, [pc, #76]	; (800514c <_sbrk+0x64>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d102      	bne.n	800510a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005104:	4b11      	ldr	r3, [pc, #68]	; (800514c <_sbrk+0x64>)
 8005106:	4a12      	ldr	r2, [pc, #72]	; (8005150 <_sbrk+0x68>)
 8005108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800510a:	4b10      	ldr	r3, [pc, #64]	; (800514c <_sbrk+0x64>)
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	18d3      	adds	r3, r2, r3
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	429a      	cmp	r2, r3
 8005116:	d207      	bcs.n	8005128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005118:	f005 fb14 	bl	800a744 <__errno>
 800511c:	0003      	movs	r3, r0
 800511e:	220c      	movs	r2, #12
 8005120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005122:	2301      	movs	r3, #1
 8005124:	425b      	negs	r3, r3
 8005126:	e009      	b.n	800513c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005128:	4b08      	ldr	r3, [pc, #32]	; (800514c <_sbrk+0x64>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800512e:	4b07      	ldr	r3, [pc, #28]	; (800514c <_sbrk+0x64>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	18d2      	adds	r2, r2, r3
 8005136:	4b05      	ldr	r3, [pc, #20]	; (800514c <_sbrk+0x64>)
 8005138:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800513a:	68fb      	ldr	r3, [r7, #12]
}
 800513c:	0018      	movs	r0, r3
 800513e:	46bd      	mov	sp, r7
 8005140:	b006      	add	sp, #24
 8005142:	bd80      	pop	{r7, pc}
 8005144:	20002000 	.word	0x20002000
 8005148:	00000400 	.word	0x00000400
 800514c:	20000350 	.word	0x20000350
 8005150:	20000738 	.word	0x20000738

08005154 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005158:	46c0      	nop			; (mov r8, r8)
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005166:	2308      	movs	r3, #8
 8005168:	18fb      	adds	r3, r7, r3
 800516a:	0018      	movs	r0, r3
 800516c:	2310      	movs	r3, #16
 800516e:	001a      	movs	r2, r3
 8005170:	2100      	movs	r1, #0
 8005172:	f005 fb24 	bl	800a7be <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005176:	003b      	movs	r3, r7
 8005178:	0018      	movs	r0, r3
 800517a:	2308      	movs	r3, #8
 800517c:	001a      	movs	r2, r3
 800517e:	2100      	movs	r1, #0
 8005180:	f005 fb1d 	bl	800a7be <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005184:	4b1e      	ldr	r3, [pc, #120]	; (8005200 <MX_TIM2_Init+0xa0>)
 8005186:	2280      	movs	r2, #128	; 0x80
 8005188:	05d2      	lsls	r2, r2, #23
 800518a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4000 - 1;
 800518c:	4b1c      	ldr	r3, [pc, #112]	; (8005200 <MX_TIM2_Init+0xa0>)
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <MX_TIM2_Init+0xa4>)
 8005190:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005192:	4b1b      	ldr	r3, [pc, #108]	; (8005200 <MX_TIM2_Init+0xa0>)
 8005194:	2200      	movs	r2, #0
 8005196:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8005198:	4b19      	ldr	r3, [pc, #100]	; (8005200 <MX_TIM2_Init+0xa0>)
 800519a:	2264      	movs	r2, #100	; 0x64
 800519c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800519e:	4b18      	ldr	r3, [pc, #96]	; (8005200 <MX_TIM2_Init+0xa0>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051a4:	4b16      	ldr	r3, [pc, #88]	; (8005200 <MX_TIM2_Init+0xa0>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80051aa:	4b15      	ldr	r3, [pc, #84]	; (8005200 <MX_TIM2_Init+0xa0>)
 80051ac:	0018      	movs	r0, r3
 80051ae:	f004 f831 	bl	8009214 <HAL_TIM_Base_Init>
 80051b2:	1e03      	subs	r3, r0, #0
 80051b4:	d001      	beq.n	80051ba <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80051b6:	f7ff fa31 	bl	800461c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051ba:	2108      	movs	r1, #8
 80051bc:	187b      	adds	r3, r7, r1
 80051be:	2280      	movs	r2, #128	; 0x80
 80051c0:	0152      	lsls	r2, r2, #5
 80051c2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80051c4:	187a      	adds	r2, r7, r1
 80051c6:	4b0e      	ldr	r3, [pc, #56]	; (8005200 <MX_TIM2_Init+0xa0>)
 80051c8:	0011      	movs	r1, r2
 80051ca:	0018      	movs	r0, r3
 80051cc:	f004 f996 	bl	80094fc <HAL_TIM_ConfigClockSource>
 80051d0:	1e03      	subs	r3, r0, #0
 80051d2:	d001      	beq.n	80051d8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80051d4:	f7ff fa22 	bl	800461c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051d8:	003b      	movs	r3, r7
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051de:	003b      	movs	r3, r7
 80051e0:	2200      	movs	r2, #0
 80051e2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80051e4:	003a      	movs	r2, r7
 80051e6:	4b06      	ldr	r3, [pc, #24]	; (8005200 <MX_TIM2_Init+0xa0>)
 80051e8:	0011      	movs	r1, r2
 80051ea:	0018      	movs	r0, r3
 80051ec:	f004 fb66 	bl	80098bc <HAL_TIMEx_MasterConfigSynchronization>
 80051f0:	1e03      	subs	r3, r0, #0
 80051f2:	d001      	beq.n	80051f8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80051f4:	f7ff fa12 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80051f8:	46c0      	nop			; (mov r8, r8)
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b006      	add	sp, #24
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000594 	.word	0x20000594
 8005204:	00000f9f 	.word	0x00000f9f

08005208 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800520e:	003b      	movs	r3, r7
 8005210:	0018      	movs	r0, r3
 8005212:	2308      	movs	r3, #8
 8005214:	001a      	movs	r2, r3
 8005216:	2100      	movs	r1, #0
 8005218:	f005 fad1 	bl	800a7be <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800521c:	4b15      	ldr	r3, [pc, #84]	; (8005274 <MX_TIM6_Init+0x6c>)
 800521e:	4a16      	ldr	r2, [pc, #88]	; (8005278 <MX_TIM6_Init+0x70>)
 8005220:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2097-1;
 8005222:	4b14      	ldr	r3, [pc, #80]	; (8005274 <MX_TIM6_Init+0x6c>)
 8005224:	2283      	movs	r2, #131	; 0x83
 8005226:	0112      	lsls	r2, r2, #4
 8005228:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800522a:	4b12      	ldr	r3, [pc, #72]	; (8005274 <MX_TIM6_Init+0x6c>)
 800522c:	2200      	movs	r2, #0
 800522e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 60000-1;
 8005230:	4b10      	ldr	r3, [pc, #64]	; (8005274 <MX_TIM6_Init+0x6c>)
 8005232:	4a12      	ldr	r2, [pc, #72]	; (800527c <MX_TIM6_Init+0x74>)
 8005234:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005236:	4b0f      	ldr	r3, [pc, #60]	; (8005274 <MX_TIM6_Init+0x6c>)
 8005238:	2200      	movs	r2, #0
 800523a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800523c:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <MX_TIM6_Init+0x6c>)
 800523e:	0018      	movs	r0, r3
 8005240:	f003 ffe8 	bl	8009214 <HAL_TIM_Base_Init>
 8005244:	1e03      	subs	r3, r0, #0
 8005246:	d001      	beq.n	800524c <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 8005248:	f7ff f9e8 	bl	800461c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800524c:	003b      	movs	r3, r7
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005252:	003b      	movs	r3, r7
 8005254:	2200      	movs	r2, #0
 8005256:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005258:	003a      	movs	r2, r7
 800525a:	4b06      	ldr	r3, [pc, #24]	; (8005274 <MX_TIM6_Init+0x6c>)
 800525c:	0011      	movs	r1, r2
 800525e:	0018      	movs	r0, r3
 8005260:	f004 fb2c 	bl	80098bc <HAL_TIMEx_MasterConfigSynchronization>
 8005264:	1e03      	subs	r3, r0, #0
 8005266:	d001      	beq.n	800526c <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 8005268:	f7ff f9d8 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800526c:	46c0      	nop			; (mov r8, r8)
 800526e:	46bd      	mov	sp, r7
 8005270:	b002      	add	sp, #8
 8005272:	bd80      	pop	{r7, pc}
 8005274:	20000554 	.word	0x20000554
 8005278:	40001000 	.word	0x40001000
 800527c:	0000ea5f 	.word	0x0000ea5f

08005280 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	2380      	movs	r3, #128	; 0x80
 800528e:	05db      	lsls	r3, r3, #23
 8005290:	429a      	cmp	r2, r3
 8005292:	d106      	bne.n	80052a2 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005294:	4b0a      	ldr	r3, [pc, #40]	; (80052c0 <HAL_TIM_Base_MspInit+0x40>)
 8005296:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005298:	4b09      	ldr	r3, [pc, #36]	; (80052c0 <HAL_TIM_Base_MspInit+0x40>)
 800529a:	2101      	movs	r1, #1
 800529c:	430a      	orrs	r2, r1
 800529e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80052a0:	e00a      	b.n	80052b8 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM6)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a07      	ldr	r2, [pc, #28]	; (80052c4 <HAL_TIM_Base_MspInit+0x44>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d105      	bne.n	80052b8 <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80052ac:	4b04      	ldr	r3, [pc, #16]	; (80052c0 <HAL_TIM_Base_MspInit+0x40>)
 80052ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b0:	4b03      	ldr	r3, [pc, #12]	; (80052c0 <HAL_TIM_Base_MspInit+0x40>)
 80052b2:	2110      	movs	r1, #16
 80052b4:	430a      	orrs	r2, r1
 80052b6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80052b8:	46c0      	nop			; (mov r8, r8)
 80052ba:	46bd      	mov	sp, r7
 80052bc:	b002      	add	sp, #8
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40021000 	.word	0x40021000
 80052c4:	40001000 	.word	0x40001000

080052c8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80052cc:	4b14      	ldr	r3, [pc, #80]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052ce:	4a15      	ldr	r2, [pc, #84]	; (8005324 <MX_USART1_UART_Init+0x5c>)
 80052d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80052d2:	4b13      	ldr	r3, [pc, #76]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052d4:	22e1      	movs	r2, #225	; 0xe1
 80052d6:	0252      	lsls	r2, r2, #9
 80052d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80052da:	4b11      	ldr	r3, [pc, #68]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052dc:	2200      	movs	r2, #0
 80052de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80052e0:	4b0f      	ldr	r3, [pc, #60]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052e6:	4b0e      	ldr	r3, [pc, #56]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052ec:	4b0c      	ldr	r3, [pc, #48]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052ee:	220c      	movs	r2, #12
 80052f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052f2:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052f8:	4b09      	ldr	r3, [pc, #36]	; (8005320 <MX_USART1_UART_Init+0x58>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052fe:	4b08      	ldr	r3, [pc, #32]	; (8005320 <MX_USART1_UART_Init+0x58>)
 8005300:	2200      	movs	r2, #0
 8005302:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005304:	4b06      	ldr	r3, [pc, #24]	; (8005320 <MX_USART1_UART_Init+0x58>)
 8005306:	2200      	movs	r2, #0
 8005308:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800530a:	4b05      	ldr	r3, [pc, #20]	; (8005320 <MX_USART1_UART_Init+0x58>)
 800530c:	0018      	movs	r0, r3
 800530e:	f004 fb2d 	bl	800996c <HAL_UART_Init>
 8005312:	1e03      	subs	r3, r0, #0
 8005314:	d001      	beq.n	800531a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005316:	f7ff f981 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800531a:	46c0      	nop			; (mov r8, r8)
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	2000061c 	.word	0x2000061c
 8005324:	40013800 	.word	0x40013800

08005328 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800532c:	4b14      	ldr	r3, [pc, #80]	; (8005380 <MX_USART2_UART_Init+0x58>)
 800532e:	4a15      	ldr	r2, [pc, #84]	; (8005384 <MX_USART2_UART_Init+0x5c>)
 8005330:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005332:	4b13      	ldr	r3, [pc, #76]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005334:	2296      	movs	r2, #150	; 0x96
 8005336:	0192      	lsls	r2, r2, #6
 8005338:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800533a:	4b11      	ldr	r3, [pc, #68]	; (8005380 <MX_USART2_UART_Init+0x58>)
 800533c:	2200      	movs	r2, #0
 800533e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005340:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005342:	2200      	movs	r2, #0
 8005344:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005346:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005348:	2200      	movs	r2, #0
 800534a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800534c:	4b0c      	ldr	r3, [pc, #48]	; (8005380 <MX_USART2_UART_Init+0x58>)
 800534e:	220c      	movs	r2, #12
 8005350:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005352:	4b0b      	ldr	r3, [pc, #44]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005354:	2200      	movs	r2, #0
 8005356:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005358:	4b09      	ldr	r3, [pc, #36]	; (8005380 <MX_USART2_UART_Init+0x58>)
 800535a:	2200      	movs	r2, #0
 800535c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800535e:	4b08      	ldr	r3, [pc, #32]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005360:	2200      	movs	r2, #0
 8005362:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005364:	4b06      	ldr	r3, [pc, #24]	; (8005380 <MX_USART2_UART_Init+0x58>)
 8005366:	2200      	movs	r2, #0
 8005368:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800536a:	4b05      	ldr	r3, [pc, #20]	; (8005380 <MX_USART2_UART_Init+0x58>)
 800536c:	0018      	movs	r0, r3
 800536e:	f004 fafd 	bl	800996c <HAL_UART_Init>
 8005372:	1e03      	subs	r3, r0, #0
 8005374:	d001      	beq.n	800537a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005376:	f7ff f951 	bl	800461c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800537a:	46c0      	nop			; (mov r8, r8)
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	200006a0 	.word	0x200006a0
 8005384:	40004400 	.word	0x40004400

08005388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005388:	b590      	push	{r4, r7, lr}
 800538a:	b08b      	sub	sp, #44	; 0x2c
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005390:	2414      	movs	r4, #20
 8005392:	193b      	adds	r3, r7, r4
 8005394:	0018      	movs	r0, r3
 8005396:	2314      	movs	r3, #20
 8005398:	001a      	movs	r2, r3
 800539a:	2100      	movs	r1, #0
 800539c:	f005 fa0f 	bl	800a7be <memset>
  if(uartHandle->Instance==USART1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a45      	ldr	r2, [pc, #276]	; (80054bc <HAL_UART_MspInit+0x134>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d154      	bne.n	8005454 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80053aa:	4b45      	ldr	r3, [pc, #276]	; (80054c0 <HAL_UART_MspInit+0x138>)
 80053ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ae:	4b44      	ldr	r3, [pc, #272]	; (80054c0 <HAL_UART_MspInit+0x138>)
 80053b0:	2180      	movs	r1, #128	; 0x80
 80053b2:	01c9      	lsls	r1, r1, #7
 80053b4:	430a      	orrs	r2, r1
 80053b6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053b8:	4b41      	ldr	r3, [pc, #260]	; (80054c0 <HAL_UART_MspInit+0x138>)
 80053ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053bc:	4b40      	ldr	r3, [pc, #256]	; (80054c0 <HAL_UART_MspInit+0x138>)
 80053be:	2101      	movs	r1, #1
 80053c0:	430a      	orrs	r2, r1
 80053c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80053c4:	4b3e      	ldr	r3, [pc, #248]	; (80054c0 <HAL_UART_MspInit+0x138>)
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	2201      	movs	r2, #1
 80053ca:	4013      	ands	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]
 80053ce:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80053d0:	193b      	adds	r3, r7, r4
 80053d2:	22c0      	movs	r2, #192	; 0xc0
 80053d4:	00d2      	lsls	r2, r2, #3
 80053d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d8:	0021      	movs	r1, r4
 80053da:	187b      	adds	r3, r7, r1
 80053dc:	2202      	movs	r2, #2
 80053de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e0:	187b      	adds	r3, r7, r1
 80053e2:	2200      	movs	r2, #0
 80053e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053e6:	187b      	adds	r3, r7, r1
 80053e8:	2203      	movs	r2, #3
 80053ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80053ec:	187b      	adds	r3, r7, r1
 80053ee:	2204      	movs	r2, #4
 80053f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053f2:	187a      	adds	r2, r7, r1
 80053f4:	23a0      	movs	r3, #160	; 0xa0
 80053f6:	05db      	lsls	r3, r3, #23
 80053f8:	0011      	movs	r1, r2
 80053fa:	0018      	movs	r0, r3
 80053fc:	f001 fa2c 	bl	8006858 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8005400:	4b30      	ldr	r3, [pc, #192]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005402:	4a31      	ldr	r2, [pc, #196]	; (80054c8 <HAL_UART_MspInit+0x140>)
 8005404:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8005406:	4b2f      	ldr	r3, [pc, #188]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005408:	2203      	movs	r2, #3
 800540a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800540c:	4b2d      	ldr	r3, [pc, #180]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 800540e:	2200      	movs	r2, #0
 8005410:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005412:	4b2c      	ldr	r3, [pc, #176]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005414:	2200      	movs	r2, #0
 8005416:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005418:	4b2a      	ldr	r3, [pc, #168]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 800541a:	2280      	movs	r2, #128	; 0x80
 800541c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800541e:	4b29      	ldr	r3, [pc, #164]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005420:	2200      	movs	r2, #0
 8005422:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005424:	4b27      	ldr	r3, [pc, #156]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005426:	2200      	movs	r2, #0
 8005428:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800542a:	4b26      	ldr	r3, [pc, #152]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 800542c:	2200      	movs	r2, #0
 800542e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005430:	4b24      	ldr	r3, [pc, #144]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005432:	2200      	movs	r2, #0
 8005434:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005436:	4b23      	ldr	r3, [pc, #140]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 8005438:	0018      	movs	r0, r3
 800543a:	f001 f853 	bl	80064e4 <HAL_DMA_Init>
 800543e:	1e03      	subs	r3, r0, #0
 8005440:	d001      	beq.n	8005446 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8005442:	f7ff f8eb 	bl	800461c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a1e      	ldr	r2, [pc, #120]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 800544a:	671a      	str	r2, [r3, #112]	; 0x70
 800544c:	4b1d      	ldr	r3, [pc, #116]	; (80054c4 <HAL_UART_MspInit+0x13c>)
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005452:	e02e      	b.n	80054b2 <HAL_UART_MspInit+0x12a>
  else if(uartHandle->Instance==USART2)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a1c      	ldr	r2, [pc, #112]	; (80054cc <HAL_UART_MspInit+0x144>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d129      	bne.n	80054b2 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800545e:	4b18      	ldr	r3, [pc, #96]	; (80054c0 <HAL_UART_MspInit+0x138>)
 8005460:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005462:	4b17      	ldr	r3, [pc, #92]	; (80054c0 <HAL_UART_MspInit+0x138>)
 8005464:	2180      	movs	r1, #128	; 0x80
 8005466:	0289      	lsls	r1, r1, #10
 8005468:	430a      	orrs	r2, r1
 800546a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800546c:	4b14      	ldr	r3, [pc, #80]	; (80054c0 <HAL_UART_MspInit+0x138>)
 800546e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005470:	4b13      	ldr	r3, [pc, #76]	; (80054c0 <HAL_UART_MspInit+0x138>)
 8005472:	2101      	movs	r1, #1
 8005474:	430a      	orrs	r2, r1
 8005476:	62da      	str	r2, [r3, #44]	; 0x2c
 8005478:	4b11      	ldr	r3, [pc, #68]	; (80054c0 <HAL_UART_MspInit+0x138>)
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	2201      	movs	r2, #1
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]
 8005482:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005484:	2114      	movs	r1, #20
 8005486:	187b      	adds	r3, r7, r1
 8005488:	220c      	movs	r2, #12
 800548a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800548c:	187b      	adds	r3, r7, r1
 800548e:	2202      	movs	r2, #2
 8005490:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005492:	187b      	adds	r3, r7, r1
 8005494:	2200      	movs	r2, #0
 8005496:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005498:	187b      	adds	r3, r7, r1
 800549a:	2203      	movs	r2, #3
 800549c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800549e:	187b      	adds	r3, r7, r1
 80054a0:	2204      	movs	r2, #4
 80054a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054a4:	187a      	adds	r2, r7, r1
 80054a6:	23a0      	movs	r3, #160	; 0xa0
 80054a8:	05db      	lsls	r3, r3, #23
 80054aa:	0011      	movs	r1, r2
 80054ac:	0018      	movs	r0, r3
 80054ae:	f001 f9d3 	bl	8006858 <HAL_GPIO_Init>
}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	46bd      	mov	sp, r7
 80054b6:	b00b      	add	sp, #44	; 0x2c
 80054b8:	bd90      	pop	{r4, r7, pc}
 80054ba:	46c0      	nop			; (mov r8, r8)
 80054bc:	40013800 	.word	0x40013800
 80054c0:	40021000 	.word	0x40021000
 80054c4:	200005d4 	.word	0x200005d4
 80054c8:	40020030 	.word	0x40020030
 80054cc:	40004400 	.word	0x40004400

080054d0 <VCNL4010_disable_Interrupt>:
/*!
    @brief  Disable threshold interrupt and set the threshold values
*/
/**************************************************************************/

void VCNL4010_disable_Interrupt() {
 80054d0:	b590      	push	{r4, r7, lr}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
  VCNL4010_ack_ISR();
 80054d6:	f000 f847 	bl	8005568 <VCNL4010_ack_ISR>
  //Unset INT_THRES_EN
  uint8_t temp = VCNL4010_read8(VCNL4010_INTCONTROL);
 80054da:	1dfc      	adds	r4, r7, #7
 80054dc:	2089      	movs	r0, #137	; 0x89
 80054de:	f000 f8eb 	bl	80056b8 <VCNL4010_read8>
 80054e2:	0003      	movs	r3, r0
 80054e4:	7023      	strb	r3, [r4, #0]
  temp &= 0xf0; //clear first 4 bits - clear all interrupt bits
 80054e6:	1dfb      	adds	r3, r7, #7
 80054e8:	1dfa      	adds	r2, r7, #7
 80054ea:	7812      	ldrb	r2, [r2, #0]
 80054ec:	210f      	movs	r1, #15
 80054ee:	438a      	bics	r2, r1
 80054f0:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTCONTROL, temp);
 80054f2:	1dfb      	adds	r3, r7, #7
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	0019      	movs	r1, r3
 80054f8:	2089      	movs	r0, #137	; 0x89
 80054fa:	f000 f891 	bl	8005620 <VCNL4010_write8>

}
 80054fe:	46c0      	nop			; (mov r8, r8)
 8005500:	46bd      	mov	sp, r7
 8005502:	b003      	add	sp, #12
 8005504:	bd90      	pop	{r4, r7, pc}
	...

08005508 <VCNL4010_enable_Interrupt>:
/*!
    @brief  Enable threshold interrupt and set the threshold values
*/
/**************************************************************************/

void VCNL4010_enable_Interrupt() {
 8005508:	b590      	push	{r4, r7, lr}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
  VCNL4010_ack_ISR();
 800550e:	f000 f82b 	bl	8005568 <VCNL4010_ack_ISR>
  //Set INT_THRES_EN
  uint8_t temp = VCNL4010_read8(VCNL4010_INTCONTROL);
 8005512:	1dfc      	adds	r4, r7, #7
 8005514:	2089      	movs	r0, #137	; 0x89
 8005516:	f000 f8cf 	bl	80056b8 <VCNL4010_read8>
 800551a:	0003      	movs	r3, r0
 800551c:	7023      	strb	r3, [r4, #0]
  temp &= 0xf0; //clear first 4 bits
 800551e:	1dfb      	adds	r3, r7, #7
 8005520:	1dfa      	adds	r2, r7, #7
 8005522:	7812      	ldrb	r2, [r2, #0]
 8005524:	210f      	movs	r1, #15
 8005526:	438a      	bics	r2, r1
 8005528:	701a      	strb	r2, [r3, #0]
  temp |= 0x2; //set INT_THRES_EN bit
 800552a:	1dfb      	adds	r3, r7, #7
 800552c:	1dfa      	adds	r2, r7, #7
 800552e:	7812      	ldrb	r2, [r2, #0]
 8005530:	2102      	movs	r1, #2
 8005532:	430a      	orrs	r2, r1
 8005534:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTCONTROL, temp);
 8005536:	1dfb      	adds	r3, r7, #7
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	0019      	movs	r1, r3
 800553c:	2089      	movs	r0, #137	; 0x89
 800553e:	f000 f86f 	bl	8005620 <VCNL4010_write8>

  //set low threshold - not really using... so set to 0.
  VCNL4010_write16(VCNL4010_LOWTHRESHOLD, 0);
 8005542:	2100      	movs	r1, #0
 8005544:	208a      	movs	r0, #138	; 0x8a
 8005546:	f000 f88b 	bl	8005660 <VCNL4010_write16>

//  uint16_t threshold = ((22000 & 0xFF00) >> 8) | ((22000 & 0xFF) << 8);
    uint16_t threshold = 2300;
 800554a:	1d3b      	adds	r3, r7, #4
 800554c:	4a05      	ldr	r2, [pc, #20]	; (8005564 <VCNL4010_enable_Interrupt+0x5c>)
 800554e:	801a      	strh	r2, [r3, #0]

  //set high threshold
    VCNL4010_write16(VCNL4010_HITHRESHOLD, threshold);
 8005550:	1d3b      	adds	r3, r7, #4
 8005552:	881b      	ldrh	r3, [r3, #0]
 8005554:	0019      	movs	r1, r3
 8005556:	208c      	movs	r0, #140	; 0x8c
 8005558:	f000 f882 	bl	8005660 <VCNL4010_write16>
//  VCNL4010_write16(VCNL4010_HITHRESHOLD, 2500);

}
 800555c:	46c0      	nop			; (mov r8, r8)
 800555e:	46bd      	mov	sp, r7
 8005560:	b003      	add	sp, #12
 8005562:	bd90      	pop	{r4, r7, pc}
 8005564:	000008fc 	.word	0x000008fc

08005568 <VCNL4010_ack_ISR>:
/*!
    @brief  Clear Interrupt Status Register
*/
/**************************************************************************/

void VCNL4010_ack_ISR() {
 8005568:	b590      	push	{r4, r7, lr}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
  //Set INT_THRES_EN
  uint8_t temp = VCNL4010_read8(VCNL4010_INTSTAT);
 800556e:	1dfc      	adds	r4, r7, #7
 8005570:	208e      	movs	r0, #142	; 0x8e
 8005572:	f000 f8a1 	bl	80056b8 <VCNL4010_read8>
 8005576:	0003      	movs	r3, r0
 8005578:	7023      	strb	r3, [r4, #0]
  temp &= 0xfc; //clear first 2 bits
 800557a:	1dfb      	adds	r3, r7, #7
 800557c:	1dfa      	adds	r2, r7, #7
 800557e:	7812      	ldrb	r2, [r2, #0]
 8005580:	2103      	movs	r1, #3
 8005582:	438a      	bics	r2, r1
 8005584:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTSTAT, temp);
 8005586:	1dfb      	adds	r3, r7, #7
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	0019      	movs	r1, r3
 800558c:	208e      	movs	r0, #142	; 0x8e
 800558e:	f000 f847 	bl	8005620 <VCNL4010_write8>
}
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	46bd      	mov	sp, r7
 8005596:	b003      	add	sp, #12
 8005598:	bd90      	pop	{r4, r7, pc}

0800559a <VCNL4010_setLEDcurrent>:
   10 mA, so if you set it to 5, its 50mA. Minimum is 0 (0 mA, off), max is 20
   (200mA)
*/
/**************************************************************************/

void VCNL4010_setLEDcurrent(uint8_t current_10mA) {
 800559a:	b580      	push	{r7, lr}
 800559c:	b082      	sub	sp, #8
 800559e:	af00      	add	r7, sp, #0
 80055a0:	0002      	movs	r2, r0
 80055a2:	1dfb      	adds	r3, r7, #7
 80055a4:	701a      	strb	r2, [r3, #0]
  if (current_10mA > 20)
 80055a6:	1dfb      	adds	r3, r7, #7
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	2b14      	cmp	r3, #20
 80055ac:	d902      	bls.n	80055b4 <VCNL4010_setLEDcurrent+0x1a>
    current_10mA = 20;
 80055ae:	1dfb      	adds	r3, r7, #7
 80055b0:	2214      	movs	r2, #20
 80055b2:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_IRLED, current_10mA);
 80055b4:	1dfb      	adds	r3, r7, #7
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	0019      	movs	r1, r3
 80055ba:	2083      	movs	r0, #131	; 0x83
 80055bc:	f000 f830 	bl	8005620 <VCNL4010_write8>
}
 80055c0:	46c0      	nop			; (mov r8, r8)
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b002      	add	sp, #8
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <VCNL4010_readProximity>:
    @return Raw 16-bit reading value, will vary with LED current, unit-less!
    TODO - Fix infinite loop, add timeout!
*/
/**************************************************************************/

uint16_t VCNL4010_readProximity(void) {
 80055c8:	b590      	push	{r4, r7, lr}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
  uint8_t i = VCNL4010_read8(VCNL4010_INTSTAT);
 80055ce:	1dfc      	adds	r4, r7, #7
 80055d0:	208e      	movs	r0, #142	; 0x8e
 80055d2:	f000 f871 	bl	80056b8 <VCNL4010_read8>
 80055d6:	0003      	movs	r3, r0
 80055d8:	7023      	strb	r3, [r4, #0]
  i &= ~0x80;
 80055da:	1dfb      	adds	r3, r7, #7
 80055dc:	1dfa      	adds	r2, r7, #7
 80055de:	7812      	ldrb	r2, [r2, #0]
 80055e0:	217f      	movs	r1, #127	; 0x7f
 80055e2:	400a      	ands	r2, r1
 80055e4:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTSTAT, i);
 80055e6:	1dfb      	adds	r3, r7, #7
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	0019      	movs	r1, r3
 80055ec:	208e      	movs	r0, #142	; 0x8e
 80055ee:	f000 f817 	bl	8005620 <VCNL4010_write8>

  VCNL4010_write8(VCNL4010_COMMAND, VCNL4010_MEASUREPROXIMITY);
 80055f2:	2108      	movs	r1, #8
 80055f4:	2080      	movs	r0, #128	; 0x80
 80055f6:	f000 f813 	bl	8005620 <VCNL4010_write8>
  while (1) {
    // Serial.println(read8(VCNL4010_INTSTAT), HEX);
    uint8_t result = VCNL4010_read8(VCNL4010_COMMAND);
 80055fa:	1dbc      	adds	r4, r7, #6
 80055fc:	2080      	movs	r0, #128	; 0x80
 80055fe:	f000 f85b 	bl	80056b8 <VCNL4010_read8>
 8005602:	0003      	movs	r3, r0
 8005604:	7023      	strb	r3, [r4, #0]
    // Serial.print("Ready = 0x"); Serial.println(result, HEX);
    if (result & VCNL4010_PROXIMITYREADY) {
 8005606:	1dbb      	adds	r3, r7, #6
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	2220      	movs	r2, #32
 800560c:	4013      	ands	r3, r2
 800560e:	d0f4      	beq.n	80055fa <VCNL4010_readProximity+0x32>
      return VCNL4010_read16(VCNL4010_PROXIMITYDATA);
 8005610:	2087      	movs	r0, #135	; 0x87
 8005612:	f000 f86f 	bl	80056f4 <VCNL4010_read16>
 8005616:	0003      	movs	r3, r0
    }
//    delay(1);
  }
}
 8005618:	0018      	movs	r0, r3
 800561a:	46bd      	mov	sp, r7
 800561c:	b003      	add	sp, #12
 800561e:	bd90      	pop	{r4, r7, pc}

08005620 <VCNL4010_write8>:
    }
  }
}

HAL_StatusTypeDef VCNL4010_write8(uint8_t subAddress, uint8_t data)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af04      	add	r7, sp, #16
 8005626:	0002      	movs	r2, r0
 8005628:	1dfb      	adds	r3, r7, #7
 800562a:	701a      	strb	r2, [r3, #0]
 800562c:	1dbb      	adds	r3, r7, #6
 800562e:	1c0a      	adds	r2, r1, #0
 8005630:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8005632:	1dfb      	adds	r3, r7, #7
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	b29a      	uxth	r2, r3
 8005638:	4808      	ldr	r0, [pc, #32]	; (800565c <VCNL4010_write8+0x3c>)
 800563a:	2301      	movs	r3, #1
 800563c:	425b      	negs	r3, r3
 800563e:	9302      	str	r3, [sp, #8]
 8005640:	2301      	movs	r3, #1
 8005642:	9301      	str	r3, [sp, #4]
 8005644:	1dbb      	adds	r3, r7, #6
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	2301      	movs	r3, #1
 800564a:	2126      	movs	r1, #38	; 0x26
 800564c:	f001 fb54 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8005650:	0003      	movs	r3, r0

}
 8005652:	0018      	movs	r0, r3
 8005654:	46bd      	mov	sp, r7
 8005656:	b002      	add	sp, #8
 8005658:	bd80      	pop	{r7, pc}
 800565a:	46c0      	nop			; (mov r8, r8)
 800565c:	2000041c 	.word	0x2000041c

08005660 <VCNL4010_write16>:

HAL_StatusTypeDef VCNL4010_write16(uint8_t subAddress, uint16_t data)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af04      	add	r7, sp, #16
 8005666:	0002      	movs	r2, r0
 8005668:	1dfb      	adds	r3, r7, #7
 800566a:	701a      	strb	r2, [r3, #0]
 800566c:	1d3b      	adds	r3, r7, #4
 800566e:	1c0a      	adds	r2, r1, #0
 8005670:	801a      	strh	r2, [r3, #0]

  uint8_t temp[2];
  temp[0] = (uint8_t) 0xFF & (data >> 8); //high byte is stored first
 8005672:	1d3b      	adds	r3, r7, #4
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	0a1b      	lsrs	r3, r3, #8
 8005678:	b29b      	uxth	r3, r3
 800567a:	b2da      	uxtb	r2, r3
 800567c:	210c      	movs	r1, #12
 800567e:	187b      	adds	r3, r7, r1
 8005680:	701a      	strb	r2, [r3, #0]
  temp[1] = (uint8_t) (0xFF & data);      //low byte is stored second
 8005682:	1d3b      	adds	r3, r7, #4
 8005684:	881b      	ldrh	r3, [r3, #0]
 8005686:	b2da      	uxtb	r2, r3
 8005688:	187b      	adds	r3, r7, r1
 800568a:	705a      	strb	r2, [r3, #1]

  return HAL_I2C_Mem_Write(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, temp, 2, HAL_MAX_DELAY);
 800568c:	1dfb      	adds	r3, r7, #7
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	b29a      	uxth	r2, r3
 8005692:	4808      	ldr	r0, [pc, #32]	; (80056b4 <VCNL4010_write16+0x54>)
 8005694:	2301      	movs	r3, #1
 8005696:	425b      	negs	r3, r3
 8005698:	9302      	str	r3, [sp, #8]
 800569a:	2302      	movs	r3, #2
 800569c:	9301      	str	r3, [sp, #4]
 800569e:	187b      	adds	r3, r7, r1
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	2301      	movs	r3, #1
 80056a4:	2126      	movs	r1, #38	; 0x26
 80056a6:	f001 fb27 	bl	8006cf8 <HAL_I2C_Mem_Write>
 80056aa:	0003      	movs	r3, r0

}
 80056ac:	0018      	movs	r0, r3
 80056ae:	46bd      	mov	sp, r7
 80056b0:	b004      	add	sp, #16
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	2000041c 	.word	0x2000041c

080056b8 <VCNL4010_read8>:

uint8_t VCNL4010_read8(uint8_t subAddress){
 80056b8:	b590      	push	{r4, r7, lr}
 80056ba:	b089      	sub	sp, #36	; 0x24
 80056bc:	af04      	add	r7, sp, #16
 80056be:	0002      	movs	r2, r0
 80056c0:	1dfb      	adds	r3, r7, #7
 80056c2:	701a      	strb	r2, [r3, #0]

	uint8_t data;
	HAL_I2C_Mem_Read(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80056c4:	1dfb      	adds	r3, r7, #7
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	4809      	ldr	r0, [pc, #36]	; (80056f0 <VCNL4010_read8+0x38>)
 80056cc:	2301      	movs	r3, #1
 80056ce:	425b      	negs	r3, r3
 80056d0:	9302      	str	r3, [sp, #8]
 80056d2:	2301      	movs	r3, #1
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	240f      	movs	r4, #15
 80056d8:	193b      	adds	r3, r7, r4
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	2301      	movs	r3, #1
 80056de:	2126      	movs	r1, #38	; 0x26
 80056e0:	f001 fc38 	bl	8006f54 <HAL_I2C_Mem_Read>
	return ((uint8_t) data);
 80056e4:	193b      	adds	r3, r7, r4
 80056e6:	781b      	ldrb	r3, [r3, #0]
}
 80056e8:	0018      	movs	r0, r3
 80056ea:	46bd      	mov	sp, r7
 80056ec:	b005      	add	sp, #20
 80056ee:	bd90      	pop	{r4, r7, pc}
 80056f0:	2000041c 	.word	0x2000041c

080056f4 <VCNL4010_read16>:

uint16_t VCNL4010_read16(uint8_t subAddress){
 80056f4:	b590      	push	{r4, r7, lr}
 80056f6:	b089      	sub	sp, #36	; 0x24
 80056f8:	af04      	add	r7, sp, #16
 80056fa:	0002      	movs	r2, r0
 80056fc:	1dfb      	adds	r3, r7, #7
 80056fe:	701a      	strb	r2, [r3, #0]

	uint8_t data[2];
	HAL_I2C_Mem_Read(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, data, 2, HAL_MAX_DELAY);
 8005700:	1dfb      	adds	r3, r7, #7
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	b29a      	uxth	r2, r3
 8005706:	480e      	ldr	r0, [pc, #56]	; (8005740 <VCNL4010_read16+0x4c>)
 8005708:	2301      	movs	r3, #1
 800570a:	425b      	negs	r3, r3
 800570c:	9302      	str	r3, [sp, #8]
 800570e:	2302      	movs	r3, #2
 8005710:	9301      	str	r3, [sp, #4]
 8005712:	240c      	movs	r4, #12
 8005714:	193b      	adds	r3, r7, r4
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	2301      	movs	r3, #1
 800571a:	2126      	movs	r1, #38	; 0x26
 800571c:	f001 fc1a 	bl	8006f54 <HAL_I2C_Mem_Read>
	return ((uint16_t) data[0] << 8) | data[1];
 8005720:	0021      	movs	r1, r4
 8005722:	187b      	adds	r3, r7, r1
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	b21a      	sxth	r2, r3
 800572a:	187b      	adds	r3, r7, r1
 800572c:	785b      	ldrb	r3, [r3, #1]
 800572e:	b21b      	sxth	r3, r3
 8005730:	4313      	orrs	r3, r2
 8005732:	b21b      	sxth	r3, r3
 8005734:	b29b      	uxth	r3, r3
}
 8005736:	0018      	movs	r0, r3
 8005738:	46bd      	mov	sp, r7
 800573a:	b005      	add	sp, #20
 800573c:	bd90      	pop	{r4, r7, pc}
 800573e:	46c0      	nop			; (mov r8, r8)
 8005740:	2000041c 	.word	0x2000041c

08005744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8005744:	480d      	ldr	r0, [pc, #52]	; (800577c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005746:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005748:	480d      	ldr	r0, [pc, #52]	; (8005780 <LoopForever+0x6>)
  ldr r1, =_edata
 800574a:	490e      	ldr	r1, [pc, #56]	; (8005784 <LoopForever+0xa>)
  ldr r2, =_sidata
 800574c:	4a0e      	ldr	r2, [pc, #56]	; (8005788 <LoopForever+0xe>)
  movs r3, #0
 800574e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005750:	e002      	b.n	8005758 <LoopCopyDataInit>

08005752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005756:	3304      	adds	r3, #4

08005758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800575a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800575c:	d3f9      	bcc.n	8005752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800575e:	4a0b      	ldr	r2, [pc, #44]	; (800578c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005760:	4c0b      	ldr	r4, [pc, #44]	; (8005790 <LoopForever+0x16>)
  movs r3, #0
 8005762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005764:	e001      	b.n	800576a <LoopFillZerobss>

08005766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005768:	3204      	adds	r2, #4

0800576a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800576a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800576c:	d3fb      	bcc.n	8005766 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800576e:	f7ff fcf1 	bl	8005154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005772:	f004 ffed 	bl	800a750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005776:	f7fe fde7 	bl	8004348 <main>

0800577a <LoopForever>:

LoopForever:
    b LoopForever
 800577a:	e7fe      	b.n	800577a <LoopForever>
  ldr   r0, =_estack
 800577c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005784:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8005788:	0800b910 	.word	0x0800b910
  ldr r2, =_sbss
 800578c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8005790:	20000738 	.word	0x20000738

08005794 <DMA1_Channel4_5_6_7_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005794:	e7fe      	b.n	8005794 <DMA1_Channel4_5_6_7_IRQHandler>
	...

08005798 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800579e:	1dfb      	adds	r3, r7, #7
 80057a0:	2200      	movs	r2, #0
 80057a2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80057a4:	4b0b      	ldr	r3, [pc, #44]	; (80057d4 <HAL_Init+0x3c>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	4b0a      	ldr	r3, [pc, #40]	; (80057d4 <HAL_Init+0x3c>)
 80057aa:	2140      	movs	r1, #64	; 0x40
 80057ac:	430a      	orrs	r2, r1
 80057ae:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80057b0:	2000      	movs	r0, #0
 80057b2:	f000 f811 	bl	80057d8 <HAL_InitTick>
 80057b6:	1e03      	subs	r3, r0, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80057ba:	1dfb      	adds	r3, r7, #7
 80057bc:	2201      	movs	r2, #1
 80057be:	701a      	strb	r2, [r3, #0]
 80057c0:	e001      	b.n	80057c6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80057c2:	f7ff fa6f 	bl	8004ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80057c6:	1dfb      	adds	r3, r7, #7
 80057c8:	781b      	ldrb	r3, [r3, #0]
}
 80057ca:	0018      	movs	r0, r3
 80057cc:	46bd      	mov	sp, r7
 80057ce:	b002      	add	sp, #8
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	40022000 	.word	0x40022000

080057d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057d8:	b590      	push	{r4, r7, lr}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057e0:	4b14      	ldr	r3, [pc, #80]	; (8005834 <HAL_InitTick+0x5c>)
 80057e2:	681c      	ldr	r4, [r3, #0]
 80057e4:	4b14      	ldr	r3, [pc, #80]	; (8005838 <HAL_InitTick+0x60>)
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	0019      	movs	r1, r3
 80057ea:	23fa      	movs	r3, #250	; 0xfa
 80057ec:	0098      	lsls	r0, r3, #2
 80057ee:	f7fa fc8b 	bl	8000108 <__udivsi3>
 80057f2:	0003      	movs	r3, r0
 80057f4:	0019      	movs	r1, r3
 80057f6:	0020      	movs	r0, r4
 80057f8:	f7fa fc86 	bl	8000108 <__udivsi3>
 80057fc:	0003      	movs	r3, r0
 80057fe:	0018      	movs	r0, r3
 8005800:	f000 fe63 	bl	80064ca <HAL_SYSTICK_Config>
 8005804:	1e03      	subs	r3, r0, #0
 8005806:	d001      	beq.n	800580c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e00f      	b.n	800582c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b03      	cmp	r3, #3
 8005810:	d80b      	bhi.n	800582a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	2301      	movs	r3, #1
 8005816:	425b      	negs	r3, r3
 8005818:	2200      	movs	r2, #0
 800581a:	0018      	movs	r0, r3
 800581c:	f000 fe30 	bl	8006480 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005820:	4b06      	ldr	r3, [pc, #24]	; (800583c <HAL_InitTick+0x64>)
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
}
 800582c:	0018      	movs	r0, r3
 800582e:	46bd      	mov	sp, r7
 8005830:	b003      	add	sp, #12
 8005832:	bd90      	pop	{r4, r7, pc}
 8005834:	20000020 	.word	0x20000020
 8005838:	20000028 	.word	0x20000028
 800583c:	20000024 	.word	0x20000024

08005840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005844:	4b05      	ldr	r3, [pc, #20]	; (800585c <HAL_IncTick+0x1c>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	001a      	movs	r2, r3
 800584a:	4b05      	ldr	r3, [pc, #20]	; (8005860 <HAL_IncTick+0x20>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	18d2      	adds	r2, r2, r3
 8005850:	4b03      	ldr	r3, [pc, #12]	; (8005860 <HAL_IncTick+0x20>)
 8005852:	601a      	str	r2, [r3, #0]
}
 8005854:	46c0      	nop			; (mov r8, r8)
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	46c0      	nop			; (mov r8, r8)
 800585c:	20000028 	.word	0x20000028
 8005860:	20000724 	.word	0x20000724

08005864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
  return uwTick;
 8005868:	4b02      	ldr	r3, [pc, #8]	; (8005874 <HAL_GetTick+0x10>)
 800586a:	681b      	ldr	r3, [r3, #0]
}
 800586c:	0018      	movs	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	46c0      	nop			; (mov r8, r8)
 8005874:	20000724 	.word	0x20000724

08005878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005880:	f7ff fff0 	bl	8005864 <HAL_GetTick>
 8005884:	0003      	movs	r3, r0
 8005886:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	3301      	adds	r3, #1
 8005890:	d005      	beq.n	800589e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005892:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <HAL_Delay+0x44>)
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	001a      	movs	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	189b      	adds	r3, r3, r2
 800589c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	f7ff ffe0 	bl	8005864 <HAL_GetTick>
 80058a4:	0002      	movs	r2, r0
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d8f7      	bhi.n	80058a0 <HAL_Delay+0x28>
  {
  }
}
 80058b0:	46c0      	nop			; (mov r8, r8)
 80058b2:	46c0      	nop			; (mov r8, r8)
 80058b4:	46bd      	mov	sp, r7
 80058b6:	b004      	add	sp, #16
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	46c0      	nop			; (mov r8, r8)
 80058bc:	20000028 	.word	0x20000028

080058c0 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e159      	b.n	8005b86 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10a      	bne.n	80058f0 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2250      	movs	r2, #80	; 0x50
 80058e4:	2100      	movs	r1, #0
 80058e6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	0018      	movs	r0, r3
 80058ec:	f7fc fb94 	bl	8002018 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058f4:	2210      	movs	r2, #16
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b10      	cmp	r3, #16
 80058fa:	d005      	beq.n	8005908 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	2204      	movs	r2, #4
 8005904:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005906:	d00b      	beq.n	8005920 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800590c:	2210      	movs	r2, #16
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2250      	movs	r2, #80	; 0x50
 8005918:	2100      	movs	r1, #0
 800591a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e132      	b.n	8005b86 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005924:	4a9a      	ldr	r2, [pc, #616]	; (8005b90 <HAL_ADC_Init+0x2d0>)
 8005926:	4013      	ands	r3, r2
 8005928:	2202      	movs	r2, #2
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	2203      	movs	r2, #3
 8005938:	4013      	ands	r3, r2
 800593a:	2b01      	cmp	r3, #1
 800593c:	d108      	bne.n	8005950 <HAL_ADC_Init+0x90>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2201      	movs	r2, #1
 8005946:	4013      	ands	r3, r2
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_ADC_Init+0x90>
 800594c:	2301      	movs	r3, #1
 800594e:	e000      	b.n	8005952 <HAL_ADC_Init+0x92>
 8005950:	2300      	movs	r3, #0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d149      	bne.n	80059ea <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	685a      	ldr	r2, [r3, #4]
 800595a:	23c0      	movs	r3, #192	; 0xc0
 800595c:	061b      	lsls	r3, r3, #24
 800595e:	429a      	cmp	r2, r3
 8005960:	d00b      	beq.n	800597a <HAL_ADC_Init+0xba>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	2380      	movs	r3, #128	; 0x80
 8005968:	05db      	lsls	r3, r3, #23
 800596a:	429a      	cmp	r2, r3
 800596c:	d005      	beq.n	800597a <HAL_ADC_Init+0xba>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	2380      	movs	r3, #128	; 0x80
 8005974:	061b      	lsls	r3, r3, #24
 8005976:	429a      	cmp	r2, r3
 8005978:	d111      	bne.n	800599e <HAL_ADC_Init+0xde>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	691a      	ldr	r2, [r3, #16]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	0092      	lsls	r2, r2, #2
 8005986:	0892      	lsrs	r2, r2, #2
 8005988:	611a      	str	r2, [r3, #16]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6919      	ldr	r1, [r3, #16]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	611a      	str	r2, [r3, #16]
 800599c:	e014      	b.n	80059c8 <HAL_ADC_Init+0x108>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	691a      	ldr	r2, [r3, #16]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	0092      	lsls	r2, r2, #2
 80059aa:	0892      	lsrs	r2, r2, #2
 80059ac:	611a      	str	r2, [r3, #16]
 80059ae:	4b79      	ldr	r3, [pc, #484]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	4b78      	ldr	r3, [pc, #480]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059b4:	4978      	ldr	r1, [pc, #480]	; (8005b98 <HAL_ADC_Init+0x2d8>)
 80059b6:	400a      	ands	r2, r1
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	4b76      	ldr	r3, [pc, #472]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	4b74      	ldr	r3, [pc, #464]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059c4:	430a      	orrs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2118      	movs	r1, #24
 80059d4:	438a      	bics	r2, r1
 80059d6:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68d9      	ldr	r1, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80059ea:	4b6a      	ldr	r3, [pc, #424]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	4b69      	ldr	r3, [pc, #420]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059f0:	496a      	ldr	r1, [pc, #424]	; (8005b9c <HAL_ADC_Init+0x2dc>)
 80059f2:	400a      	ands	r2, r1
 80059f4:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80059f6:	4b67      	ldr	r3, [pc, #412]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 80059f8:	6819      	ldr	r1, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fe:	065a      	lsls	r2, r3, #25
 8005a00:	4b64      	ldr	r3, [pc, #400]	; (8005b94 <HAL_ADC_Init+0x2d4>)
 8005a02:	430a      	orrs	r2, r1
 8005a04:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	2380      	movs	r3, #128	; 0x80
 8005a0e:	055b      	lsls	r3, r3, #21
 8005a10:	4013      	ands	r3, r2
 8005a12:	d108      	bne.n	8005a26 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689a      	ldr	r2, [r3, #8]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2180      	movs	r1, #128	; 0x80
 8005a20:	0549      	lsls	r1, r1, #21
 8005a22:	430a      	orrs	r2, r1
 8005a24:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	495b      	ldr	r1, [pc, #364]	; (8005ba0 <HAL_ADC_Init+0x2e0>)
 8005a32:	400a      	ands	r2, r1
 8005a34:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68d9      	ldr	r1, [r3, #12]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d101      	bne.n	8005a4c <HAL_ADC_Init+0x18c>
 8005a48:	2304      	movs	r3, #4
 8005a4a:	e000      	b.n	8005a4e <HAL_ADC_Init+0x18e>
 8005a4c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005a4e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2020      	movs	r0, #32
 8005a54:	5c1b      	ldrb	r3, [r3, r0]
 8005a56:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005a58:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	202c      	movs	r0, #44	; 0x2c
 8005a5e:	5c1b      	ldrb	r3, [r3, r0]
 8005a60:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005a62:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005a68:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8005a70:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005a78:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a86:	23c2      	movs	r3, #194	; 0xc2
 8005a88:	33ff      	adds	r3, #255	; 0xff
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d00b      	beq.n	8005aa6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68d9      	ldr	r1, [r3, #12]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2221      	movs	r2, #33	; 0x21
 8005aaa:	5c9b      	ldrb	r3, [r3, r2]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d11a      	bne.n	8005ae6 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	5c9b      	ldrb	r3, [r3, r2]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d109      	bne.n	8005ace <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2180      	movs	r1, #128	; 0x80
 8005ac6:	0249      	lsls	r1, r1, #9
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	60da      	str	r2, [r3, #12]
 8005acc:	e00b      	b.n	8005ae6 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	431a      	orrs	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ade:	2201      	movs	r2, #1
 8005ae0:	431a      	orrs	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d11f      	bne.n	8005b2e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	492a      	ldr	r1, [pc, #168]	; (8005ba4 <HAL_ADC_Init+0x2e4>)
 8005afa:	400a      	ands	r2, r1
 8005afc:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6919      	ldr	r1, [r3, #16]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005b0c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8005b12:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	691a      	ldr	r2, [r3, #16]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2101      	movs	r1, #1
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	611a      	str	r2, [r3, #16]
 8005b2c:	e00e      	b.n	8005b4c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	2201      	movs	r2, #1
 8005b36:	4013      	ands	r3, r2
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d107      	bne.n	8005b4c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	691a      	ldr	r2, [r3, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2101      	movs	r1, #1
 8005b48:	438a      	bics	r2, r1
 8005b4a:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695a      	ldr	r2, [r3, #20]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2107      	movs	r1, #7
 8005b58:	438a      	bics	r2, r1
 8005b5a:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6959      	ldr	r1, [r3, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b78:	2203      	movs	r2, #3
 8005b7a:	4393      	bics	r3, r2
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	0018      	movs	r0, r3
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	b002      	add	sp, #8
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	46c0      	nop			; (mov r8, r8)
 8005b90:	fffffefd 	.word	0xfffffefd
 8005b94:	40012708 	.word	0x40012708
 8005b98:	ffc3ffff 	.word	0xffc3ffff
 8005b9c:	fdffffff 	.word	0xfdffffff
 8005ba0:	fffe0219 	.word	0xfffe0219
 8005ba4:	fffffc03 	.word	0xfffffc03

08005ba8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005ba8:	b590      	push	{r4, r7, lr}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bb0:	230f      	movs	r3, #15
 8005bb2:	18fb      	adds	r3, r7, r3
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2204      	movs	r2, #4
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	d138      	bne.n	8005c36 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2250      	movs	r2, #80	; 0x50
 8005bc8:	5c9b      	ldrb	r3, [r3, r2]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <HAL_ADC_Start+0x2a>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e038      	b.n	8005c44 <HAL_ADC_Start+0x9c>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2250      	movs	r2, #80	; 0x50
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d007      	beq.n	8005bf2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8005be2:	230f      	movs	r3, #15
 8005be4:	18fc      	adds	r4, r7, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	0018      	movs	r0, r3
 8005bea:	f000 fa77 	bl	80060dc <ADC_Enable>
 8005bee:	0003      	movs	r3, r0
 8005bf0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005bf2:	230f      	movs	r3, #15
 8005bf4:	18fb      	adds	r3, r7, r3
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d120      	bne.n	8005c3e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c00:	4a12      	ldr	r2, [pc, #72]	; (8005c4c <HAL_ADC_Start+0xa4>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	2280      	movs	r2, #128	; 0x80
 8005c06:	0052      	lsls	r2, r2, #1
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2250      	movs	r2, #80	; 0x50
 8005c18:	2100      	movs	r1, #0
 8005c1a:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	221c      	movs	r2, #28
 8005c22:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2104      	movs	r1, #4
 8005c30:	430a      	orrs	r2, r1
 8005c32:	609a      	str	r2, [r3, #8]
 8005c34:	e003      	b.n	8005c3e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005c36:	230f      	movs	r3, #15
 8005c38:	18fb      	adds	r3, r7, r3
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005c3e:	230f      	movs	r3, #15
 8005c40:	18fb      	adds	r3, r7, r3
 8005c42:	781b      	ldrb	r3, [r3, #0]
}
 8005c44:	0018      	movs	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	b005      	add	sp, #20
 8005c4a:	bd90      	pop	{r4, r7, pc}
 8005c4c:	fffff0fe 	.word	0xfffff0fe

08005c50 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005c50:	b5b0      	push	{r4, r5, r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c58:	230f      	movs	r3, #15
 8005c5a:	18fb      	adds	r3, r7, r3
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2250      	movs	r2, #80	; 0x50
 8005c64:	5c9b      	ldrb	r3, [r3, r2]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d101      	bne.n	8005c6e <HAL_ADC_Stop+0x1e>
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	e029      	b.n	8005cc2 <HAL_ADC_Stop+0x72>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2250      	movs	r2, #80	; 0x50
 8005c72:	2101      	movs	r1, #1
 8005c74:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8005c76:	250f      	movs	r5, #15
 8005c78:	197c      	adds	r4, r7, r5
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f000 faed 	bl	800625c <ADC_ConversionStop>
 8005c82:	0003      	movs	r3, r0
 8005c84:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005c86:	197b      	adds	r3, r7, r5
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d112      	bne.n	8005cb4 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005c8e:	197c      	adds	r4, r7, r5
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	0018      	movs	r0, r3
 8005c94:	f000 fa82 	bl	800619c <ADC_Disable>
 8005c98:	0003      	movs	r3, r0
 8005c9a:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005c9c:	197b      	adds	r3, r7, r5
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d107      	bne.n	8005cb4 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ca8:	4a08      	ldr	r2, [pc, #32]	; (8005ccc <HAL_ADC_Stop+0x7c>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	2201      	movs	r2, #1
 8005cae:	431a      	orrs	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2250      	movs	r2, #80	; 0x50
 8005cb8:	2100      	movs	r1, #0
 8005cba:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8005cbc:	230f      	movs	r3, #15
 8005cbe:	18fb      	adds	r3, r7, r3
 8005cc0:	781b      	ldrb	r3, [r3, #0]
}
 8005cc2:	0018      	movs	r0, r3
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	b004      	add	sp, #16
 8005cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	fffffefe 	.word	0xfffffefe

08005cd0 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	2b08      	cmp	r3, #8
 8005ce8:	d102      	bne.n	8005cf0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8005cea:	2308      	movs	r3, #8
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	e014      	b.n	8005d1a <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d10b      	bne.n	8005d16 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d02:	2220      	movs	r2, #32
 8005d04:	431a      	orrs	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2250      	movs	r2, #80	; 0x50
 8005d0e:	2100      	movs	r1, #0
 8005d10:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e06c      	b.n	8005df0 <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005d16:	230c      	movs	r3, #12
 8005d18:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005d1a:	f7ff fda3 	bl	8005864 <HAL_GetTick>
 8005d1e:	0003      	movs	r3, r0
 8005d20:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005d22:	e019      	b.n	8005d58 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	3301      	adds	r3, #1
 8005d28:	d016      	beq.n	8005d58 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d007      	beq.n	8005d40 <HAL_ADC_PollForConversion+0x70>
 8005d30:	f7ff fd98 	bl	8005864 <HAL_GetTick>
 8005d34:	0002      	movs	r2, r0
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d20b      	bcs.n	8005d58 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d44:	2204      	movs	r2, #4
 8005d46:	431a      	orrs	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2250      	movs	r2, #80	; 0x50
 8005d50:	2100      	movs	r1, #0
 8005d52:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e04b      	b.n	8005df0 <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4013      	ands	r3, r2
 8005d62:	d0df      	beq.n	8005d24 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d68:	2280      	movs	r2, #128	; 0x80
 8005d6a:	0092      	lsls	r2, r2, #2
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	23c0      	movs	r3, #192	; 0xc0
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	d12e      	bne.n	8005dde <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d129      	bne.n	8005dde <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2208      	movs	r2, #8
 8005d92:	4013      	ands	r3, r2
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d122      	bne.n	8005dde <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2204      	movs	r2, #4
 8005da0:	4013      	ands	r3, r2
 8005da2:	d110      	bne.n	8005dc6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	210c      	movs	r1, #12
 8005db0:	438a      	bics	r2, r1
 8005db2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db8:	4a0f      	ldr	r2, [pc, #60]	; (8005df8 <HAL_ADC_PollForConversion+0x128>)
 8005dba:	4013      	ands	r3, r2
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	655a      	str	r2, [r3, #84]	; 0x54
 8005dc4:	e00b      	b.n	8005dde <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dca:	2220      	movs	r2, #32
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d103      	bne.n	8005dee <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	220c      	movs	r2, #12
 8005dec:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	0018      	movs	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b004      	add	sp, #16
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	fffffefe 	.word	0xfffffefe

08005dfc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	b002      	add	sp, #8
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2204      	movs	r2, #4
 8005e24:	4013      	ands	r3, r2
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d106      	bne.n	8005e38 <HAL_ADC_IRQHandler+0x24>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2204      	movs	r2, #4
 8005e32:	4013      	ands	r3, r2
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d00d      	beq.n	8005e54 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2208      	movs	r2, #8
 8005e40:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8005e42:	2b08      	cmp	r3, #8
 8005e44:	d154      	bne.n	8005ef0 <HAL_ADC_IRQHandler+0xdc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	2208      	movs	r2, #8
 8005e4e:	4013      	ands	r3, r2
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d14d      	bne.n	8005ef0 <HAL_ADC_IRQHandler+0xdc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e58:	2210      	movs	r2, #16
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	d106      	bne.n	8005e6c <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e62:	2280      	movs	r2, #128	; 0x80
 8005e64:	0092      	lsls	r2, r2, #2
 8005e66:	431a      	orrs	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	23c0      	movs	r3, #192	; 0xc0
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	4013      	ands	r3, r2
 8005e78:	d12e      	bne.n	8005ed8 <HAL_ADC_IRQHandler+0xc4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d129      	bne.n	8005ed8 <HAL_ADC_IRQHandler+0xc4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	d122      	bne.n	8005ed8 <HAL_ADC_IRQHandler+0xc4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	2204      	movs	r2, #4
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d110      	bne.n	8005ec0 <HAL_ADC_IRQHandler+0xac>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	210c      	movs	r1, #12
 8005eaa:	438a      	bics	r2, r1
 8005eac:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb2:	4a35      	ldr	r2, [pc, #212]	; (8005f88 <HAL_ADC_IRQHandler+0x174>)
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	655a      	str	r2, [r3, #84]	; 0x54
 8005ebe:	e00b      	b.n	8005ed8 <HAL_ADC_IRQHandler+0xc4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	431a      	orrs	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	431a      	orrs	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	659a      	str	r2, [r3, #88]	; 0x58
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	0018      	movs	r0, r3
 8005edc:	f7fe fb90 	bl	8004600 <HAL_ADC_ConvCpltCallback>
    /* Note: Management of low power auto-wait enabled: flags must be cleared */
    /*       by user when fetching ADC conversion data.                       */
    /*       This case is managed in IRQ handler, but this low-power mode     */
    /*       should not be used with programming model IT or DMA.             */
    /*       Refer to comment of parameter "LowPowerAutoWait".                */
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d003      	beq.n	8005ef0 <HAL_ADC_IRQHandler+0xdc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	220c      	movs	r2, #12
 8005eee:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2280      	movs	r2, #128	; 0x80
 8005ef8:	4013      	ands	r3, r2
 8005efa:	2b80      	cmp	r3, #128	; 0x80
 8005efc:	d115      	bne.n	8005f2a <HAL_ADC_IRQHandler+0x116>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2280      	movs	r2, #128	; 0x80
 8005f06:	4013      	ands	r3, r2
 8005f08:	2b80      	cmp	r3, #128	; 0x80
 8005f0a:	d10e      	bne.n	8005f2a <HAL_ADC_IRQHandler+0x116>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f10:	2280      	movs	r2, #128	; 0x80
 8005f12:	0252      	lsls	r2, r2, #9
 8005f14:	431a      	orrs	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	655a      	str	r2, [r3, #84]	; 0x54
    
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	0018      	movs	r0, r3
 8005f1e:	f7fe f987 	bl	8004230 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2280      	movs	r2, #128	; 0x80
 8005f28:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2210      	movs	r2, #16
 8005f32:	4013      	ands	r3, r2
 8005f34:	2b10      	cmp	r3, #16
 8005f36:	d123      	bne.n	8005f80 <HAL_ADC_IRQHandler+0x16c>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2210      	movs	r2, #16
 8005f40:	4013      	ands	r3, r2
 8005f42:	2b10      	cmp	r3, #16
 8005f44:	d11c      	bne.n	8005f80 <HAL_ADC_IRQHandler+0x16c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d006      	beq.n	8005f5c <HAL_ADC_IRQHandler+0x148>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	2201      	movs	r2, #1
 8005f56:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d10d      	bne.n	8005f78 <HAL_ADC_IRQHandler+0x164>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f60:	2202      	movs	r2, #2
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2210      	movs	r2, #16
 8005f6e:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	0018      	movs	r0, r3
 8005f74:	f000 f80a 	bl	8005f8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2210      	movs	r2, #16
 8005f7e:	601a      	str	r2, [r3, #0]
  }
  
}
 8005f80:	46c0      	nop			; (mov r8, r8)
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b002      	add	sp, #8
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	fffffefe 	.word	0xfffffefe

08005f8c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005f94:	46c0      	nop			; (mov r8, r8)
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b002      	add	sp, #8
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2250      	movs	r2, #80	; 0x50
 8005faa:	5c9b      	ldrb	r3, [r3, r2]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d101      	bne.n	8005fb4 <HAL_ADC_ConfigChannel+0x18>
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	e085      	b.n	80060c0 <HAL_ADC_ConfigChannel+0x124>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2250      	movs	r2, #80	; 0x50
 8005fb8:	2101      	movs	r1, #1
 8005fba:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2204      	movs	r2, #4
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	d00b      	beq.n	8005fe0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fcc:	2220      	movs	r2, #32
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2250      	movs	r2, #80	; 0x50
 8005fd8:	2100      	movs	r1, #0
 8005fda:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e06f      	b.n	80060c0 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	4a38      	ldr	r2, [pc, #224]	; (80060c8 <HAL_ADC_ConfigChannel+0x12c>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d035      	beq.n	8006056 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	035b      	lsls	r3, r3, #13
 8005ff6:	0b5a      	lsrs	r2, r3, #13
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	2380      	movs	r3, #128	; 0x80
 8006006:	02db      	lsls	r3, r3, #11
 8006008:	4013      	ands	r3, r2
 800600a:	d009      	beq.n	8006020 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 800600c:	4b2f      	ldr	r3, [pc, #188]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	4b2e      	ldr	r3, [pc, #184]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006012:	2180      	movs	r1, #128	; 0x80
 8006014:	0409      	lsls	r1, r1, #16
 8006016:	430a      	orrs	r2, r1
 8006018:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800601a:	200a      	movs	r0, #10
 800601c:	f000 f964 	bl	80062e8 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	2380      	movs	r3, #128	; 0x80
 8006026:	029b      	lsls	r3, r3, #10
 8006028:	4013      	ands	r3, r2
 800602a:	d006      	beq.n	800603a <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 800602c:	4b27      	ldr	r3, [pc, #156]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	4b26      	ldr	r3, [pc, #152]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006032:	2180      	movs	r1, #128	; 0x80
 8006034:	03c9      	lsls	r1, r1, #15
 8006036:	430a      	orrs	r2, r1
 8006038:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	2380      	movs	r3, #128	; 0x80
 8006040:	025b      	lsls	r3, r3, #9
 8006042:	4013      	ands	r3, r2
 8006044:	d037      	beq.n	80060b6 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8006046:	4b21      	ldr	r3, [pc, #132]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	4b20      	ldr	r3, [pc, #128]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 800604c:	2180      	movs	r1, #128	; 0x80
 800604e:	0449      	lsls	r1, r1, #17
 8006050:	430a      	orrs	r2, r1
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	e02f      	b.n	80060b6 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	035b      	lsls	r3, r3, #13
 8006062:	0b5b      	lsrs	r3, r3, #13
 8006064:	43d9      	mvns	r1, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	400a      	ands	r2, r1
 800606c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	2380      	movs	r3, #128	; 0x80
 8006074:	02db      	lsls	r3, r3, #11
 8006076:	4013      	ands	r3, r2
 8006078:	d005      	beq.n	8006086 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800607a:	4b14      	ldr	r3, [pc, #80]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	4b13      	ldr	r3, [pc, #76]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006080:	4913      	ldr	r1, [pc, #76]	; (80060d0 <HAL_ADC_ConfigChannel+0x134>)
 8006082:	400a      	ands	r2, r1
 8006084:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	029b      	lsls	r3, r3, #10
 800608e:	4013      	ands	r3, r2
 8006090:	d005      	beq.n	800609e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8006092:	4b0e      	ldr	r3, [pc, #56]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	4b0d      	ldr	r3, [pc, #52]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 8006098:	490e      	ldr	r1, [pc, #56]	; (80060d4 <HAL_ADC_ConfigChannel+0x138>)
 800609a:	400a      	ands	r2, r1
 800609c:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	2380      	movs	r3, #128	; 0x80
 80060a4:	025b      	lsls	r3, r3, #9
 80060a6:	4013      	ands	r3, r2
 80060a8:	d005      	beq.n	80060b6 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 80060aa:	4b08      	ldr	r3, [pc, #32]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4b07      	ldr	r3, [pc, #28]	; (80060cc <HAL_ADC_ConfigChannel+0x130>)
 80060b0:	4909      	ldr	r1, [pc, #36]	; (80060d8 <HAL_ADC_ConfigChannel+0x13c>)
 80060b2:	400a      	ands	r2, r1
 80060b4:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2250      	movs	r2, #80	; 0x50
 80060ba:	2100      	movs	r1, #0
 80060bc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	0018      	movs	r0, r3
 80060c2:	46bd      	mov	sp, r7
 80060c4:	b002      	add	sp, #8
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	00001001 	.word	0x00001001
 80060cc:	40012708 	.word	0x40012708
 80060d0:	ff7fffff 	.word	0xff7fffff
 80060d4:	ffbfffff 	.word	0xffbfffff
 80060d8:	feffffff 	.word	0xfeffffff

080060dc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	2203      	movs	r2, #3
 80060f0:	4013      	ands	r3, r2
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d108      	bne.n	8006108 <ADC_Enable+0x2c>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2201      	movs	r2, #1
 80060fe:	4013      	ands	r3, r2
 8006100:	2b01      	cmp	r3, #1
 8006102:	d101      	bne.n	8006108 <ADC_Enable+0x2c>
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <ADC_Enable+0x2e>
 8006108:	2300      	movs	r3, #0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d13f      	bne.n	800618e <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	4a20      	ldr	r2, [pc, #128]	; (8006198 <ADC_Enable+0xbc>)
 8006116:	4013      	ands	r3, r2
 8006118:	d00d      	beq.n	8006136 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800611e:	2210      	movs	r2, #16
 8006120:	431a      	orrs	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800612a:	2201      	movs	r2, #1
 800612c:	431a      	orrs	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e02c      	b.n	8006190 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2101      	movs	r1, #1
 8006142:	430a      	orrs	r2, r1
 8006144:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8006146:	2001      	movs	r0, #1
 8006148:	f000 f8ce 	bl	80062e8 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800614c:	f7ff fb8a 	bl	8005864 <HAL_GetTick>
 8006150:	0003      	movs	r3, r0
 8006152:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006154:	e014      	b.n	8006180 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006156:	f7ff fb85 	bl	8005864 <HAL_GetTick>
 800615a:	0002      	movs	r2, r0
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b0a      	cmp	r3, #10
 8006162:	d90d      	bls.n	8006180 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006168:	2210      	movs	r2, #16
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006174:	2201      	movs	r2, #1
 8006176:	431a      	orrs	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e007      	b.n	8006190 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2201      	movs	r2, #1
 8006188:	4013      	ands	r3, r2
 800618a:	2b01      	cmp	r3, #1
 800618c:	d1e3      	bne.n	8006156 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	0018      	movs	r0, r3
 8006192:	46bd      	mov	sp, r7
 8006194:	b004      	add	sp, #16
 8006196:	bd80      	pop	{r7, pc}
 8006198:	80000017 	.word	0x80000017

0800619c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2203      	movs	r2, #3
 80061b0:	4013      	ands	r3, r2
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d108      	bne.n	80061c8 <ADC_Disable+0x2c>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2201      	movs	r2, #1
 80061be:	4013      	ands	r3, r2
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d101      	bne.n	80061c8 <ADC_Disable+0x2c>
 80061c4:	2301      	movs	r3, #1
 80061c6:	e000      	b.n	80061ca <ADC_Disable+0x2e>
 80061c8:	2300      	movs	r3, #0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d041      	beq.n	8006252 <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2205      	movs	r2, #5
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d110      	bne.n	80061fe <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689a      	ldr	r2, [r3, #8]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2102      	movs	r1, #2
 80061e8:	430a      	orrs	r2, r1
 80061ea:	609a      	str	r2, [r3, #8]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2203      	movs	r2, #3
 80061f2:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80061f4:	f7ff fb36 	bl	8005864 <HAL_GetTick>
 80061f8:	0003      	movs	r3, r0
 80061fa:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80061fc:	e022      	b.n	8006244 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006202:	2210      	movs	r2, #16
 8006204:	431a      	orrs	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620e:	2201      	movs	r2, #1
 8006210:	431a      	orrs	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e01c      	b.n	8006254 <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800621a:	f7ff fb23 	bl	8005864 <HAL_GetTick>
 800621e:	0002      	movs	r2, r0
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b0a      	cmp	r3, #10
 8006226:	d90d      	bls.n	8006244 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800622c:	2210      	movs	r2, #16
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006238:	2201      	movs	r2, #1
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e007      	b.n	8006254 <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	2201      	movs	r2, #1
 800624c:	4013      	ands	r3, r2
 800624e:	2b01      	cmp	r3, #1
 8006250:	d0e3      	beq.n	800621a <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	0018      	movs	r0, r3
 8006256:	46bd      	mov	sp, r7
 8006258:	b004      	add	sp, #16
 800625a:	bd80      	pop	{r7, pc}

0800625c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	2204      	movs	r2, #4
 8006270:	4013      	ands	r3, r2
 8006272:	d034      	beq.n	80062de <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	2204      	movs	r2, #4
 800627c:	4013      	ands	r3, r2
 800627e:	2b04      	cmp	r3, #4
 8006280:	d10d      	bne.n	800629e <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	2202      	movs	r2, #2
 800628a:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800628c:	d107      	bne.n	800629e <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	689a      	ldr	r2, [r3, #8]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2110      	movs	r1, #16
 800629a:	430a      	orrs	r2, r1
 800629c:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800629e:	f7ff fae1 	bl	8005864 <HAL_GetTick>
 80062a2:	0003      	movs	r3, r0
 80062a4:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80062a6:	e014      	b.n	80062d2 <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80062a8:	f7ff fadc 	bl	8005864 <HAL_GetTick>
 80062ac:	0002      	movs	r2, r0
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b0a      	cmp	r3, #10
 80062b4:	d90d      	bls.n	80062d2 <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ba:	2210      	movs	r2, #16
 80062bc:	431a      	orrs	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062c6:	2201      	movs	r2, #1
 80062c8:	431a      	orrs	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e006      	b.n	80062e0 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2204      	movs	r2, #4
 80062da:	4013      	ands	r3, r2
 80062dc:	d1e4      	bne.n	80062a8 <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	0018      	movs	r0, r3
 80062e2:	46bd      	mov	sp, r7
 80062e4:	b004      	add	sp, #16
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80062f0:	4b0b      	ldr	r3, [pc, #44]	; (8006320 <ADC_DelayMicroSecond+0x38>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	490b      	ldr	r1, [pc, #44]	; (8006324 <ADC_DelayMicroSecond+0x3c>)
 80062f6:	0018      	movs	r0, r3
 80062f8:	f7f9 ff06 	bl	8000108 <__udivsi3>
 80062fc:	0003      	movs	r3, r0
 80062fe:	001a      	movs	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4353      	muls	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8006306:	e002      	b.n	800630e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	3b01      	subs	r3, #1
 800630c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1f9      	bne.n	8006308 <ADC_DelayMicroSecond+0x20>
  } 
}
 8006314:	46c0      	nop			; (mov r8, r8)
 8006316:	46c0      	nop			; (mov r8, r8)
 8006318:	46bd      	mov	sp, r7
 800631a:	b004      	add	sp, #16
 800631c:	bd80      	pop	{r7, pc}
 800631e:	46c0      	nop			; (mov r8, r8)
 8006320:	20000020 	.word	0x20000020
 8006324:	000f4240 	.word	0x000f4240

08006328 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	0002      	movs	r2, r0
 8006330:	1dfb      	adds	r3, r7, #7
 8006332:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006334:	1dfb      	adds	r3, r7, #7
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	2b7f      	cmp	r3, #127	; 0x7f
 800633a:	d809      	bhi.n	8006350 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800633c:	1dfb      	adds	r3, r7, #7
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	001a      	movs	r2, r3
 8006342:	231f      	movs	r3, #31
 8006344:	401a      	ands	r2, r3
 8006346:	4b04      	ldr	r3, [pc, #16]	; (8006358 <__NVIC_EnableIRQ+0x30>)
 8006348:	2101      	movs	r1, #1
 800634a:	4091      	lsls	r1, r2
 800634c:	000a      	movs	r2, r1
 800634e:	601a      	str	r2, [r3, #0]
  }
}
 8006350:	46c0      	nop			; (mov r8, r8)
 8006352:	46bd      	mov	sp, r7
 8006354:	b002      	add	sp, #8
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000e100 	.word	0xe000e100

0800635c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800635c:	b590      	push	{r4, r7, lr}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	0002      	movs	r2, r0
 8006364:	6039      	str	r1, [r7, #0]
 8006366:	1dfb      	adds	r3, r7, #7
 8006368:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800636a:	1dfb      	adds	r3, r7, #7
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	2b7f      	cmp	r3, #127	; 0x7f
 8006370:	d828      	bhi.n	80063c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006372:	4a2f      	ldr	r2, [pc, #188]	; (8006430 <__NVIC_SetPriority+0xd4>)
 8006374:	1dfb      	adds	r3, r7, #7
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	b25b      	sxtb	r3, r3
 800637a:	089b      	lsrs	r3, r3, #2
 800637c:	33c0      	adds	r3, #192	; 0xc0
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	589b      	ldr	r3, [r3, r2]
 8006382:	1dfa      	adds	r2, r7, #7
 8006384:	7812      	ldrb	r2, [r2, #0]
 8006386:	0011      	movs	r1, r2
 8006388:	2203      	movs	r2, #3
 800638a:	400a      	ands	r2, r1
 800638c:	00d2      	lsls	r2, r2, #3
 800638e:	21ff      	movs	r1, #255	; 0xff
 8006390:	4091      	lsls	r1, r2
 8006392:	000a      	movs	r2, r1
 8006394:	43d2      	mvns	r2, r2
 8006396:	401a      	ands	r2, r3
 8006398:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	019b      	lsls	r3, r3, #6
 800639e:	22ff      	movs	r2, #255	; 0xff
 80063a0:	401a      	ands	r2, r3
 80063a2:	1dfb      	adds	r3, r7, #7
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	0018      	movs	r0, r3
 80063a8:	2303      	movs	r3, #3
 80063aa:	4003      	ands	r3, r0
 80063ac:	00db      	lsls	r3, r3, #3
 80063ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80063b0:	481f      	ldr	r0, [pc, #124]	; (8006430 <__NVIC_SetPriority+0xd4>)
 80063b2:	1dfb      	adds	r3, r7, #7
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	b25b      	sxtb	r3, r3
 80063b8:	089b      	lsrs	r3, r3, #2
 80063ba:	430a      	orrs	r2, r1
 80063bc:	33c0      	adds	r3, #192	; 0xc0
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80063c2:	e031      	b.n	8006428 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80063c4:	4a1b      	ldr	r2, [pc, #108]	; (8006434 <__NVIC_SetPriority+0xd8>)
 80063c6:	1dfb      	adds	r3, r7, #7
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	0019      	movs	r1, r3
 80063cc:	230f      	movs	r3, #15
 80063ce:	400b      	ands	r3, r1
 80063d0:	3b08      	subs	r3, #8
 80063d2:	089b      	lsrs	r3, r3, #2
 80063d4:	3306      	adds	r3, #6
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	18d3      	adds	r3, r2, r3
 80063da:	3304      	adds	r3, #4
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	1dfa      	adds	r2, r7, #7
 80063e0:	7812      	ldrb	r2, [r2, #0]
 80063e2:	0011      	movs	r1, r2
 80063e4:	2203      	movs	r2, #3
 80063e6:	400a      	ands	r2, r1
 80063e8:	00d2      	lsls	r2, r2, #3
 80063ea:	21ff      	movs	r1, #255	; 0xff
 80063ec:	4091      	lsls	r1, r2
 80063ee:	000a      	movs	r2, r1
 80063f0:	43d2      	mvns	r2, r2
 80063f2:	401a      	ands	r2, r3
 80063f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	019b      	lsls	r3, r3, #6
 80063fa:	22ff      	movs	r2, #255	; 0xff
 80063fc:	401a      	ands	r2, r3
 80063fe:	1dfb      	adds	r3, r7, #7
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	0018      	movs	r0, r3
 8006404:	2303      	movs	r3, #3
 8006406:	4003      	ands	r3, r0
 8006408:	00db      	lsls	r3, r3, #3
 800640a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800640c:	4809      	ldr	r0, [pc, #36]	; (8006434 <__NVIC_SetPriority+0xd8>)
 800640e:	1dfb      	adds	r3, r7, #7
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	001c      	movs	r4, r3
 8006414:	230f      	movs	r3, #15
 8006416:	4023      	ands	r3, r4
 8006418:	3b08      	subs	r3, #8
 800641a:	089b      	lsrs	r3, r3, #2
 800641c:	430a      	orrs	r2, r1
 800641e:	3306      	adds	r3, #6
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	18c3      	adds	r3, r0, r3
 8006424:	3304      	adds	r3, #4
 8006426:	601a      	str	r2, [r3, #0]
}
 8006428:	46c0      	nop			; (mov r8, r8)
 800642a:	46bd      	mov	sp, r7
 800642c:	b003      	add	sp, #12
 800642e:	bd90      	pop	{r4, r7, pc}
 8006430:	e000e100 	.word	0xe000e100
 8006434:	e000ed00 	.word	0xe000ed00

08006438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	1e5a      	subs	r2, r3, #1
 8006444:	2380      	movs	r3, #128	; 0x80
 8006446:	045b      	lsls	r3, r3, #17
 8006448:	429a      	cmp	r2, r3
 800644a:	d301      	bcc.n	8006450 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800644c:	2301      	movs	r3, #1
 800644e:	e010      	b.n	8006472 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006450:	4b0a      	ldr	r3, [pc, #40]	; (800647c <SysTick_Config+0x44>)
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	3a01      	subs	r2, #1
 8006456:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006458:	2301      	movs	r3, #1
 800645a:	425b      	negs	r3, r3
 800645c:	2103      	movs	r1, #3
 800645e:	0018      	movs	r0, r3
 8006460:	f7ff ff7c 	bl	800635c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006464:	4b05      	ldr	r3, [pc, #20]	; (800647c <SysTick_Config+0x44>)
 8006466:	2200      	movs	r2, #0
 8006468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800646a:	4b04      	ldr	r3, [pc, #16]	; (800647c <SysTick_Config+0x44>)
 800646c:	2207      	movs	r2, #7
 800646e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006470:	2300      	movs	r3, #0
}
 8006472:	0018      	movs	r0, r3
 8006474:	46bd      	mov	sp, r7
 8006476:	b002      	add	sp, #8
 8006478:	bd80      	pop	{r7, pc}
 800647a:	46c0      	nop			; (mov r8, r8)
 800647c:	e000e010 	.word	0xe000e010

08006480 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
 800648a:	210f      	movs	r1, #15
 800648c:	187b      	adds	r3, r7, r1
 800648e:	1c02      	adds	r2, r0, #0
 8006490:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8006492:	68ba      	ldr	r2, [r7, #8]
 8006494:	187b      	adds	r3, r7, r1
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	b25b      	sxtb	r3, r3
 800649a:	0011      	movs	r1, r2
 800649c:	0018      	movs	r0, r3
 800649e:	f7ff ff5d 	bl	800635c <__NVIC_SetPriority>
}
 80064a2:	46c0      	nop			; (mov r8, r8)
 80064a4:	46bd      	mov	sp, r7
 80064a6:	b004      	add	sp, #16
 80064a8:	bd80      	pop	{r7, pc}

080064aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b082      	sub	sp, #8
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	0002      	movs	r2, r0
 80064b2:	1dfb      	adds	r3, r7, #7
 80064b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064b6:	1dfb      	adds	r3, r7, #7
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	b25b      	sxtb	r3, r3
 80064bc:	0018      	movs	r0, r3
 80064be:	f7ff ff33 	bl	8006328 <__NVIC_EnableIRQ>
}
 80064c2:	46c0      	nop			; (mov r8, r8)
 80064c4:	46bd      	mov	sp, r7
 80064c6:	b002      	add	sp, #8
 80064c8:	bd80      	pop	{r7, pc}

080064ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b082      	sub	sp, #8
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	0018      	movs	r0, r3
 80064d6:	f7ff ffaf 	bl	8006438 <SysTick_Config>
 80064da:	0003      	movs	r3, r0
}
 80064dc:	0018      	movs	r0, r3
 80064de:	46bd      	mov	sp, r7
 80064e0:	b002      	add	sp, #8
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e061      	b.n	80065ba <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a32      	ldr	r2, [pc, #200]	; (80065c4 <HAL_DMA_Init+0xe0>)
 80064fc:	4694      	mov	ip, r2
 80064fe:	4463      	add	r3, ip
 8006500:	2114      	movs	r1, #20
 8006502:	0018      	movs	r0, r3
 8006504:	f7f9 fe00 	bl	8000108 <__udivsi3>
 8006508:	0003      	movs	r3, r0
 800650a:	009a      	lsls	r2, r3, #2
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a2d      	ldr	r2, [pc, #180]	; (80065c8 <HAL_DMA_Init+0xe4>)
 8006514:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2225      	movs	r2, #37	; 0x25
 800651a:	2102      	movs	r1, #2
 800651c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4a28      	ldr	r2, [pc, #160]	; (80065cc <HAL_DMA_Init+0xe8>)
 800652a:	4013      	ands	r3, r2
 800652c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006536:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006542:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800654e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a1b      	ldr	r3, [r3, #32]
 8006554:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	4313      	orrs	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	2380      	movs	r3, #128	; 0x80
 800656a:	01db      	lsls	r3, r3, #7
 800656c:	429a      	cmp	r2, r3
 800656e:	d018      	beq.n	80065a2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006570:	4b17      	ldr	r3, [pc, #92]	; (80065d0 <HAL_DMA_Init+0xec>)
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006578:	211c      	movs	r1, #28
 800657a:	400b      	ands	r3, r1
 800657c:	210f      	movs	r1, #15
 800657e:	4099      	lsls	r1, r3
 8006580:	000b      	movs	r3, r1
 8006582:	43d9      	mvns	r1, r3
 8006584:	4b12      	ldr	r3, [pc, #72]	; (80065d0 <HAL_DMA_Init+0xec>)
 8006586:	400a      	ands	r2, r1
 8006588:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800658a:	4b11      	ldr	r3, [pc, #68]	; (80065d0 <HAL_DMA_Init+0xec>)
 800658c:	6819      	ldr	r1, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006596:	201c      	movs	r0, #28
 8006598:	4003      	ands	r3, r0
 800659a:	409a      	lsls	r2, r3
 800659c:	4b0c      	ldr	r3, [pc, #48]	; (80065d0 <HAL_DMA_Init+0xec>)
 800659e:	430a      	orrs	r2, r1
 80065a0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2225      	movs	r2, #37	; 0x25
 80065ac:	2101      	movs	r1, #1
 80065ae:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2224      	movs	r2, #36	; 0x24
 80065b4:	2100      	movs	r1, #0
 80065b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	0018      	movs	r0, r3
 80065bc:	46bd      	mov	sp, r7
 80065be:	b004      	add	sp, #16
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	46c0      	nop			; (mov r8, r8)
 80065c4:	bffdfff8 	.word	0xbffdfff8
 80065c8:	40020000 	.word	0x40020000
 80065cc:	ffff800f 	.word	0xffff800f
 80065d0:	400200a8 	.word	0x400200a8

080065d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
 80065e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e2:	2317      	movs	r3, #23
 80065e4:	18fb      	adds	r3, r7, r3
 80065e6:	2200      	movs	r2, #0
 80065e8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2224      	movs	r2, #36	; 0x24
 80065ee:	5c9b      	ldrb	r3, [r3, r2]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_DMA_Start_IT+0x24>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e04f      	b.n	8006698 <HAL_DMA_Start_IT+0xc4>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2224      	movs	r2, #36	; 0x24
 80065fc:	2101      	movs	r1, #1
 80065fe:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2225      	movs	r2, #37	; 0x25
 8006604:	5c9b      	ldrb	r3, [r3, r2]
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b01      	cmp	r3, #1
 800660a:	d13a      	bne.n	8006682 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2225      	movs	r2, #37	; 0x25
 8006610:	2102      	movs	r1, #2
 8006612:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2101      	movs	r1, #1
 8006626:	438a      	bics	r2, r1
 8006628:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	68b9      	ldr	r1, [r7, #8]
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 f8e3 	bl	80067fc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	2b00      	cmp	r3, #0
 800663c:	d008      	beq.n	8006650 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	210e      	movs	r1, #14
 800664a:	430a      	orrs	r2, r1
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	e00f      	b.n	8006670 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2104      	movs	r1, #4
 800665c:	438a      	bics	r2, r1
 800665e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	210a      	movs	r1, #10
 800666c:	430a      	orrs	r2, r1
 800666e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2101      	movs	r1, #1
 800667c:	430a      	orrs	r2, r1
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	e007      	b.n	8006692 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2224      	movs	r2, #36	; 0x24
 8006686:	2100      	movs	r1, #0
 8006688:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800668a:	2317      	movs	r3, #23
 800668c:	18fb      	adds	r3, r7, r3
 800668e:	2202      	movs	r2, #2
 8006690:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8006692:	2317      	movs	r3, #23
 8006694:	18fb      	adds	r3, r7, r3
 8006696:	781b      	ldrb	r3, [r3, #0]
}
 8006698:	0018      	movs	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	b006      	add	sp, #24
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066bc:	221c      	movs	r2, #28
 80066be:	4013      	ands	r3, r2
 80066c0:	2204      	movs	r2, #4
 80066c2:	409a      	lsls	r2, r3
 80066c4:	0013      	movs	r3, r2
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4013      	ands	r3, r2
 80066ca:	d026      	beq.n	800671a <HAL_DMA_IRQHandler+0x7a>
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2204      	movs	r2, #4
 80066d0:	4013      	ands	r3, r2
 80066d2:	d022      	beq.n	800671a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2220      	movs	r2, #32
 80066dc:	4013      	ands	r3, r2
 80066de:	d107      	bne.n	80066f0 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2104      	movs	r1, #4
 80066ec:	438a      	bics	r2, r1
 80066ee:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066f4:	221c      	movs	r2, #28
 80066f6:	401a      	ands	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fc:	2104      	movs	r1, #4
 80066fe:	4091      	lsls	r1, r2
 8006700:	000a      	movs	r2, r1
 8006702:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006708:	2b00      	cmp	r3, #0
 800670a:	d100      	bne.n	800670e <HAL_DMA_IRQHandler+0x6e>
 800670c:	e071      	b.n	80067f2 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	0010      	movs	r0, r2
 8006716:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8006718:	e06b      	b.n	80067f2 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800671e:	221c      	movs	r2, #28
 8006720:	4013      	ands	r3, r2
 8006722:	2202      	movs	r2, #2
 8006724:	409a      	lsls	r2, r3
 8006726:	0013      	movs	r3, r2
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	4013      	ands	r3, r2
 800672c:	d02d      	beq.n	800678a <HAL_DMA_IRQHandler+0xea>
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	2202      	movs	r2, #2
 8006732:	4013      	ands	r3, r2
 8006734:	d029      	beq.n	800678a <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2220      	movs	r2, #32
 800673e:	4013      	ands	r3, r2
 8006740:	d10b      	bne.n	800675a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	210a      	movs	r1, #10
 800674e:	438a      	bics	r2, r1
 8006750:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2225      	movs	r2, #37	; 0x25
 8006756:	2101      	movs	r1, #1
 8006758:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675e:	221c      	movs	r2, #28
 8006760:	401a      	ands	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006766:	2102      	movs	r1, #2
 8006768:	4091      	lsls	r1, r2
 800676a:	000a      	movs	r2, r1
 800676c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2224      	movs	r2, #36	; 0x24
 8006772:	2100      	movs	r1, #0
 8006774:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677a:	2b00      	cmp	r3, #0
 800677c:	d039      	beq.n	80067f2 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	0010      	movs	r0, r2
 8006786:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006788:	e033      	b.n	80067f2 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800678e:	221c      	movs	r2, #28
 8006790:	4013      	ands	r3, r2
 8006792:	2208      	movs	r2, #8
 8006794:	409a      	lsls	r2, r3
 8006796:	0013      	movs	r3, r2
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4013      	ands	r3, r2
 800679c:	d02a      	beq.n	80067f4 <HAL_DMA_IRQHandler+0x154>
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2208      	movs	r2, #8
 80067a2:	4013      	ands	r3, r2
 80067a4:	d026      	beq.n	80067f4 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	210e      	movs	r1, #14
 80067b2:	438a      	bics	r2, r1
 80067b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ba:	221c      	movs	r2, #28
 80067bc:	401a      	ands	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	2101      	movs	r1, #1
 80067c4:	4091      	lsls	r1, r2
 80067c6:	000a      	movs	r2, r1
 80067c8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2201      	movs	r2, #1
 80067ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2225      	movs	r2, #37	; 0x25
 80067d4:	2101      	movs	r1, #1
 80067d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2224      	movs	r2, #36	; 0x24
 80067dc:	2100      	movs	r1, #0
 80067de:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d005      	beq.n	80067f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	0010      	movs	r0, r2
 80067f0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80067f2:	46c0      	nop			; (mov r8, r8)
 80067f4:	46c0      	nop			; (mov r8, r8)
}
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b004      	add	sp, #16
 80067fa:	bd80      	pop	{r7, pc}

080067fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680e:	221c      	movs	r2, #28
 8006810:	401a      	ands	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006816:	2101      	movs	r1, #1
 8006818:	4091      	lsls	r1, r2
 800681a:	000a      	movs	r2, r1
 800681c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	2b10      	cmp	r3, #16
 800682c:	d108      	bne.n	8006840 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800683e:	e007      	b.n	8006850 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	60da      	str	r2, [r3, #12]
}
 8006850:	46c0      	nop			; (mov r8, r8)
 8006852:	46bd      	mov	sp, r7
 8006854:	b004      	add	sp, #16
 8006856:	bd80      	pop	{r7, pc}

08006858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800686a:	2300      	movs	r3, #0
 800686c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800686e:	e14f      	b.n	8006b10 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2101      	movs	r1, #1
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	4091      	lsls	r1, r2
 800687a:	000a      	movs	r2, r1
 800687c:	4013      	ands	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d100      	bne.n	8006888 <HAL_GPIO_Init+0x30>
 8006886:	e140      	b.n	8006b0a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d00b      	beq.n	80068a8 <HAL_GPIO_Init+0x50>
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	2b02      	cmp	r3, #2
 8006896:	d007      	beq.n	80068a8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800689c:	2b11      	cmp	r3, #17
 800689e:	d003      	beq.n	80068a8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	2b12      	cmp	r3, #18
 80068a6:	d130      	bne.n	800690a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	2203      	movs	r2, #3
 80068b4:	409a      	lsls	r2, r3
 80068b6:	0013      	movs	r3, r2
 80068b8:	43da      	mvns	r2, r3
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	4013      	ands	r3, r2
 80068be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	005b      	lsls	r3, r3, #1
 80068c8:	409a      	lsls	r2, r3
 80068ca:	0013      	movs	r3, r2
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80068de:	2201      	movs	r2, #1
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	409a      	lsls	r2, r3
 80068e4:	0013      	movs	r3, r2
 80068e6:	43da      	mvns	r2, r3
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	4013      	ands	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	091b      	lsrs	r3, r3, #4
 80068f4:	2201      	movs	r2, #1
 80068f6:	401a      	ands	r2, r3
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	409a      	lsls	r2, r3
 80068fc:	0013      	movs	r3, r2
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	4313      	orrs	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	005b      	lsls	r3, r3, #1
 8006914:	2203      	movs	r2, #3
 8006916:	409a      	lsls	r2, r3
 8006918:	0013      	movs	r3, r2
 800691a:	43da      	mvns	r2, r3
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	4013      	ands	r3, r2
 8006920:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	409a      	lsls	r2, r3
 800692c:	0013      	movs	r3, r2
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	4313      	orrs	r3, r2
 8006932:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	2b02      	cmp	r3, #2
 8006940:	d003      	beq.n	800694a <HAL_GPIO_Init+0xf2>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	2b12      	cmp	r3, #18
 8006948:	d123      	bne.n	8006992 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	08da      	lsrs	r2, r3, #3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	3208      	adds	r2, #8
 8006952:	0092      	lsls	r2, r2, #2
 8006954:	58d3      	ldr	r3, [r2, r3]
 8006956:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	2207      	movs	r2, #7
 800695c:	4013      	ands	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	220f      	movs	r2, #15
 8006962:	409a      	lsls	r2, r3
 8006964:	0013      	movs	r3, r2
 8006966:	43da      	mvns	r2, r3
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	4013      	ands	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	691a      	ldr	r2, [r3, #16]
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2107      	movs	r1, #7
 8006976:	400b      	ands	r3, r1
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	409a      	lsls	r2, r3
 800697c:	0013      	movs	r3, r2
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	08da      	lsrs	r2, r3, #3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3208      	adds	r2, #8
 800698c:	0092      	lsls	r2, r2, #2
 800698e:	6939      	ldr	r1, [r7, #16]
 8006990:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	2203      	movs	r2, #3
 800699e:	409a      	lsls	r2, r3
 80069a0:	0013      	movs	r3, r2
 80069a2:	43da      	mvns	r2, r3
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	4013      	ands	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2203      	movs	r2, #3
 80069b0:	401a      	ands	r2, r3
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	409a      	lsls	r2, r3
 80069b8:	0013      	movs	r3, r2
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	4313      	orrs	r3, r2
 80069be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685a      	ldr	r2, [r3, #4]
 80069ca:	2380      	movs	r3, #128	; 0x80
 80069cc:	055b      	lsls	r3, r3, #21
 80069ce:	4013      	ands	r3, r2
 80069d0:	d100      	bne.n	80069d4 <HAL_GPIO_Init+0x17c>
 80069d2:	e09a      	b.n	8006b0a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069d4:	4b54      	ldr	r3, [pc, #336]	; (8006b28 <HAL_GPIO_Init+0x2d0>)
 80069d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069d8:	4b53      	ldr	r3, [pc, #332]	; (8006b28 <HAL_GPIO_Init+0x2d0>)
 80069da:	2101      	movs	r1, #1
 80069dc:	430a      	orrs	r2, r1
 80069de:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80069e0:	4a52      	ldr	r2, [pc, #328]	; (8006b2c <HAL_GPIO_Init+0x2d4>)
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	089b      	lsrs	r3, r3, #2
 80069e6:	3302      	adds	r3, #2
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	589b      	ldr	r3, [r3, r2]
 80069ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	2203      	movs	r2, #3
 80069f2:	4013      	ands	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	220f      	movs	r2, #15
 80069f8:	409a      	lsls	r2, r3
 80069fa:	0013      	movs	r3, r2
 80069fc:	43da      	mvns	r2, r3
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	4013      	ands	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	23a0      	movs	r3, #160	; 0xa0
 8006a08:	05db      	lsls	r3, r3, #23
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d019      	beq.n	8006a42 <HAL_GPIO_Init+0x1ea>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a47      	ldr	r2, [pc, #284]	; (8006b30 <HAL_GPIO_Init+0x2d8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d013      	beq.n	8006a3e <HAL_GPIO_Init+0x1e6>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a46      	ldr	r2, [pc, #280]	; (8006b34 <HAL_GPIO_Init+0x2dc>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d00d      	beq.n	8006a3a <HAL_GPIO_Init+0x1e2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a45      	ldr	r2, [pc, #276]	; (8006b38 <HAL_GPIO_Init+0x2e0>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d007      	beq.n	8006a36 <HAL_GPIO_Init+0x1de>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a44      	ldr	r2, [pc, #272]	; (8006b3c <HAL_GPIO_Init+0x2e4>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d101      	bne.n	8006a32 <HAL_GPIO_Init+0x1da>
 8006a2e:	2305      	movs	r3, #5
 8006a30:	e008      	b.n	8006a44 <HAL_GPIO_Init+0x1ec>
 8006a32:	2306      	movs	r3, #6
 8006a34:	e006      	b.n	8006a44 <HAL_GPIO_Init+0x1ec>
 8006a36:	2303      	movs	r3, #3
 8006a38:	e004      	b.n	8006a44 <HAL_GPIO_Init+0x1ec>
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	e002      	b.n	8006a44 <HAL_GPIO_Init+0x1ec>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <HAL_GPIO_Init+0x1ec>
 8006a42:	2300      	movs	r3, #0
 8006a44:	697a      	ldr	r2, [r7, #20]
 8006a46:	2103      	movs	r1, #3
 8006a48:	400a      	ands	r2, r1
 8006a4a:	0092      	lsls	r2, r2, #2
 8006a4c:	4093      	lsls	r3, r2
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a54:	4935      	ldr	r1, [pc, #212]	; (8006b2c <HAL_GPIO_Init+0x2d4>)
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	089b      	lsrs	r3, r3, #2
 8006a5a:	3302      	adds	r3, #2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a62:	4b37      	ldr	r3, [pc, #220]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	43da      	mvns	r2, r3
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	4013      	ands	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	2380      	movs	r3, #128	; 0x80
 8006a78:	025b      	lsls	r3, r3, #9
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	d003      	beq.n	8006a86 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006a86:	4b2e      	ldr	r3, [pc, #184]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8006a8c:	4b2c      	ldr	r3, [pc, #176]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	43da      	mvns	r2, r3
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	2380      	movs	r3, #128	; 0x80
 8006aa2:	029b      	lsls	r3, r3, #10
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	d003      	beq.n	8006ab0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006ab0:	4b23      	ldr	r3, [pc, #140]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ab6:	4b22      	ldr	r3, [pc, #136]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	43da      	mvns	r2, r3
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685a      	ldr	r2, [r3, #4]
 8006aca:	2380      	movs	r3, #128	; 0x80
 8006acc:	035b      	lsls	r3, r3, #13
 8006ace:	4013      	ands	r3, r2
 8006ad0:	d003      	beq.n	8006ada <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006ada:	4b19      	ldr	r3, [pc, #100]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8006ae0:	4b17      	ldr	r3, [pc, #92]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	43da      	mvns	r2, r3
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	4013      	ands	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	2380      	movs	r3, #128	; 0x80
 8006af6:	039b      	lsls	r3, r3, #14
 8006af8:	4013      	ands	r3, r2
 8006afa:	d003      	beq.n	8006b04 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006b04:	4b0e      	ldr	r3, [pc, #56]	; (8006b40 <HAL_GPIO_Init+0x2e8>)
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	40da      	lsrs	r2, r3
 8006b18:	1e13      	subs	r3, r2, #0
 8006b1a:	d000      	beq.n	8006b1e <HAL_GPIO_Init+0x2c6>
 8006b1c:	e6a8      	b.n	8006870 <HAL_GPIO_Init+0x18>
  }
}
 8006b1e:	46c0      	nop			; (mov r8, r8)
 8006b20:	46c0      	nop			; (mov r8, r8)
 8006b22:	46bd      	mov	sp, r7
 8006b24:	b006      	add	sp, #24
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40021000 	.word	0x40021000
 8006b2c:	40010000 	.word	0x40010000
 8006b30:	50000400 	.word	0x50000400
 8006b34:	50000800 	.word	0x50000800
 8006b38:	50000c00 	.word	0x50000c00
 8006b3c:	50001c00 	.word	0x50001c00
 8006b40:	40010400 	.word	0x40010400

08006b44 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	0008      	movs	r0, r1
 8006b4e:	0011      	movs	r1, r2
 8006b50:	1cbb      	adds	r3, r7, #2
 8006b52:	1c02      	adds	r2, r0, #0
 8006b54:	801a      	strh	r2, [r3, #0]
 8006b56:	1c7b      	adds	r3, r7, #1
 8006b58:	1c0a      	adds	r2, r1, #0
 8006b5a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006b5c:	1c7b      	adds	r3, r7, #1
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d004      	beq.n	8006b6e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b64:	1cbb      	adds	r3, r7, #2
 8006b66:	881a      	ldrh	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8006b6c:	e003      	b.n	8006b76 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8006b6e:	1cbb      	adds	r3, r7, #2
 8006b70:	881a      	ldrh	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006b76:	46c0      	nop			; (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b002      	add	sp, #8
 8006b7c:	bd80      	pop	{r7, pc}
	...

08006b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	0002      	movs	r2, r0
 8006b88:	1dbb      	adds	r3, r7, #6
 8006b8a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b8c:	4b09      	ldr	r3, [pc, #36]	; (8006bb4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006b8e:	695b      	ldr	r3, [r3, #20]
 8006b90:	1dba      	adds	r2, r7, #6
 8006b92:	8812      	ldrh	r2, [r2, #0]
 8006b94:	4013      	ands	r3, r2
 8006b96:	d008      	beq.n	8006baa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b98:	4b06      	ldr	r3, [pc, #24]	; (8006bb4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006b9a:	1dba      	adds	r2, r7, #6
 8006b9c:	8812      	ldrh	r2, [r2, #0]
 8006b9e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006ba0:	1dbb      	adds	r3, r7, #6
 8006ba2:	881b      	ldrh	r3, [r3, #0]
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	f000 f807 	bl	8006bb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006baa:	46c0      	nop			; (mov r8, r8)
 8006bac:	46bd      	mov	sp, r7
 8006bae:	b002      	add	sp, #8
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	46c0      	nop			; (mov r8, r8)
 8006bb4:	40010400 	.word	0x40010400

08006bb8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	0002      	movs	r2, r0
 8006bc0:	1dbb      	adds	r3, r7, #6
 8006bc2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006bc4:	46c0      	nop			; (mov r8, r8)
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	b002      	add	sp, #8
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e082      	b.n	8006ce4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2241      	movs	r2, #65	; 0x41
 8006be2:	5c9b      	ldrb	r3, [r3, r2]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d107      	bne.n	8006bfa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2240      	movs	r2, #64	; 0x40
 8006bee:	2100      	movs	r1, #0
 8006bf0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f7fd fad5 	bl	80041a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2241      	movs	r2, #65	; 0x41
 8006bfe:	2124      	movs	r1, #36	; 0x24
 8006c00:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	438a      	bics	r2, r1
 8006c10:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4934      	ldr	r1, [pc, #208]	; (8006cec <HAL_I2C_Init+0x120>)
 8006c1c:	400a      	ands	r2, r1
 8006c1e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4931      	ldr	r1, [pc, #196]	; (8006cf0 <HAL_I2C_Init+0x124>)
 8006c2c:	400a      	ands	r2, r1
 8006c2e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d108      	bne.n	8006c4a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689a      	ldr	r2, [r3, #8]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2180      	movs	r1, #128	; 0x80
 8006c42:	0209      	lsls	r1, r1, #8
 8006c44:	430a      	orrs	r2, r1
 8006c46:	609a      	str	r2, [r3, #8]
 8006c48:	e007      	b.n	8006c5a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689a      	ldr	r2, [r3, #8]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2184      	movs	r1, #132	; 0x84
 8006c54:	0209      	lsls	r1, r1, #8
 8006c56:	430a      	orrs	r2, r1
 8006c58:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d104      	bne.n	8006c6c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2280      	movs	r2, #128	; 0x80
 8006c68:	0112      	lsls	r2, r2, #4
 8006c6a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	491f      	ldr	r1, [pc, #124]	; (8006cf4 <HAL_I2C_Init+0x128>)
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68da      	ldr	r2, [r3, #12]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	491a      	ldr	r1, [pc, #104]	; (8006cf0 <HAL_I2C_Init+0x124>)
 8006c88:	400a      	ands	r2, r1
 8006c8a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691a      	ldr	r2, [r3, #16]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	695b      	ldr	r3, [r3, #20]
 8006c94:	431a      	orrs	r2, r3
 8006c96:	0011      	movs	r1, r2
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	021a      	lsls	r2, r3, #8
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	69d9      	ldr	r1, [r3, #28]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a1a      	ldr	r2, [r3, #32]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	430a      	orrs	r2, r1
 8006cb4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2101      	movs	r1, #1
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2241      	movs	r2, #65	; 0x41
 8006cd0:	2120      	movs	r1, #32
 8006cd2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2242      	movs	r2, #66	; 0x42
 8006cde:	2100      	movs	r1, #0
 8006ce0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	b002      	add	sp, #8
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	f0ffffff 	.word	0xf0ffffff
 8006cf0:	ffff7fff 	.word	0xffff7fff
 8006cf4:	02008000 	.word	0x02008000

08006cf8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cf8:	b590      	push	{r4, r7, lr}
 8006cfa:	b089      	sub	sp, #36	; 0x24
 8006cfc:	af02      	add	r7, sp, #8
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	000c      	movs	r4, r1
 8006d02:	0010      	movs	r0, r2
 8006d04:	0019      	movs	r1, r3
 8006d06:	230a      	movs	r3, #10
 8006d08:	18fb      	adds	r3, r7, r3
 8006d0a:	1c22      	adds	r2, r4, #0
 8006d0c:	801a      	strh	r2, [r3, #0]
 8006d0e:	2308      	movs	r3, #8
 8006d10:	18fb      	adds	r3, r7, r3
 8006d12:	1c02      	adds	r2, r0, #0
 8006d14:	801a      	strh	r2, [r3, #0]
 8006d16:	1dbb      	adds	r3, r7, #6
 8006d18:	1c0a      	adds	r2, r1, #0
 8006d1a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2241      	movs	r2, #65	; 0x41
 8006d20:	5c9b      	ldrb	r3, [r3, r2]
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	d000      	beq.n	8006d2a <HAL_I2C_Mem_Write+0x32>
 8006d28:	e10c      	b.n	8006f44 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d004      	beq.n	8006d3a <HAL_I2C_Mem_Write+0x42>
 8006d30:	232c      	movs	r3, #44	; 0x2c
 8006d32:	18fb      	adds	r3, r7, r3
 8006d34:	881b      	ldrh	r3, [r3, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d105      	bne.n	8006d46 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2280      	movs	r2, #128	; 0x80
 8006d3e:	0092      	lsls	r2, r2, #2
 8006d40:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e0ff      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2240      	movs	r2, #64	; 0x40
 8006d4a:	5c9b      	ldrb	r3, [r3, r2]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <HAL_I2C_Mem_Write+0x5c>
 8006d50:	2302      	movs	r3, #2
 8006d52:	e0f8      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2240      	movs	r2, #64	; 0x40
 8006d58:	2101      	movs	r1, #1
 8006d5a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d5c:	f7fe fd82 	bl	8005864 <HAL_GetTick>
 8006d60:	0003      	movs	r3, r0
 8006d62:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d64:	2380      	movs	r3, #128	; 0x80
 8006d66:	0219      	lsls	r1, r3, #8
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	2319      	movs	r3, #25
 8006d70:	2201      	movs	r2, #1
 8006d72:	f000 fb0b 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 8006d76:	1e03      	subs	r3, r0, #0
 8006d78:	d001      	beq.n	8006d7e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e0e3      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2241      	movs	r2, #65	; 0x41
 8006d82:	2121      	movs	r1, #33	; 0x21
 8006d84:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2242      	movs	r2, #66	; 0x42
 8006d8a:	2140      	movs	r1, #64	; 0x40
 8006d8c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	222c      	movs	r2, #44	; 0x2c
 8006d9e:	18ba      	adds	r2, r7, r2
 8006da0:	8812      	ldrh	r2, [r2, #0]
 8006da2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006daa:	1dbb      	adds	r3, r7, #6
 8006dac:	881c      	ldrh	r4, [r3, #0]
 8006dae:	2308      	movs	r3, #8
 8006db0:	18fb      	adds	r3, r7, r3
 8006db2:	881a      	ldrh	r2, [r3, #0]
 8006db4:	230a      	movs	r3, #10
 8006db6:	18fb      	adds	r3, r7, r3
 8006db8:	8819      	ldrh	r1, [r3, #0]
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	9301      	str	r3, [sp, #4]
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	0023      	movs	r3, r4
 8006dc6:	f000 f9f9 	bl	80071bc <I2C_RequestMemoryWrite>
 8006dca:	1e03      	subs	r3, r0, #0
 8006dcc:	d005      	beq.n	8006dda <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2240      	movs	r2, #64	; 0x40
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e0b5      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	2bff      	cmp	r3, #255	; 0xff
 8006de2:	d911      	bls.n	8006e08 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	22ff      	movs	r2, #255	; 0xff
 8006de8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	2380      	movs	r3, #128	; 0x80
 8006df2:	045c      	lsls	r4, r3, #17
 8006df4:	230a      	movs	r3, #10
 8006df6:	18fb      	adds	r3, r7, r3
 8006df8:	8819      	ldrh	r1, [r3, #0]
 8006dfa:	68f8      	ldr	r0, [r7, #12]
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	0023      	movs	r3, r4
 8006e02:	f000 fbe3 	bl	80075cc <I2C_TransferConfig>
 8006e06:	e012      	b.n	8006e2e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e16:	b2da      	uxtb	r2, r3
 8006e18:	2380      	movs	r3, #128	; 0x80
 8006e1a:	049c      	lsls	r4, r3, #18
 8006e1c:	230a      	movs	r3, #10
 8006e1e:	18fb      	adds	r3, r7, r3
 8006e20:	8819      	ldrh	r1, [r3, #0]
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	2300      	movs	r3, #0
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	0023      	movs	r3, r4
 8006e2a:	f000 fbcf 	bl	80075cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	0018      	movs	r0, r3
 8006e36:	f000 fae8 	bl	800740a <I2C_WaitOnTXISFlagUntilTimeout>
 8006e3a:	1e03      	subs	r3, r0, #0
 8006e3c:	d001      	beq.n	8006e42 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e081      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e46:	781a      	ldrb	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e52:	1c5a      	adds	r2, r3, #1
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d03a      	beq.n	8006ef2 <HAL_I2C_Mem_Write+0x1fa>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d136      	bne.n	8006ef2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	0013      	movs	r3, r2
 8006e8e:	2200      	movs	r2, #0
 8006e90:	2180      	movs	r1, #128	; 0x80
 8006e92:	f000 fa7b 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 8006e96:	1e03      	subs	r3, r0, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e053      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2bff      	cmp	r3, #255	; 0xff
 8006ea6:	d911      	bls.n	8006ecc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	22ff      	movs	r2, #255	; 0xff
 8006eac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eb2:	b2da      	uxtb	r2, r3
 8006eb4:	2380      	movs	r3, #128	; 0x80
 8006eb6:	045c      	lsls	r4, r3, #17
 8006eb8:	230a      	movs	r3, #10
 8006eba:	18fb      	adds	r3, r7, r3
 8006ebc:	8819      	ldrh	r1, [r3, #0]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	0023      	movs	r3, r4
 8006ec6:	f000 fb81 	bl	80075cc <I2C_TransferConfig>
 8006eca:	e012      	b.n	8006ef2 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	2380      	movs	r3, #128	; 0x80
 8006ede:	049c      	lsls	r4, r3, #18
 8006ee0:	230a      	movs	r3, #10
 8006ee2:	18fb      	adds	r3, r7, r3
 8006ee4:	8819      	ldrh	r1, [r3, #0]
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	2300      	movs	r3, #0
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	0023      	movs	r3, r4
 8006eee:	f000 fb6d 	bl	80075cc <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d198      	bne.n	8006e2e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	0018      	movs	r0, r3
 8006f04:	f000 fac0 	bl	8007488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f08:	1e03      	subs	r3, r0, #0
 8006f0a:	d001      	beq.n	8006f10 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e01a      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2220      	movs	r2, #32
 8006f16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	490b      	ldr	r1, [pc, #44]	; (8006f50 <HAL_I2C_Mem_Write+0x258>)
 8006f24:	400a      	ands	r2, r1
 8006f26:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2241      	movs	r2, #65	; 0x41
 8006f2c:	2120      	movs	r1, #32
 8006f2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2242      	movs	r2, #66	; 0x42
 8006f34:	2100      	movs	r1, #0
 8006f36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2240      	movs	r2, #64	; 0x40
 8006f3c:	2100      	movs	r1, #0
 8006f3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	e000      	b.n	8006f46 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8006f44:	2302      	movs	r3, #2
  }
}
 8006f46:	0018      	movs	r0, r3
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	b007      	add	sp, #28
 8006f4c:	bd90      	pop	{r4, r7, pc}
 8006f4e:	46c0      	nop			; (mov r8, r8)
 8006f50:	fe00e800 	.word	0xfe00e800

08006f54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f54:	b590      	push	{r4, r7, lr}
 8006f56:	b089      	sub	sp, #36	; 0x24
 8006f58:	af02      	add	r7, sp, #8
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	000c      	movs	r4, r1
 8006f5e:	0010      	movs	r0, r2
 8006f60:	0019      	movs	r1, r3
 8006f62:	230a      	movs	r3, #10
 8006f64:	18fb      	adds	r3, r7, r3
 8006f66:	1c22      	adds	r2, r4, #0
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	2308      	movs	r3, #8
 8006f6c:	18fb      	adds	r3, r7, r3
 8006f6e:	1c02      	adds	r2, r0, #0
 8006f70:	801a      	strh	r2, [r3, #0]
 8006f72:	1dbb      	adds	r3, r7, #6
 8006f74:	1c0a      	adds	r2, r1, #0
 8006f76:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2241      	movs	r2, #65	; 0x41
 8006f7c:	5c9b      	ldrb	r3, [r3, r2]
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b20      	cmp	r3, #32
 8006f82:	d000      	beq.n	8006f86 <HAL_I2C_Mem_Read+0x32>
 8006f84:	e110      	b.n	80071a8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d004      	beq.n	8006f96 <HAL_I2C_Mem_Read+0x42>
 8006f8c:	232c      	movs	r3, #44	; 0x2c
 8006f8e:	18fb      	adds	r3, r7, r3
 8006f90:	881b      	ldrh	r3, [r3, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d105      	bne.n	8006fa2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2280      	movs	r2, #128	; 0x80
 8006f9a:	0092      	lsls	r2, r2, #2
 8006f9c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e103      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2240      	movs	r2, #64	; 0x40
 8006fa6:	5c9b      	ldrb	r3, [r3, r2]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d101      	bne.n	8006fb0 <HAL_I2C_Mem_Read+0x5c>
 8006fac:	2302      	movs	r3, #2
 8006fae:	e0fc      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2240      	movs	r2, #64	; 0x40
 8006fb4:	2101      	movs	r1, #1
 8006fb6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006fb8:	f7fe fc54 	bl	8005864 <HAL_GetTick>
 8006fbc:	0003      	movs	r3, r0
 8006fbe:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006fc0:	2380      	movs	r3, #128	; 0x80
 8006fc2:	0219      	lsls	r1, r3, #8
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	2319      	movs	r3, #25
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f000 f9dd 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 8006fd2:	1e03      	subs	r3, r0, #0
 8006fd4:	d001      	beq.n	8006fda <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e0e7      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2241      	movs	r2, #65	; 0x41
 8006fde:	2122      	movs	r1, #34	; 0x22
 8006fe0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2242      	movs	r2, #66	; 0x42
 8006fe6:	2140      	movs	r1, #64	; 0x40
 8006fe8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ff4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	222c      	movs	r2, #44	; 0x2c
 8006ffa:	18ba      	adds	r2, r7, r2
 8006ffc:	8812      	ldrh	r2, [r2, #0]
 8006ffe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007006:	1dbb      	adds	r3, r7, #6
 8007008:	881c      	ldrh	r4, [r3, #0]
 800700a:	2308      	movs	r3, #8
 800700c:	18fb      	adds	r3, r7, r3
 800700e:	881a      	ldrh	r2, [r3, #0]
 8007010:	230a      	movs	r3, #10
 8007012:	18fb      	adds	r3, r7, r3
 8007014:	8819      	ldrh	r1, [r3, #0]
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	9301      	str	r3, [sp, #4]
 800701c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	0023      	movs	r3, r4
 8007022:	f000 f92f 	bl	8007284 <I2C_RequestMemoryRead>
 8007026:	1e03      	subs	r3, r0, #0
 8007028:	d005      	beq.n	8007036 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2240      	movs	r2, #64	; 0x40
 800702e:	2100      	movs	r1, #0
 8007030:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e0b9      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800703a:	b29b      	uxth	r3, r3
 800703c:	2bff      	cmp	r3, #255	; 0xff
 800703e:	d911      	bls.n	8007064 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	22ff      	movs	r2, #255	; 0xff
 8007044:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800704a:	b2da      	uxtb	r2, r3
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	045c      	lsls	r4, r3, #17
 8007050:	230a      	movs	r3, #10
 8007052:	18fb      	adds	r3, r7, r3
 8007054:	8819      	ldrh	r1, [r3, #0]
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	4b56      	ldr	r3, [pc, #344]	; (80071b4 <HAL_I2C_Mem_Read+0x260>)
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	0023      	movs	r3, r4
 800705e:	f000 fab5 	bl	80075cc <I2C_TransferConfig>
 8007062:	e012      	b.n	800708a <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007068:	b29a      	uxth	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007072:	b2da      	uxtb	r2, r3
 8007074:	2380      	movs	r3, #128	; 0x80
 8007076:	049c      	lsls	r4, r3, #18
 8007078:	230a      	movs	r3, #10
 800707a:	18fb      	adds	r3, r7, r3
 800707c:	8819      	ldrh	r1, [r3, #0]
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	4b4c      	ldr	r3, [pc, #304]	; (80071b4 <HAL_I2C_Mem_Read+0x260>)
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	0023      	movs	r3, r4
 8007086:	f000 faa1 	bl	80075cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800708a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	0013      	movs	r3, r2
 8007094:	2200      	movs	r2, #0
 8007096:	2104      	movs	r1, #4
 8007098:	f000 f978 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 800709c:	1e03      	subs	r3, r0, #0
 800709e:	d001      	beq.n	80070a4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e082      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b6:	1c5a      	adds	r2, r3, #1
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070c0:	3b01      	subs	r3, #1
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d03a      	beq.n	8007156 <HAL_I2C_Mem_Read+0x202>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d136      	bne.n	8007156 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80070e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	0013      	movs	r3, r2
 80070f2:	2200      	movs	r2, #0
 80070f4:	2180      	movs	r1, #128	; 0x80
 80070f6:	f000 f949 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 80070fa:	1e03      	subs	r3, r0, #0
 80070fc:	d001      	beq.n	8007102 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e053      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007106:	b29b      	uxth	r3, r3
 8007108:	2bff      	cmp	r3, #255	; 0xff
 800710a:	d911      	bls.n	8007130 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	22ff      	movs	r2, #255	; 0xff
 8007110:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007116:	b2da      	uxtb	r2, r3
 8007118:	2380      	movs	r3, #128	; 0x80
 800711a:	045c      	lsls	r4, r3, #17
 800711c:	230a      	movs	r3, #10
 800711e:	18fb      	adds	r3, r7, r3
 8007120:	8819      	ldrh	r1, [r3, #0]
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	2300      	movs	r3, #0
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	0023      	movs	r3, r4
 800712a:	f000 fa4f 	bl	80075cc <I2C_TransferConfig>
 800712e:	e012      	b.n	8007156 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007134:	b29a      	uxth	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800713e:	b2da      	uxtb	r2, r3
 8007140:	2380      	movs	r3, #128	; 0x80
 8007142:	049c      	lsls	r4, r3, #18
 8007144:	230a      	movs	r3, #10
 8007146:	18fb      	adds	r3, r7, r3
 8007148:	8819      	ldrh	r1, [r3, #0]
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	2300      	movs	r3, #0
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	0023      	movs	r3, r4
 8007152:	f000 fa3b 	bl	80075cc <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715a:	b29b      	uxth	r3, r3
 800715c:	2b00      	cmp	r3, #0
 800715e:	d194      	bne.n	800708a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	0018      	movs	r0, r3
 8007168:	f000 f98e 	bl	8007488 <I2C_WaitOnSTOPFlagUntilTimeout>
 800716c:	1e03      	subs	r3, r0, #0
 800716e:	d001      	beq.n	8007174 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e01a      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2220      	movs	r2, #32
 800717a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	490c      	ldr	r1, [pc, #48]	; (80071b8 <HAL_I2C_Mem_Read+0x264>)
 8007188:	400a      	ands	r2, r1
 800718a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2241      	movs	r2, #65	; 0x41
 8007190:	2120      	movs	r1, #32
 8007192:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2242      	movs	r2, #66	; 0x42
 8007198:	2100      	movs	r1, #0
 800719a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2240      	movs	r2, #64	; 0x40
 80071a0:	2100      	movs	r1, #0
 80071a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80071a4:	2300      	movs	r3, #0
 80071a6:	e000      	b.n	80071aa <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80071a8:	2302      	movs	r3, #2
  }
}
 80071aa:	0018      	movs	r0, r3
 80071ac:	46bd      	mov	sp, r7
 80071ae:	b007      	add	sp, #28
 80071b0:	bd90      	pop	{r4, r7, pc}
 80071b2:	46c0      	nop			; (mov r8, r8)
 80071b4:	80002400 	.word	0x80002400
 80071b8:	fe00e800 	.word	0xfe00e800

080071bc <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80071bc:	b5b0      	push	{r4, r5, r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af02      	add	r7, sp, #8
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	000c      	movs	r4, r1
 80071c6:	0010      	movs	r0, r2
 80071c8:	0019      	movs	r1, r3
 80071ca:	250a      	movs	r5, #10
 80071cc:	197b      	adds	r3, r7, r5
 80071ce:	1c22      	adds	r2, r4, #0
 80071d0:	801a      	strh	r2, [r3, #0]
 80071d2:	2308      	movs	r3, #8
 80071d4:	18fb      	adds	r3, r7, r3
 80071d6:	1c02      	adds	r2, r0, #0
 80071d8:	801a      	strh	r2, [r3, #0]
 80071da:	1dbb      	adds	r3, r7, #6
 80071dc:	1c0a      	adds	r2, r1, #0
 80071de:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80071e0:	1dbb      	adds	r3, r7, #6
 80071e2:	881b      	ldrh	r3, [r3, #0]
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	2380      	movs	r3, #128	; 0x80
 80071e8:	045c      	lsls	r4, r3, #17
 80071ea:	197b      	adds	r3, r7, r5
 80071ec:	8819      	ldrh	r1, [r3, #0]
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	4b23      	ldr	r3, [pc, #140]	; (8007280 <I2C_RequestMemoryWrite+0xc4>)
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	0023      	movs	r3, r4
 80071f6:	f000 f9e9 	bl	80075cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071fc:	6a39      	ldr	r1, [r7, #32]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	0018      	movs	r0, r3
 8007202:	f000 f902 	bl	800740a <I2C_WaitOnTXISFlagUntilTimeout>
 8007206:	1e03      	subs	r3, r0, #0
 8007208:	d001      	beq.n	800720e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e033      	b.n	8007276 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800720e:	1dbb      	adds	r3, r7, #6
 8007210:	881b      	ldrh	r3, [r3, #0]
 8007212:	2b01      	cmp	r3, #1
 8007214:	d107      	bne.n	8007226 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007216:	2308      	movs	r3, #8
 8007218:	18fb      	adds	r3, r7, r3
 800721a:	881b      	ldrh	r3, [r3, #0]
 800721c:	b2da      	uxtb	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	629a      	str	r2, [r3, #40]	; 0x28
 8007224:	e019      	b.n	800725a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007226:	2308      	movs	r3, #8
 8007228:	18fb      	adds	r3, r7, r3
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	0a1b      	lsrs	r3, r3, #8
 800722e:	b29b      	uxth	r3, r3
 8007230:	b2da      	uxtb	r2, r3
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800723a:	6a39      	ldr	r1, [r7, #32]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	0018      	movs	r0, r3
 8007240:	f000 f8e3 	bl	800740a <I2C_WaitOnTXISFlagUntilTimeout>
 8007244:	1e03      	subs	r3, r0, #0
 8007246:	d001      	beq.n	800724c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e014      	b.n	8007276 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800724c:	2308      	movs	r3, #8
 800724e:	18fb      	adds	r3, r7, r3
 8007250:	881b      	ldrh	r3, [r3, #0]
 8007252:	b2da      	uxtb	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800725a:	6a3a      	ldr	r2, [r7, #32]
 800725c:	68f8      	ldr	r0, [r7, #12]
 800725e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	0013      	movs	r3, r2
 8007264:	2200      	movs	r2, #0
 8007266:	2180      	movs	r1, #128	; 0x80
 8007268:	f000 f890 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 800726c:	1e03      	subs	r3, r0, #0
 800726e:	d001      	beq.n	8007274 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	e000      	b.n	8007276 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	0018      	movs	r0, r3
 8007278:	46bd      	mov	sp, r7
 800727a:	b004      	add	sp, #16
 800727c:	bdb0      	pop	{r4, r5, r7, pc}
 800727e:	46c0      	nop			; (mov r8, r8)
 8007280:	80002000 	.word	0x80002000

08007284 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007284:	b5b0      	push	{r4, r5, r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af02      	add	r7, sp, #8
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	000c      	movs	r4, r1
 800728e:	0010      	movs	r0, r2
 8007290:	0019      	movs	r1, r3
 8007292:	250a      	movs	r5, #10
 8007294:	197b      	adds	r3, r7, r5
 8007296:	1c22      	adds	r2, r4, #0
 8007298:	801a      	strh	r2, [r3, #0]
 800729a:	2308      	movs	r3, #8
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	1c02      	adds	r2, r0, #0
 80072a0:	801a      	strh	r2, [r3, #0]
 80072a2:	1dbb      	adds	r3, r7, #6
 80072a4:	1c0a      	adds	r2, r1, #0
 80072a6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80072a8:	1dbb      	adds	r3, r7, #6
 80072aa:	881b      	ldrh	r3, [r3, #0]
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	197b      	adds	r3, r7, r5
 80072b0:	8819      	ldrh	r1, [r3, #0]
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	4b23      	ldr	r3, [pc, #140]	; (8007344 <I2C_RequestMemoryRead+0xc0>)
 80072b6:	9300      	str	r3, [sp, #0]
 80072b8:	2300      	movs	r3, #0
 80072ba:	f000 f987 	bl	80075cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072c0:	6a39      	ldr	r1, [r7, #32]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	0018      	movs	r0, r3
 80072c6:	f000 f8a0 	bl	800740a <I2C_WaitOnTXISFlagUntilTimeout>
 80072ca:	1e03      	subs	r3, r0, #0
 80072cc:	d001      	beq.n	80072d2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e033      	b.n	800733a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80072d2:	1dbb      	adds	r3, r7, #6
 80072d4:	881b      	ldrh	r3, [r3, #0]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d107      	bne.n	80072ea <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072da:	2308      	movs	r3, #8
 80072dc:	18fb      	adds	r3, r7, r3
 80072de:	881b      	ldrh	r3, [r3, #0]
 80072e0:	b2da      	uxtb	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	629a      	str	r2, [r3, #40]	; 0x28
 80072e8:	e019      	b.n	800731e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80072ea:	2308      	movs	r3, #8
 80072ec:	18fb      	adds	r3, r7, r3
 80072ee:	881b      	ldrh	r3, [r3, #0]
 80072f0:	0a1b      	lsrs	r3, r3, #8
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	b2da      	uxtb	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072fe:	6a39      	ldr	r1, [r7, #32]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	0018      	movs	r0, r3
 8007304:	f000 f881 	bl	800740a <I2C_WaitOnTXISFlagUntilTimeout>
 8007308:	1e03      	subs	r3, r0, #0
 800730a:	d001      	beq.n	8007310 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e014      	b.n	800733a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007310:	2308      	movs	r3, #8
 8007312:	18fb      	adds	r3, r7, r3
 8007314:	881b      	ldrh	r3, [r3, #0]
 8007316:	b2da      	uxtb	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800731e:	6a3a      	ldr	r2, [r7, #32]
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	0013      	movs	r3, r2
 8007328:	2200      	movs	r2, #0
 800732a:	2140      	movs	r1, #64	; 0x40
 800732c:	f000 f82e 	bl	800738c <I2C_WaitOnFlagUntilTimeout>
 8007330:	1e03      	subs	r3, r0, #0
 8007332:	d001      	beq.n	8007338 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e000      	b.n	800733a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	0018      	movs	r0, r3
 800733c:	46bd      	mov	sp, r7
 800733e:	b004      	add	sp, #16
 8007340:	bdb0      	pop	{r4, r5, r7, pc}
 8007342:	46c0      	nop			; (mov r8, r8)
 8007344:	80002000 	.word	0x80002000

08007348 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	2202      	movs	r2, #2
 8007358:	4013      	ands	r3, r2
 800735a:	2b02      	cmp	r3, #2
 800735c:	d103      	bne.n	8007366 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	2201      	movs	r2, #1
 800736e:	4013      	ands	r3, r2
 8007370:	2b01      	cmp	r3, #1
 8007372:	d007      	beq.n	8007384 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	699a      	ldr	r2, [r3, #24]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2101      	movs	r1, #1
 8007380:	430a      	orrs	r2, r1
 8007382:	619a      	str	r2, [r3, #24]
  }
}
 8007384:	46c0      	nop			; (mov r8, r8)
 8007386:	46bd      	mov	sp, r7
 8007388:	b002      	add	sp, #8
 800738a:	bd80      	pop	{r7, pc}

0800738c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	603b      	str	r3, [r7, #0]
 8007398:	1dfb      	adds	r3, r7, #7
 800739a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800739c:	e021      	b.n	80073e2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	3301      	adds	r3, #1
 80073a2:	d01e      	beq.n	80073e2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073a4:	f7fe fa5e 	bl	8005864 <HAL_GetTick>
 80073a8:	0002      	movs	r2, r0
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d302      	bcc.n	80073ba <I2C_WaitOnFlagUntilTimeout+0x2e>
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d113      	bne.n	80073e2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073be:	2220      	movs	r2, #32
 80073c0:	431a      	orrs	r2, r3
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2241      	movs	r2, #65	; 0x41
 80073ca:	2120      	movs	r1, #32
 80073cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2242      	movs	r2, #66	; 0x42
 80073d2:	2100      	movs	r1, #0
 80073d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2240      	movs	r2, #64	; 0x40
 80073da:	2100      	movs	r1, #0
 80073dc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e00f      	b.n	8007402 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	4013      	ands	r3, r2
 80073ec:	68ba      	ldr	r2, [r7, #8]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	425a      	negs	r2, r3
 80073f2:	4153      	adcs	r3, r2
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	001a      	movs	r2, r3
 80073f8:	1dfb      	adds	r3, r7, #7
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d0ce      	beq.n	800739e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	0018      	movs	r0, r3
 8007404:	46bd      	mov	sp, r7
 8007406:	b004      	add	sp, #16
 8007408:	bd80      	pop	{r7, pc}

0800740a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b084      	sub	sp, #16
 800740e:	af00      	add	r7, sp, #0
 8007410:	60f8      	str	r0, [r7, #12]
 8007412:	60b9      	str	r1, [r7, #8]
 8007414:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007416:	e02b      	b.n	8007470 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	68b9      	ldr	r1, [r7, #8]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	0018      	movs	r0, r3
 8007420:	f000 f86e 	bl	8007500 <I2C_IsAcknowledgeFailed>
 8007424:	1e03      	subs	r3, r0, #0
 8007426:	d001      	beq.n	800742c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	e029      	b.n	8007480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	3301      	adds	r3, #1
 8007430:	d01e      	beq.n	8007470 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007432:	f7fe fa17 	bl	8005864 <HAL_GetTick>
 8007436:	0002      	movs	r2, r0
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	429a      	cmp	r2, r3
 8007440:	d302      	bcc.n	8007448 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d113      	bne.n	8007470 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800744c:	2220      	movs	r2, #32
 800744e:	431a      	orrs	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2241      	movs	r2, #65	; 0x41
 8007458:	2120      	movs	r1, #32
 800745a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2242      	movs	r2, #66	; 0x42
 8007460:	2100      	movs	r1, #0
 8007462:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2240      	movs	r2, #64	; 0x40
 8007468:	2100      	movs	r1, #0
 800746a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e007      	b.n	8007480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	2202      	movs	r2, #2
 8007478:	4013      	ands	r3, r2
 800747a:	2b02      	cmp	r3, #2
 800747c:	d1cc      	bne.n	8007418 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	0018      	movs	r0, r3
 8007482:	46bd      	mov	sp, r7
 8007484:	b004      	add	sp, #16
 8007486:	bd80      	pop	{r7, pc}

08007488 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007494:	e028      	b.n	80074e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	68b9      	ldr	r1, [r7, #8]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	0018      	movs	r0, r3
 800749e:	f000 f82f 	bl	8007500 <I2C_IsAcknowledgeFailed>
 80074a2:	1e03      	subs	r3, r0, #0
 80074a4:	d001      	beq.n	80074aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e026      	b.n	80074f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074aa:	f7fe f9db 	bl	8005864 <HAL_GetTick>
 80074ae:	0002      	movs	r2, r0
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d302      	bcc.n	80074c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d113      	bne.n	80074e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c4:	2220      	movs	r2, #32
 80074c6:	431a      	orrs	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2241      	movs	r2, #65	; 0x41
 80074d0:	2120      	movs	r1, #32
 80074d2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2242      	movs	r2, #66	; 0x42
 80074d8:	2100      	movs	r1, #0
 80074da:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2240      	movs	r2, #64	; 0x40
 80074e0:	2100      	movs	r1, #0
 80074e2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e007      	b.n	80074f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	2220      	movs	r2, #32
 80074f0:	4013      	ands	r3, r2
 80074f2:	2b20      	cmp	r3, #32
 80074f4:	d1cf      	bne.n	8007496 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	0018      	movs	r0, r3
 80074fa:	46bd      	mov	sp, r7
 80074fc:	b004      	add	sp, #16
 80074fe:	bd80      	pop	{r7, pc}

08007500 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	2210      	movs	r2, #16
 8007514:	4013      	ands	r3, r2
 8007516:	2b10      	cmp	r3, #16
 8007518:	d151      	bne.n	80075be <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800751a:	e021      	b.n	8007560 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	3301      	adds	r3, #1
 8007520:	d01e      	beq.n	8007560 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007522:	f7fe f99f 	bl	8005864 <HAL_GetTick>
 8007526:	0002      	movs	r2, r0
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	429a      	cmp	r2, r3
 8007530:	d302      	bcc.n	8007538 <I2C_IsAcknowledgeFailed+0x38>
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d113      	bne.n	8007560 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753c:	2220      	movs	r2, #32
 800753e:	431a      	orrs	r2, r3
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2241      	movs	r2, #65	; 0x41
 8007548:	2120      	movs	r1, #32
 800754a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2242      	movs	r2, #66	; 0x42
 8007550:	2100      	movs	r1, #0
 8007552:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2240      	movs	r2, #64	; 0x40
 8007558:	2100      	movs	r1, #0
 800755a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e02f      	b.n	80075c0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	2220      	movs	r2, #32
 8007568:	4013      	ands	r3, r2
 800756a:	2b20      	cmp	r3, #32
 800756c:	d1d6      	bne.n	800751c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2210      	movs	r2, #16
 8007574:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2220      	movs	r2, #32
 800757c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	0018      	movs	r0, r3
 8007582:	f7ff fee1 	bl	8007348 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	685a      	ldr	r2, [r3, #4]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	490d      	ldr	r1, [pc, #52]	; (80075c8 <I2C_IsAcknowledgeFailed+0xc8>)
 8007592:	400a      	ands	r2, r1
 8007594:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800759a:	2204      	movs	r2, #4
 800759c:	431a      	orrs	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2241      	movs	r2, #65	; 0x41
 80075a6:	2120      	movs	r1, #32
 80075a8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2242      	movs	r2, #66	; 0x42
 80075ae:	2100      	movs	r1, #0
 80075b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2240      	movs	r2, #64	; 0x40
 80075b6:	2100      	movs	r1, #0
 80075b8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e000      	b.n	80075c0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	0018      	movs	r0, r3
 80075c2:	46bd      	mov	sp, r7
 80075c4:	b004      	add	sp, #16
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	fe00e800 	.word	0xfe00e800

080075cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80075cc:	b590      	push	{r4, r7, lr}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	0008      	movs	r0, r1
 80075d6:	0011      	movs	r1, r2
 80075d8:	607b      	str	r3, [r7, #4]
 80075da:	240a      	movs	r4, #10
 80075dc:	193b      	adds	r3, r7, r4
 80075de:	1c02      	adds	r2, r0, #0
 80075e0:	801a      	strh	r2, [r3, #0]
 80075e2:	2009      	movs	r0, #9
 80075e4:	183b      	adds	r3, r7, r0
 80075e6:	1c0a      	adds	r2, r1, #0
 80075e8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	6a3a      	ldr	r2, [r7, #32]
 80075f2:	0d51      	lsrs	r1, r2, #21
 80075f4:	2280      	movs	r2, #128	; 0x80
 80075f6:	00d2      	lsls	r2, r2, #3
 80075f8:	400a      	ands	r2, r1
 80075fa:	490e      	ldr	r1, [pc, #56]	; (8007634 <I2C_TransferConfig+0x68>)
 80075fc:	430a      	orrs	r2, r1
 80075fe:	43d2      	mvns	r2, r2
 8007600:	401a      	ands	r2, r3
 8007602:	0011      	movs	r1, r2
 8007604:	193b      	adds	r3, r7, r4
 8007606:	881b      	ldrh	r3, [r3, #0]
 8007608:	059b      	lsls	r3, r3, #22
 800760a:	0d9a      	lsrs	r2, r3, #22
 800760c:	183b      	adds	r3, r7, r0
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	0418      	lsls	r0, r3, #16
 8007612:	23ff      	movs	r3, #255	; 0xff
 8007614:	041b      	lsls	r3, r3, #16
 8007616:	4003      	ands	r3, r0
 8007618:	431a      	orrs	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	431a      	orrs	r2, r3
 800761e:	6a3b      	ldr	r3, [r7, #32]
 8007620:	431a      	orrs	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800762a:	46c0      	nop			; (mov r8, r8)
 800762c:	46bd      	mov	sp, r7
 800762e:	b005      	add	sp, #20
 8007630:	bd90      	pop	{r4, r7, pc}
 8007632:	46c0      	nop			; (mov r8, r8)
 8007634:	03ff63ff 	.word	0x03ff63ff

08007638 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2241      	movs	r2, #65	; 0x41
 8007646:	5c9b      	ldrb	r3, [r3, r2]
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b20      	cmp	r3, #32
 800764c:	d138      	bne.n	80076c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2240      	movs	r2, #64	; 0x40
 8007652:	5c9b      	ldrb	r3, [r3, r2]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d101      	bne.n	800765c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007658:	2302      	movs	r3, #2
 800765a:	e032      	b.n	80076c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2240      	movs	r2, #64	; 0x40
 8007660:	2101      	movs	r1, #1
 8007662:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2241      	movs	r2, #65	; 0x41
 8007668:	2124      	movs	r1, #36	; 0x24
 800766a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2101      	movs	r1, #1
 8007678:	438a      	bics	r2, r1
 800767a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4911      	ldr	r1, [pc, #68]	; (80076cc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007688:	400a      	ands	r2, r1
 800768a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6819      	ldr	r1, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2101      	movs	r1, #1
 80076a8:	430a      	orrs	r2, r1
 80076aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2241      	movs	r2, #65	; 0x41
 80076b0:	2120      	movs	r1, #32
 80076b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2240      	movs	r2, #64	; 0x40
 80076b8:	2100      	movs	r1, #0
 80076ba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	e000      	b.n	80076c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80076c0:	2302      	movs	r3, #2
  }
}
 80076c2:	0018      	movs	r0, r3
 80076c4:	46bd      	mov	sp, r7
 80076c6:	b002      	add	sp, #8
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	46c0      	nop			; (mov r8, r8)
 80076cc:	ffffefff 	.word	0xffffefff

080076d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2241      	movs	r2, #65	; 0x41
 80076de:	5c9b      	ldrb	r3, [r3, r2]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	2b20      	cmp	r3, #32
 80076e4:	d139      	bne.n	800775a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2240      	movs	r2, #64	; 0x40
 80076ea:	5c9b      	ldrb	r3, [r3, r2]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d101      	bne.n	80076f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80076f0:	2302      	movs	r3, #2
 80076f2:	e033      	b.n	800775c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2240      	movs	r2, #64	; 0x40
 80076f8:	2101      	movs	r1, #1
 80076fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2241      	movs	r2, #65	; 0x41
 8007700:	2124      	movs	r1, #36	; 0x24
 8007702:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2101      	movs	r1, #1
 8007710:	438a      	bics	r2, r1
 8007712:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	4a11      	ldr	r2, [pc, #68]	; (8007764 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007720:	4013      	ands	r3, r2
 8007722:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	021b      	lsls	r3, r3, #8
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	4313      	orrs	r3, r2
 800772c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2101      	movs	r1, #1
 8007742:	430a      	orrs	r2, r1
 8007744:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2241      	movs	r2, #65	; 0x41
 800774a:	2120      	movs	r1, #32
 800774c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2240      	movs	r2, #64	; 0x40
 8007752:	2100      	movs	r1, #0
 8007754:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	e000      	b.n	800775c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800775a:	2302      	movs	r3, #2
  }
}
 800775c:	0018      	movs	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	b004      	add	sp, #16
 8007762:	bd80      	pop	{r7, pc}
 8007764:	fffff0ff 	.word	0xfffff0ff

08007768 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007768:	b5b0      	push	{r4, r5, r7, lr}
 800776a:	b08a      	sub	sp, #40	; 0x28
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d102      	bne.n	800777c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	f000 fbaf 	bl	8007eda <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800777c:	4bcf      	ldr	r3, [pc, #828]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	220c      	movs	r2, #12
 8007782:	4013      	ands	r3, r2
 8007784:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007786:	4bcd      	ldr	r3, [pc, #820]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	2380      	movs	r3, #128	; 0x80
 800778c:	025b      	lsls	r3, r3, #9
 800778e:	4013      	ands	r3, r2
 8007790:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2201      	movs	r2, #1
 8007798:	4013      	ands	r3, r2
 800779a:	d100      	bne.n	800779e <HAL_RCC_OscConfig+0x36>
 800779c:	e07e      	b.n	800789c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800779e:	6a3b      	ldr	r3, [r7, #32]
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d007      	beq.n	80077b4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	2b0c      	cmp	r3, #12
 80077a8:	d112      	bne.n	80077d0 <HAL_RCC_OscConfig+0x68>
 80077aa:	69fa      	ldr	r2, [r7, #28]
 80077ac:	2380      	movs	r3, #128	; 0x80
 80077ae:	025b      	lsls	r3, r3, #9
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d10d      	bne.n	80077d0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077b4:	4bc1      	ldr	r3, [pc, #772]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	2380      	movs	r3, #128	; 0x80
 80077ba:	029b      	lsls	r3, r3, #10
 80077bc:	4013      	ands	r3, r2
 80077be:	d100      	bne.n	80077c2 <HAL_RCC_OscConfig+0x5a>
 80077c0:	e06b      	b.n	800789a <HAL_RCC_OscConfig+0x132>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d167      	bne.n	800789a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	f000 fb85 	bl	8007eda <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	2380      	movs	r3, #128	; 0x80
 80077d6:	025b      	lsls	r3, r3, #9
 80077d8:	429a      	cmp	r2, r3
 80077da:	d107      	bne.n	80077ec <HAL_RCC_OscConfig+0x84>
 80077dc:	4bb7      	ldr	r3, [pc, #732]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	4bb6      	ldr	r3, [pc, #728]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80077e2:	2180      	movs	r1, #128	; 0x80
 80077e4:	0249      	lsls	r1, r1, #9
 80077e6:	430a      	orrs	r2, r1
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e027      	b.n	800783c <HAL_RCC_OscConfig+0xd4>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	685a      	ldr	r2, [r3, #4]
 80077f0:	23a0      	movs	r3, #160	; 0xa0
 80077f2:	02db      	lsls	r3, r3, #11
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d10e      	bne.n	8007816 <HAL_RCC_OscConfig+0xae>
 80077f8:	4bb0      	ldr	r3, [pc, #704]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	4baf      	ldr	r3, [pc, #700]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80077fe:	2180      	movs	r1, #128	; 0x80
 8007800:	02c9      	lsls	r1, r1, #11
 8007802:	430a      	orrs	r2, r1
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	4bad      	ldr	r3, [pc, #692]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	4bac      	ldr	r3, [pc, #688]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800780c:	2180      	movs	r1, #128	; 0x80
 800780e:	0249      	lsls	r1, r1, #9
 8007810:	430a      	orrs	r2, r1
 8007812:	601a      	str	r2, [r3, #0]
 8007814:	e012      	b.n	800783c <HAL_RCC_OscConfig+0xd4>
 8007816:	4ba9      	ldr	r3, [pc, #676]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	4ba8      	ldr	r3, [pc, #672]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800781c:	49a8      	ldr	r1, [pc, #672]	; (8007ac0 <HAL_RCC_OscConfig+0x358>)
 800781e:	400a      	ands	r2, r1
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	4ba6      	ldr	r3, [pc, #664]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	2380      	movs	r3, #128	; 0x80
 8007828:	025b      	lsls	r3, r3, #9
 800782a:	4013      	ands	r3, r2
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	4ba2      	ldr	r3, [pc, #648]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	4ba1      	ldr	r3, [pc, #644]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007836:	49a3      	ldr	r1, [pc, #652]	; (8007ac4 <HAL_RCC_OscConfig+0x35c>)
 8007838:	400a      	ands	r2, r1
 800783a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d015      	beq.n	8007870 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007844:	f7fe f80e 	bl	8005864 <HAL_GetTick>
 8007848:	0003      	movs	r3, r0
 800784a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800784c:	e009      	b.n	8007862 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800784e:	f7fe f809 	bl	8005864 <HAL_GetTick>
 8007852:	0002      	movs	r2, r0
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	2b64      	cmp	r3, #100	; 0x64
 800785a:	d902      	bls.n	8007862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	f000 fb3c 	bl	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007862:	4b96      	ldr	r3, [pc, #600]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	2380      	movs	r3, #128	; 0x80
 8007868:	029b      	lsls	r3, r3, #10
 800786a:	4013      	ands	r3, r2
 800786c:	d0ef      	beq.n	800784e <HAL_RCC_OscConfig+0xe6>
 800786e:	e015      	b.n	800789c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007870:	f7fd fff8 	bl	8005864 <HAL_GetTick>
 8007874:	0003      	movs	r3, r0
 8007876:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007878:	e008      	b.n	800788c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800787a:	f7fd fff3 	bl	8005864 <HAL_GetTick>
 800787e:	0002      	movs	r2, r0
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	1ad3      	subs	r3, r2, r3
 8007884:	2b64      	cmp	r3, #100	; 0x64
 8007886:	d901      	bls.n	800788c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	e326      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800788c:	4b8b      	ldr	r3, [pc, #556]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	2380      	movs	r3, #128	; 0x80
 8007892:	029b      	lsls	r3, r3, #10
 8007894:	4013      	ands	r3, r2
 8007896:	d1f0      	bne.n	800787a <HAL_RCC_OscConfig+0x112>
 8007898:	e000      	b.n	800789c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800789a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2202      	movs	r2, #2
 80078a2:	4013      	ands	r3, r2
 80078a4:	d100      	bne.n	80078a8 <HAL_RCC_OscConfig+0x140>
 80078a6:	e08b      	b.n	80079c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80078ae:	6a3b      	ldr	r3, [r7, #32]
 80078b0:	2b04      	cmp	r3, #4
 80078b2:	d005      	beq.n	80078c0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80078b4:	6a3b      	ldr	r3, [r7, #32]
 80078b6:	2b0c      	cmp	r3, #12
 80078b8:	d13e      	bne.n	8007938 <HAL_RCC_OscConfig+0x1d0>
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d13b      	bne.n	8007938 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80078c0:	4b7e      	ldr	r3, [pc, #504]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2204      	movs	r2, #4
 80078c6:	4013      	ands	r3, r2
 80078c8:	d004      	beq.n	80078d4 <HAL_RCC_OscConfig+0x16c>
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e302      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078d4:	4b79      	ldr	r3, [pc, #484]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	4a7b      	ldr	r2, [pc, #492]	; (8007ac8 <HAL_RCC_OscConfig+0x360>)
 80078da:	4013      	ands	r3, r2
 80078dc:	0019      	movs	r1, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	021a      	lsls	r2, r3, #8
 80078e4:	4b75      	ldr	r3, [pc, #468]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80078e6:	430a      	orrs	r2, r1
 80078e8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80078ea:	4b74      	ldr	r3, [pc, #464]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2209      	movs	r2, #9
 80078f0:	4393      	bics	r3, r2
 80078f2:	0019      	movs	r1, r3
 80078f4:	4b71      	ldr	r3, [pc, #452]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	430a      	orrs	r2, r1
 80078fa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078fc:	f000 fc40 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 8007900:	0001      	movs	r1, r0
 8007902:	4b6e      	ldr	r3, [pc, #440]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	091b      	lsrs	r3, r3, #4
 8007908:	220f      	movs	r2, #15
 800790a:	4013      	ands	r3, r2
 800790c:	4a6f      	ldr	r2, [pc, #444]	; (8007acc <HAL_RCC_OscConfig+0x364>)
 800790e:	5cd3      	ldrb	r3, [r2, r3]
 8007910:	000a      	movs	r2, r1
 8007912:	40da      	lsrs	r2, r3
 8007914:	4b6e      	ldr	r3, [pc, #440]	; (8007ad0 <HAL_RCC_OscConfig+0x368>)
 8007916:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8007918:	4b6e      	ldr	r3, [pc, #440]	; (8007ad4 <HAL_RCC_OscConfig+0x36c>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2513      	movs	r5, #19
 800791e:	197c      	adds	r4, r7, r5
 8007920:	0018      	movs	r0, r3
 8007922:	f7fd ff59 	bl	80057d8 <HAL_InitTick>
 8007926:	0003      	movs	r3, r0
 8007928:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800792a:	197b      	adds	r3, r7, r5
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d046      	beq.n	80079c0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8007932:	197b      	adds	r3, r7, r5
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	e2d0      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d027      	beq.n	800798e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800793e:	4b5f      	ldr	r3, [pc, #380]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2209      	movs	r2, #9
 8007944:	4393      	bics	r3, r2
 8007946:	0019      	movs	r1, r3
 8007948:	4b5c      	ldr	r3, [pc, #368]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	430a      	orrs	r2, r1
 800794e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007950:	f7fd ff88 	bl	8005864 <HAL_GetTick>
 8007954:	0003      	movs	r3, r0
 8007956:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007958:	e008      	b.n	800796c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800795a:	f7fd ff83 	bl	8005864 <HAL_GetTick>
 800795e:	0002      	movs	r2, r0
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	1ad3      	subs	r3, r2, r3
 8007964:	2b02      	cmp	r3, #2
 8007966:	d901      	bls.n	800796c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8007968:	2303      	movs	r3, #3
 800796a:	e2b6      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800796c:	4b53      	ldr	r3, [pc, #332]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2204      	movs	r2, #4
 8007972:	4013      	ands	r3, r2
 8007974:	d0f1      	beq.n	800795a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007976:	4b51      	ldr	r3, [pc, #324]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	4a53      	ldr	r2, [pc, #332]	; (8007ac8 <HAL_RCC_OscConfig+0x360>)
 800797c:	4013      	ands	r3, r2
 800797e:	0019      	movs	r1, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	021a      	lsls	r2, r3, #8
 8007986:	4b4d      	ldr	r3, [pc, #308]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007988:	430a      	orrs	r2, r1
 800798a:	605a      	str	r2, [r3, #4]
 800798c:	e018      	b.n	80079c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800798e:	4b4b      	ldr	r3, [pc, #300]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	4b4a      	ldr	r3, [pc, #296]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007994:	2101      	movs	r1, #1
 8007996:	438a      	bics	r2, r1
 8007998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800799a:	f7fd ff63 	bl	8005864 <HAL_GetTick>
 800799e:	0003      	movs	r3, r0
 80079a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80079a4:	f7fd ff5e 	bl	8005864 <HAL_GetTick>
 80079a8:	0002      	movs	r2, r0
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e291      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80079b6:	4b41      	ldr	r3, [pc, #260]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2204      	movs	r2, #4
 80079bc:	4013      	ands	r3, r2
 80079be:	d1f1      	bne.n	80079a4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2210      	movs	r2, #16
 80079c6:	4013      	ands	r3, r2
 80079c8:	d100      	bne.n	80079cc <HAL_RCC_OscConfig+0x264>
 80079ca:	e0a1      	b.n	8007b10 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d140      	bne.n	8007a54 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80079d2:	4b3a      	ldr	r3, [pc, #232]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	2380      	movs	r3, #128	; 0x80
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4013      	ands	r3, r2
 80079dc:	d005      	beq.n	80079ea <HAL_RCC_OscConfig+0x282>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e277      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80079ea:	4b34      	ldr	r3, [pc, #208]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	4a3a      	ldr	r2, [pc, #232]	; (8007ad8 <HAL_RCC_OscConfig+0x370>)
 80079f0:	4013      	ands	r3, r2
 80079f2:	0019      	movs	r1, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079f8:	4b30      	ldr	r3, [pc, #192]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 80079fa:	430a      	orrs	r2, r1
 80079fc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079fe:	4b2f      	ldr	r3, [pc, #188]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	021b      	lsls	r3, r3, #8
 8007a04:	0a19      	lsrs	r1, r3, #8
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	061a      	lsls	r2, r3, #24
 8007a0c:	4b2b      	ldr	r3, [pc, #172]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a16:	0b5b      	lsrs	r3, r3, #13
 8007a18:	3301      	adds	r3, #1
 8007a1a:	2280      	movs	r2, #128	; 0x80
 8007a1c:	0212      	lsls	r2, r2, #8
 8007a1e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007a20:	4b26      	ldr	r3, [pc, #152]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	091b      	lsrs	r3, r3, #4
 8007a26:	210f      	movs	r1, #15
 8007a28:	400b      	ands	r3, r1
 8007a2a:	4928      	ldr	r1, [pc, #160]	; (8007acc <HAL_RCC_OscConfig+0x364>)
 8007a2c:	5ccb      	ldrb	r3, [r1, r3]
 8007a2e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007a30:	4b27      	ldr	r3, [pc, #156]	; (8007ad0 <HAL_RCC_OscConfig+0x368>)
 8007a32:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8007a34:	4b27      	ldr	r3, [pc, #156]	; (8007ad4 <HAL_RCC_OscConfig+0x36c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2513      	movs	r5, #19
 8007a3a:	197c      	adds	r4, r7, r5
 8007a3c:	0018      	movs	r0, r3
 8007a3e:	f7fd fecb 	bl	80057d8 <HAL_InitTick>
 8007a42:	0003      	movs	r3, r0
 8007a44:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007a46:	197b      	adds	r3, r7, r5
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d060      	beq.n	8007b10 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8007a4e:	197b      	adds	r3, r7, r5
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	e242      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	69db      	ldr	r3, [r3, #28]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d03f      	beq.n	8007adc <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007a5c:	4b17      	ldr	r3, [pc, #92]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	4b16      	ldr	r3, [pc, #88]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a62:	2180      	movs	r1, #128	; 0x80
 8007a64:	0049      	lsls	r1, r1, #1
 8007a66:	430a      	orrs	r2, r1
 8007a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a6a:	f7fd fefb 	bl	8005864 <HAL_GetTick>
 8007a6e:	0003      	movs	r3, r0
 8007a70:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007a72:	e008      	b.n	8007a86 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a74:	f7fd fef6 	bl	8005864 <HAL_GetTick>
 8007a78:	0002      	movs	r2, r0
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d901      	bls.n	8007a86 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8007a82:	2303      	movs	r3, #3
 8007a84:	e229      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007a86:	4b0d      	ldr	r3, [pc, #52]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	2380      	movs	r3, #128	; 0x80
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4013      	ands	r3, r2
 8007a90:	d0f0      	beq.n	8007a74 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007a92:	4b0a      	ldr	r3, [pc, #40]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	4a10      	ldr	r2, [pc, #64]	; (8007ad8 <HAL_RCC_OscConfig+0x370>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	0019      	movs	r1, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007aa0:	4b06      	ldr	r3, [pc, #24]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007aa6:	4b05      	ldr	r3, [pc, #20]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	021b      	lsls	r3, r3, #8
 8007aac:	0a19      	lsrs	r1, r3, #8
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	061a      	lsls	r2, r3, #24
 8007ab4:	4b01      	ldr	r3, [pc, #4]	; (8007abc <HAL_RCC_OscConfig+0x354>)
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	605a      	str	r2, [r3, #4]
 8007aba:	e029      	b.n	8007b10 <HAL_RCC_OscConfig+0x3a8>
 8007abc:	40021000 	.word	0x40021000
 8007ac0:	fffeffff 	.word	0xfffeffff
 8007ac4:	fffbffff 	.word	0xfffbffff
 8007ac8:	ffffe0ff 	.word	0xffffe0ff
 8007acc:	0800b894 	.word	0x0800b894
 8007ad0:	20000020 	.word	0x20000020
 8007ad4:	20000024 	.word	0x20000024
 8007ad8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007adc:	4bbd      	ldr	r3, [pc, #756]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	4bbc      	ldr	r3, [pc, #752]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007ae2:	49bd      	ldr	r1, [pc, #756]	; (8007dd8 <HAL_RCC_OscConfig+0x670>)
 8007ae4:	400a      	ands	r2, r1
 8007ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ae8:	f7fd febc 	bl	8005864 <HAL_GetTick>
 8007aec:	0003      	movs	r3, r0
 8007aee:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007af0:	e008      	b.n	8007b04 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007af2:	f7fd feb7 	bl	8005864 <HAL_GetTick>
 8007af6:	0002      	movs	r2, r0
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d901      	bls.n	8007b04 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e1ea      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007b04:	4bb3      	ldr	r3, [pc, #716]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	2380      	movs	r3, #128	; 0x80
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	d1f0      	bne.n	8007af2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2208      	movs	r2, #8
 8007b16:	4013      	ands	r3, r2
 8007b18:	d036      	beq.n	8007b88 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d019      	beq.n	8007b56 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b22:	4bac      	ldr	r3, [pc, #688]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b26:	4bab      	ldr	r3, [pc, #684]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b28:	2101      	movs	r1, #1
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b2e:	f7fd fe99 	bl	8005864 <HAL_GetTick>
 8007b32:	0003      	movs	r3, r0
 8007b34:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007b36:	e008      	b.n	8007b4a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b38:	f7fd fe94 	bl	8005864 <HAL_GetTick>
 8007b3c:	0002      	movs	r2, r0
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	1ad3      	subs	r3, r2, r3
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d901      	bls.n	8007b4a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	e1c7      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007b4a:	4ba2      	ldr	r3, [pc, #648]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b4e:	2202      	movs	r2, #2
 8007b50:	4013      	ands	r3, r2
 8007b52:	d0f1      	beq.n	8007b38 <HAL_RCC_OscConfig+0x3d0>
 8007b54:	e018      	b.n	8007b88 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b56:	4b9f      	ldr	r3, [pc, #636]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b5a:	4b9e      	ldr	r3, [pc, #632]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b5c:	2101      	movs	r1, #1
 8007b5e:	438a      	bics	r2, r1
 8007b60:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b62:	f7fd fe7f 	bl	8005864 <HAL_GetTick>
 8007b66:	0003      	movs	r3, r0
 8007b68:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007b6a:	e008      	b.n	8007b7e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b6c:	f7fd fe7a 	bl	8005864 <HAL_GetTick>
 8007b70:	0002      	movs	r2, r0
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e1ad      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007b7e:	4b95      	ldr	r3, [pc, #596]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b82:	2202      	movs	r2, #2
 8007b84:	4013      	ands	r3, r2
 8007b86:	d1f1      	bne.n	8007b6c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2204      	movs	r2, #4
 8007b8e:	4013      	ands	r3, r2
 8007b90:	d100      	bne.n	8007b94 <HAL_RCC_OscConfig+0x42c>
 8007b92:	e0ae      	b.n	8007cf2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b94:	2027      	movs	r0, #39	; 0x27
 8007b96:	183b      	adds	r3, r7, r0
 8007b98:	2200      	movs	r2, #0
 8007b9a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b9c:	4b8d      	ldr	r3, [pc, #564]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007b9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ba0:	2380      	movs	r3, #128	; 0x80
 8007ba2:	055b      	lsls	r3, r3, #21
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	d109      	bne.n	8007bbc <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ba8:	4b8a      	ldr	r3, [pc, #552]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007baa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bac:	4b89      	ldr	r3, [pc, #548]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007bae:	2180      	movs	r1, #128	; 0x80
 8007bb0:	0549      	lsls	r1, r1, #21
 8007bb2:	430a      	orrs	r2, r1
 8007bb4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8007bb6:	183b      	adds	r3, r7, r0
 8007bb8:	2201      	movs	r2, #1
 8007bba:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bbc:	4b87      	ldr	r3, [pc, #540]	; (8007ddc <HAL_RCC_OscConfig+0x674>)
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	2380      	movs	r3, #128	; 0x80
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	d11a      	bne.n	8007bfe <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bc8:	4b84      	ldr	r3, [pc, #528]	; (8007ddc <HAL_RCC_OscConfig+0x674>)
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	4b83      	ldr	r3, [pc, #524]	; (8007ddc <HAL_RCC_OscConfig+0x674>)
 8007bce:	2180      	movs	r1, #128	; 0x80
 8007bd0:	0049      	lsls	r1, r1, #1
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bd6:	f7fd fe45 	bl	8005864 <HAL_GetTick>
 8007bda:	0003      	movs	r3, r0
 8007bdc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bde:	e008      	b.n	8007bf2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007be0:	f7fd fe40 	bl	8005864 <HAL_GetTick>
 8007be4:	0002      	movs	r2, r0
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b64      	cmp	r3, #100	; 0x64
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e173      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bf2:	4b7a      	ldr	r3, [pc, #488]	; (8007ddc <HAL_RCC_OscConfig+0x674>)
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	2380      	movs	r3, #128	; 0x80
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	d0f0      	beq.n	8007be0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689a      	ldr	r2, [r3, #8]
 8007c02:	2380      	movs	r3, #128	; 0x80
 8007c04:	005b      	lsls	r3, r3, #1
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d107      	bne.n	8007c1a <HAL_RCC_OscConfig+0x4b2>
 8007c0a:	4b72      	ldr	r3, [pc, #456]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c0e:	4b71      	ldr	r3, [pc, #452]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c10:	2180      	movs	r1, #128	; 0x80
 8007c12:	0049      	lsls	r1, r1, #1
 8007c14:	430a      	orrs	r2, r1
 8007c16:	651a      	str	r2, [r3, #80]	; 0x50
 8007c18:	e031      	b.n	8007c7e <HAL_RCC_OscConfig+0x516>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10c      	bne.n	8007c3c <HAL_RCC_OscConfig+0x4d4>
 8007c22:	4b6c      	ldr	r3, [pc, #432]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c26:	4b6b      	ldr	r3, [pc, #428]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c28:	496b      	ldr	r1, [pc, #428]	; (8007dd8 <HAL_RCC_OscConfig+0x670>)
 8007c2a:	400a      	ands	r2, r1
 8007c2c:	651a      	str	r2, [r3, #80]	; 0x50
 8007c2e:	4b69      	ldr	r3, [pc, #420]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c32:	4b68      	ldr	r3, [pc, #416]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c34:	496a      	ldr	r1, [pc, #424]	; (8007de0 <HAL_RCC_OscConfig+0x678>)
 8007c36:	400a      	ands	r2, r1
 8007c38:	651a      	str	r2, [r3, #80]	; 0x50
 8007c3a:	e020      	b.n	8007c7e <HAL_RCC_OscConfig+0x516>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689a      	ldr	r2, [r3, #8]
 8007c40:	23a0      	movs	r3, #160	; 0xa0
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d10e      	bne.n	8007c66 <HAL_RCC_OscConfig+0x4fe>
 8007c48:	4b62      	ldr	r3, [pc, #392]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c4c:	4b61      	ldr	r3, [pc, #388]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c4e:	2180      	movs	r1, #128	; 0x80
 8007c50:	00c9      	lsls	r1, r1, #3
 8007c52:	430a      	orrs	r2, r1
 8007c54:	651a      	str	r2, [r3, #80]	; 0x50
 8007c56:	4b5f      	ldr	r3, [pc, #380]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c5a:	4b5e      	ldr	r3, [pc, #376]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c5c:	2180      	movs	r1, #128	; 0x80
 8007c5e:	0049      	lsls	r1, r1, #1
 8007c60:	430a      	orrs	r2, r1
 8007c62:	651a      	str	r2, [r3, #80]	; 0x50
 8007c64:	e00b      	b.n	8007c7e <HAL_RCC_OscConfig+0x516>
 8007c66:	4b5b      	ldr	r3, [pc, #364]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c6a:	4b5a      	ldr	r3, [pc, #360]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c6c:	495a      	ldr	r1, [pc, #360]	; (8007dd8 <HAL_RCC_OscConfig+0x670>)
 8007c6e:	400a      	ands	r2, r1
 8007c70:	651a      	str	r2, [r3, #80]	; 0x50
 8007c72:	4b58      	ldr	r3, [pc, #352]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c76:	4b57      	ldr	r3, [pc, #348]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007c78:	4959      	ldr	r1, [pc, #356]	; (8007de0 <HAL_RCC_OscConfig+0x678>)
 8007c7a:	400a      	ands	r2, r1
 8007c7c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d015      	beq.n	8007cb2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c86:	f7fd fded 	bl	8005864 <HAL_GetTick>
 8007c8a:	0003      	movs	r3, r0
 8007c8c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c8e:	e009      	b.n	8007ca4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c90:	f7fd fde8 	bl	8005864 <HAL_GetTick>
 8007c94:	0002      	movs	r2, r0
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	4a52      	ldr	r2, [pc, #328]	; (8007de4 <HAL_RCC_OscConfig+0x67c>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d901      	bls.n	8007ca4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	e11a      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ca4:	4b4b      	ldr	r3, [pc, #300]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007ca6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ca8:	2380      	movs	r3, #128	; 0x80
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4013      	ands	r3, r2
 8007cae:	d0ef      	beq.n	8007c90 <HAL_RCC_OscConfig+0x528>
 8007cb0:	e014      	b.n	8007cdc <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cb2:	f7fd fdd7 	bl	8005864 <HAL_GetTick>
 8007cb6:	0003      	movs	r3, r0
 8007cb8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007cba:	e009      	b.n	8007cd0 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cbc:	f7fd fdd2 	bl	8005864 <HAL_GetTick>
 8007cc0:	0002      	movs	r2, r0
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	4a47      	ldr	r2, [pc, #284]	; (8007de4 <HAL_RCC_OscConfig+0x67c>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d901      	bls.n	8007cd0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e104      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007cd0:	4b40      	ldr	r3, [pc, #256]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007cd2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007cd4:	2380      	movs	r3, #128	; 0x80
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	4013      	ands	r3, r2
 8007cda:	d1ef      	bne.n	8007cbc <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007cdc:	2327      	movs	r3, #39	; 0x27
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d105      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ce6:	4b3b      	ldr	r3, [pc, #236]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cea:	4b3a      	ldr	r3, [pc, #232]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007cec:	493e      	ldr	r1, [pc, #248]	; (8007de8 <HAL_RCC_OscConfig+0x680>)
 8007cee:	400a      	ands	r2, r1
 8007cf0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	d049      	beq.n	8007d90 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d026      	beq.n	8007d52 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8007d04:	4b33      	ldr	r3, [pc, #204]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d06:	689a      	ldr	r2, [r3, #8]
 8007d08:	4b32      	ldr	r3, [pc, #200]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d0a:	2101      	movs	r1, #1
 8007d0c:	430a      	orrs	r2, r1
 8007d0e:	609a      	str	r2, [r3, #8]
 8007d10:	4b30      	ldr	r3, [pc, #192]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d14:	4b2f      	ldr	r3, [pc, #188]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d16:	2101      	movs	r1, #1
 8007d18:	430a      	orrs	r2, r1
 8007d1a:	635a      	str	r2, [r3, #52]	; 0x34
 8007d1c:	4b33      	ldr	r3, [pc, #204]	; (8007dec <HAL_RCC_OscConfig+0x684>)
 8007d1e:	6a1a      	ldr	r2, [r3, #32]
 8007d20:	4b32      	ldr	r3, [pc, #200]	; (8007dec <HAL_RCC_OscConfig+0x684>)
 8007d22:	2180      	movs	r1, #128	; 0x80
 8007d24:	0189      	lsls	r1, r1, #6
 8007d26:	430a      	orrs	r2, r1
 8007d28:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d2a:	f7fd fd9b 	bl	8005864 <HAL_GetTick>
 8007d2e:	0003      	movs	r3, r0
 8007d30:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007d32:	e008      	b.n	8007d46 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d34:	f7fd fd96 	bl	8005864 <HAL_GetTick>
 8007d38:	0002      	movs	r2, r0
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d901      	bls.n	8007d46 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e0c9      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007d46:	4b23      	ldr	r3, [pc, #140]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	d0f1      	beq.n	8007d34 <HAL_RCC_OscConfig+0x5cc>
 8007d50:	e01e      	b.n	8007d90 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8007d52:	4b20      	ldr	r3, [pc, #128]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d54:	689a      	ldr	r2, [r3, #8]
 8007d56:	4b1f      	ldr	r3, [pc, #124]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d58:	2101      	movs	r1, #1
 8007d5a:	438a      	bics	r2, r1
 8007d5c:	609a      	str	r2, [r3, #8]
 8007d5e:	4b23      	ldr	r3, [pc, #140]	; (8007dec <HAL_RCC_OscConfig+0x684>)
 8007d60:	6a1a      	ldr	r2, [r3, #32]
 8007d62:	4b22      	ldr	r3, [pc, #136]	; (8007dec <HAL_RCC_OscConfig+0x684>)
 8007d64:	4922      	ldr	r1, [pc, #136]	; (8007df0 <HAL_RCC_OscConfig+0x688>)
 8007d66:	400a      	ands	r2, r1
 8007d68:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d6a:	f7fd fd7b 	bl	8005864 <HAL_GetTick>
 8007d6e:	0003      	movs	r3, r0
 8007d70:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d72:	e008      	b.n	8007d86 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d74:	f7fd fd76 	bl	8005864 <HAL_GetTick>
 8007d78:	0002      	movs	r2, r0
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d901      	bls.n	8007d86 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e0a9      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d86:	4b13      	ldr	r3, [pc, #76]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	d1f1      	bne.n	8007d74 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d100      	bne.n	8007d9a <HAL_RCC_OscConfig+0x632>
 8007d98:	e09e      	b.n	8007ed8 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007d9a:	6a3b      	ldr	r3, [r7, #32]
 8007d9c:	2b0c      	cmp	r3, #12
 8007d9e:	d100      	bne.n	8007da2 <HAL_RCC_OscConfig+0x63a>
 8007da0:	e077      	b.n	8007e92 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d158      	bne.n	8007e5c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007daa:	4b0a      	ldr	r3, [pc, #40]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	4b09      	ldr	r3, [pc, #36]	; (8007dd4 <HAL_RCC_OscConfig+0x66c>)
 8007db0:	4910      	ldr	r1, [pc, #64]	; (8007df4 <HAL_RCC_OscConfig+0x68c>)
 8007db2:	400a      	ands	r2, r1
 8007db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007db6:	f7fd fd55 	bl	8005864 <HAL_GetTick>
 8007dba:	0003      	movs	r3, r0
 8007dbc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007dbe:	e01b      	b.n	8007df8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dc0:	f7fd fd50 	bl	8005864 <HAL_GetTick>
 8007dc4:	0002      	movs	r2, r0
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	1ad3      	subs	r3, r2, r3
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d914      	bls.n	8007df8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8007dce:	2303      	movs	r3, #3
 8007dd0:	e083      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
 8007dd2:	46c0      	nop			; (mov r8, r8)
 8007dd4:	40021000 	.word	0x40021000
 8007dd8:	fffffeff 	.word	0xfffffeff
 8007ddc:	40007000 	.word	0x40007000
 8007de0:	fffffbff 	.word	0xfffffbff
 8007de4:	00001388 	.word	0x00001388
 8007de8:	efffffff 	.word	0xefffffff
 8007dec:	40010000 	.word	0x40010000
 8007df0:	ffffdfff 	.word	0xffffdfff
 8007df4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007df8:	4b3a      	ldr	r3, [pc, #232]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	2380      	movs	r3, #128	; 0x80
 8007dfe:	049b      	lsls	r3, r3, #18
 8007e00:	4013      	ands	r3, r2
 8007e02:	d1dd      	bne.n	8007dc0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e04:	4b37      	ldr	r3, [pc, #220]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	4a37      	ldr	r2, [pc, #220]	; (8007ee8 <HAL_RCC_OscConfig+0x780>)
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	0019      	movs	r1, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	4b31      	ldr	r3, [pc, #196]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e20:	430a      	orrs	r2, r1
 8007e22:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e24:	4b2f      	ldr	r3, [pc, #188]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	4b2e      	ldr	r3, [pc, #184]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e2a:	2180      	movs	r1, #128	; 0x80
 8007e2c:	0449      	lsls	r1, r1, #17
 8007e2e:	430a      	orrs	r2, r1
 8007e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e32:	f7fd fd17 	bl	8005864 <HAL_GetTick>
 8007e36:	0003      	movs	r3, r0
 8007e38:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007e3a:	e008      	b.n	8007e4e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e3c:	f7fd fd12 	bl	8005864 <HAL_GetTick>
 8007e40:	0002      	movs	r2, r0
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d901      	bls.n	8007e4e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e045      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007e4e:	4b25      	ldr	r3, [pc, #148]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	2380      	movs	r3, #128	; 0x80
 8007e54:	049b      	lsls	r3, r3, #18
 8007e56:	4013      	ands	r3, r2
 8007e58:	d0f0      	beq.n	8007e3c <HAL_RCC_OscConfig+0x6d4>
 8007e5a:	e03d      	b.n	8007ed8 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e5c:	4b21      	ldr	r3, [pc, #132]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	4b20      	ldr	r3, [pc, #128]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e62:	4922      	ldr	r1, [pc, #136]	; (8007eec <HAL_RCC_OscConfig+0x784>)
 8007e64:	400a      	ands	r2, r1
 8007e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e68:	f7fd fcfc 	bl	8005864 <HAL_GetTick>
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007e70:	e008      	b.n	8007e84 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e72:	f7fd fcf7 	bl	8005864 <HAL_GetTick>
 8007e76:	0002      	movs	r2, r0
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d901      	bls.n	8007e84 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e02a      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007e84:	4b17      	ldr	r3, [pc, #92]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	2380      	movs	r3, #128	; 0x80
 8007e8a:	049b      	lsls	r3, r3, #18
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	d1f0      	bne.n	8007e72 <HAL_RCC_OscConfig+0x70a>
 8007e90:	e022      	b.n	8007ed8 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d101      	bne.n	8007e9e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e01d      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007e9e:	4b11      	ldr	r3, [pc, #68]	; (8007ee4 <HAL_RCC_OscConfig+0x77c>)
 8007ea0:	68db      	ldr	r3, [r3, #12]
 8007ea2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ea4:	69fa      	ldr	r2, [r7, #28]
 8007ea6:	2380      	movs	r3, #128	; 0x80
 8007ea8:	025b      	lsls	r3, r3, #9
 8007eaa:	401a      	ands	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d10f      	bne.n	8007ed4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007eb4:	69fa      	ldr	r2, [r7, #28]
 8007eb6:	23f0      	movs	r3, #240	; 0xf0
 8007eb8:	039b      	lsls	r3, r3, #14
 8007eba:	401a      	ands	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d107      	bne.n	8007ed4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007ec4:	69fa      	ldr	r2, [r7, #28]
 8007ec6:	23c0      	movs	r3, #192	; 0xc0
 8007ec8:	041b      	lsls	r3, r3, #16
 8007eca:	401a      	ands	r2, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d001      	beq.n	8007ed8 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e000      	b.n	8007eda <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	0018      	movs	r0, r3
 8007edc:	46bd      	mov	sp, r7
 8007ede:	b00a      	add	sp, #40	; 0x28
 8007ee0:	bdb0      	pop	{r4, r5, r7, pc}
 8007ee2:	46c0      	nop			; (mov r8, r8)
 8007ee4:	40021000 	.word	0x40021000
 8007ee8:	ff02ffff 	.word	0xff02ffff
 8007eec:	feffffff 	.word	0xfeffffff

08007ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ef0:	b5b0      	push	{r4, r5, r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e128      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f04:	4b96      	ldr	r3, [pc, #600]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	683a      	ldr	r2, [r7, #0]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d91e      	bls.n	8007f50 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f12:	4b93      	ldr	r3, [pc, #588]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2201      	movs	r2, #1
 8007f18:	4393      	bics	r3, r2
 8007f1a:	0019      	movs	r1, r3
 8007f1c:	4b90      	ldr	r3, [pc, #576]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 8007f1e:	683a      	ldr	r2, [r7, #0]
 8007f20:	430a      	orrs	r2, r1
 8007f22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007f24:	f7fd fc9e 	bl	8005864 <HAL_GetTick>
 8007f28:	0003      	movs	r3, r0
 8007f2a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f2c:	e009      	b.n	8007f42 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f2e:	f7fd fc99 	bl	8005864 <HAL_GetTick>
 8007f32:	0002      	movs	r2, r0
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	4a8a      	ldr	r2, [pc, #552]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e109      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f42:	4b87      	ldr	r3, [pc, #540]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2201      	movs	r2, #1
 8007f48:	4013      	ands	r3, r2
 8007f4a:	683a      	ldr	r2, [r7, #0]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d1ee      	bne.n	8007f2e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2202      	movs	r2, #2
 8007f56:	4013      	ands	r3, r2
 8007f58:	d009      	beq.n	8007f6e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f5a:	4b83      	ldr	r3, [pc, #524]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	22f0      	movs	r2, #240	; 0xf0
 8007f60:	4393      	bics	r3, r2
 8007f62:	0019      	movs	r1, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	689a      	ldr	r2, [r3, #8]
 8007f68:	4b7f      	ldr	r3, [pc, #508]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007f6a:	430a      	orrs	r2, r1
 8007f6c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2201      	movs	r2, #1
 8007f74:	4013      	ands	r3, r2
 8007f76:	d100      	bne.n	8007f7a <HAL_RCC_ClockConfig+0x8a>
 8007f78:	e089      	b.n	800808e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d107      	bne.n	8007f92 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f82:	4b79      	ldr	r3, [pc, #484]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	2380      	movs	r3, #128	; 0x80
 8007f88:	029b      	lsls	r3, r3, #10
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	d120      	bne.n	8007fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e0e1      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d107      	bne.n	8007faa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f9a:	4b73      	ldr	r3, [pc, #460]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	2380      	movs	r3, #128	; 0x80
 8007fa0:	049b      	lsls	r3, r3, #18
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	d114      	bne.n	8007fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e0d5      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d106      	bne.n	8007fc0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fb2:	4b6d      	ldr	r3, [pc, #436]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2204      	movs	r2, #4
 8007fb8:	4013      	ands	r3, r2
 8007fba:	d109      	bne.n	8007fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e0ca      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007fc0:	4b69      	ldr	r3, [pc, #420]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	2380      	movs	r3, #128	; 0x80
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	4013      	ands	r3, r2
 8007fca:	d101      	bne.n	8007fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e0c2      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007fd0:	4b65      	ldr	r3, [pc, #404]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	2203      	movs	r2, #3
 8007fd6:	4393      	bics	r3, r2
 8007fd8:	0019      	movs	r1, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	4b62      	ldr	r3, [pc, #392]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8007fe0:	430a      	orrs	r2, r1
 8007fe2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007fe4:	f7fd fc3e 	bl	8005864 <HAL_GetTick>
 8007fe8:	0003      	movs	r3, r0
 8007fea:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	d111      	bne.n	8008018 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ff4:	e009      	b.n	800800a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ff6:	f7fd fc35 	bl	8005864 <HAL_GetTick>
 8007ffa:	0002      	movs	r2, r0
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	4a58      	ldr	r2, [pc, #352]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d901      	bls.n	800800a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e0a5      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800800a:	4b57      	ldr	r3, [pc, #348]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	220c      	movs	r2, #12
 8008010:	4013      	ands	r3, r2
 8008012:	2b08      	cmp	r3, #8
 8008014:	d1ef      	bne.n	8007ff6 <HAL_RCC_ClockConfig+0x106>
 8008016:	e03a      	b.n	800808e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	2b03      	cmp	r3, #3
 800801e:	d111      	bne.n	8008044 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008020:	e009      	b.n	8008036 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008022:	f7fd fc1f 	bl	8005864 <HAL_GetTick>
 8008026:	0002      	movs	r2, r0
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	4a4d      	ldr	r2, [pc, #308]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d901      	bls.n	8008036 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e08f      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008036:	4b4c      	ldr	r3, [pc, #304]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	220c      	movs	r2, #12
 800803c:	4013      	ands	r3, r2
 800803e:	2b0c      	cmp	r3, #12
 8008040:	d1ef      	bne.n	8008022 <HAL_RCC_ClockConfig+0x132>
 8008042:	e024      	b.n	800808e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	2b01      	cmp	r3, #1
 800804a:	d11b      	bne.n	8008084 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800804c:	e009      	b.n	8008062 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800804e:	f7fd fc09 	bl	8005864 <HAL_GetTick>
 8008052:	0002      	movs	r2, r0
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	4a42      	ldr	r2, [pc, #264]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d901      	bls.n	8008062 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e079      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008062:	4b41      	ldr	r3, [pc, #260]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	220c      	movs	r2, #12
 8008068:	4013      	ands	r3, r2
 800806a:	2b04      	cmp	r3, #4
 800806c:	d1ef      	bne.n	800804e <HAL_RCC_ClockConfig+0x15e>
 800806e:	e00e      	b.n	800808e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008070:	f7fd fbf8 	bl	8005864 <HAL_GetTick>
 8008074:	0002      	movs	r2, r0
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	1ad3      	subs	r3, r2, r3
 800807a:	4a3a      	ldr	r2, [pc, #232]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d901      	bls.n	8008084 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	e068      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008084:	4b38      	ldr	r3, [pc, #224]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	220c      	movs	r2, #12
 800808a:	4013      	ands	r3, r2
 800808c:	d1f0      	bne.n	8008070 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800808e:	4b34      	ldr	r3, [pc, #208]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2201      	movs	r2, #1
 8008094:	4013      	ands	r3, r2
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d21e      	bcs.n	80080da <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800809c:	4b30      	ldr	r3, [pc, #192]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2201      	movs	r2, #1
 80080a2:	4393      	bics	r3, r2
 80080a4:	0019      	movs	r1, r3
 80080a6:	4b2e      	ldr	r3, [pc, #184]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80080ae:	f7fd fbd9 	bl	8005864 <HAL_GetTick>
 80080b2:	0003      	movs	r3, r0
 80080b4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080b6:	e009      	b.n	80080cc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080b8:	f7fd fbd4 	bl	8005864 <HAL_GetTick>
 80080bc:	0002      	movs	r2, r0
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	4a28      	ldr	r2, [pc, #160]	; (8008164 <HAL_RCC_ClockConfig+0x274>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d901      	bls.n	80080cc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e044      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080cc:	4b24      	ldr	r3, [pc, #144]	; (8008160 <HAL_RCC_ClockConfig+0x270>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2201      	movs	r2, #1
 80080d2:	4013      	ands	r3, r2
 80080d4:	683a      	ldr	r2, [r7, #0]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d1ee      	bne.n	80080b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2204      	movs	r2, #4
 80080e0:	4013      	ands	r3, r2
 80080e2:	d009      	beq.n	80080f8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80080e4:	4b20      	ldr	r3, [pc, #128]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	4a20      	ldr	r2, [pc, #128]	; (800816c <HAL_RCC_ClockConfig+0x27c>)
 80080ea:	4013      	ands	r3, r2
 80080ec:	0019      	movs	r1, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68da      	ldr	r2, [r3, #12]
 80080f2:	4b1d      	ldr	r3, [pc, #116]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 80080f4:	430a      	orrs	r2, r1
 80080f6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2208      	movs	r2, #8
 80080fe:	4013      	ands	r3, r2
 8008100:	d00a      	beq.n	8008118 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008102:	4b19      	ldr	r3, [pc, #100]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	4a1a      	ldr	r2, [pc, #104]	; (8008170 <HAL_RCC_ClockConfig+0x280>)
 8008108:	4013      	ands	r3, r2
 800810a:	0019      	movs	r1, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	00da      	lsls	r2, r3, #3
 8008112:	4b15      	ldr	r3, [pc, #84]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008114:	430a      	orrs	r2, r1
 8008116:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008118:	f000 f832 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 800811c:	0001      	movs	r1, r0
 800811e:	4b12      	ldr	r3, [pc, #72]	; (8008168 <HAL_RCC_ClockConfig+0x278>)
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	091b      	lsrs	r3, r3, #4
 8008124:	220f      	movs	r2, #15
 8008126:	4013      	ands	r3, r2
 8008128:	4a12      	ldr	r2, [pc, #72]	; (8008174 <HAL_RCC_ClockConfig+0x284>)
 800812a:	5cd3      	ldrb	r3, [r2, r3]
 800812c:	000a      	movs	r2, r1
 800812e:	40da      	lsrs	r2, r3
 8008130:	4b11      	ldr	r3, [pc, #68]	; (8008178 <HAL_RCC_ClockConfig+0x288>)
 8008132:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008134:	4b11      	ldr	r3, [pc, #68]	; (800817c <HAL_RCC_ClockConfig+0x28c>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	250b      	movs	r5, #11
 800813a:	197c      	adds	r4, r7, r5
 800813c:	0018      	movs	r0, r3
 800813e:	f7fd fb4b 	bl	80057d8 <HAL_InitTick>
 8008142:	0003      	movs	r3, r0
 8008144:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8008146:	197b      	adds	r3, r7, r5
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d002      	beq.n	8008154 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800814e:	197b      	adds	r3, r7, r5
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	e000      	b.n	8008156 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	0018      	movs	r0, r3
 8008158:	46bd      	mov	sp, r7
 800815a:	b004      	add	sp, #16
 800815c:	bdb0      	pop	{r4, r5, r7, pc}
 800815e:	46c0      	nop			; (mov r8, r8)
 8008160:	40022000 	.word	0x40022000
 8008164:	00001388 	.word	0x00001388
 8008168:	40021000 	.word	0x40021000
 800816c:	fffff8ff 	.word	0xfffff8ff
 8008170:	ffffc7ff 	.word	0xffffc7ff
 8008174:	0800b894 	.word	0x0800b894
 8008178:	20000020 	.word	0x20000020
 800817c:	20000024 	.word	0x20000024

08008180 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008180:	b5b0      	push	{r4, r5, r7, lr}
 8008182:	b08e      	sub	sp, #56	; 0x38
 8008184:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8008186:	4b4c      	ldr	r3, [pc, #304]	; (80082b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800818c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800818e:	230c      	movs	r3, #12
 8008190:	4013      	ands	r3, r2
 8008192:	2b0c      	cmp	r3, #12
 8008194:	d014      	beq.n	80081c0 <HAL_RCC_GetSysClockFreq+0x40>
 8008196:	d900      	bls.n	800819a <HAL_RCC_GetSysClockFreq+0x1a>
 8008198:	e07b      	b.n	8008292 <HAL_RCC_GetSysClockFreq+0x112>
 800819a:	2b04      	cmp	r3, #4
 800819c:	d002      	beq.n	80081a4 <HAL_RCC_GetSysClockFreq+0x24>
 800819e:	2b08      	cmp	r3, #8
 80081a0:	d00b      	beq.n	80081ba <HAL_RCC_GetSysClockFreq+0x3a>
 80081a2:	e076      	b.n	8008292 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80081a4:	4b44      	ldr	r3, [pc, #272]	; (80082b8 <HAL_RCC_GetSysClockFreq+0x138>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2210      	movs	r2, #16
 80081aa:	4013      	ands	r3, r2
 80081ac:	d002      	beq.n	80081b4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80081ae:	4b43      	ldr	r3, [pc, #268]	; (80082bc <HAL_RCC_GetSysClockFreq+0x13c>)
 80081b0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80081b2:	e07c      	b.n	80082ae <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80081b4:	4b42      	ldr	r3, [pc, #264]	; (80082c0 <HAL_RCC_GetSysClockFreq+0x140>)
 80081b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80081b8:	e079      	b.n	80082ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80081ba:	4b42      	ldr	r3, [pc, #264]	; (80082c4 <HAL_RCC_GetSysClockFreq+0x144>)
 80081bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80081be:	e076      	b.n	80082ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80081c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081c2:	0c9a      	lsrs	r2, r3, #18
 80081c4:	230f      	movs	r3, #15
 80081c6:	401a      	ands	r2, r3
 80081c8:	4b3f      	ldr	r3, [pc, #252]	; (80082c8 <HAL_RCC_GetSysClockFreq+0x148>)
 80081ca:	5c9b      	ldrb	r3, [r3, r2]
 80081cc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80081ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081d0:	0d9a      	lsrs	r2, r3, #22
 80081d2:	2303      	movs	r3, #3
 80081d4:	4013      	ands	r3, r2
 80081d6:	3301      	adds	r3, #1
 80081d8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081da:	4b37      	ldr	r3, [pc, #220]	; (80082b8 <HAL_RCC_GetSysClockFreq+0x138>)
 80081dc:	68da      	ldr	r2, [r3, #12]
 80081de:	2380      	movs	r3, #128	; 0x80
 80081e0:	025b      	lsls	r3, r3, #9
 80081e2:	4013      	ands	r3, r2
 80081e4:	d01a      	beq.n	800821c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80081e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e8:	61bb      	str	r3, [r7, #24]
 80081ea:	2300      	movs	r3, #0
 80081ec:	61fb      	str	r3, [r7, #28]
 80081ee:	4a35      	ldr	r2, [pc, #212]	; (80082c4 <HAL_RCC_GetSysClockFreq+0x144>)
 80081f0:	2300      	movs	r3, #0
 80081f2:	69b8      	ldr	r0, [r7, #24]
 80081f4:	69f9      	ldr	r1, [r7, #28]
 80081f6:	f7f8 f833 	bl	8000260 <__aeabi_lmul>
 80081fa:	0002      	movs	r2, r0
 80081fc:	000b      	movs	r3, r1
 80081fe:	0010      	movs	r0, r2
 8008200:	0019      	movs	r1, r3
 8008202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008204:	613b      	str	r3, [r7, #16]
 8008206:	2300      	movs	r3, #0
 8008208:	617b      	str	r3, [r7, #20]
 800820a:	693a      	ldr	r2, [r7, #16]
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f7f8 f807 	bl	8000220 <__aeabi_uldivmod>
 8008212:	0002      	movs	r2, r0
 8008214:	000b      	movs	r3, r1
 8008216:	0013      	movs	r3, r2
 8008218:	637b      	str	r3, [r7, #52]	; 0x34
 800821a:	e037      	b.n	800828c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800821c:	4b26      	ldr	r3, [pc, #152]	; (80082b8 <HAL_RCC_GetSysClockFreq+0x138>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2210      	movs	r2, #16
 8008222:	4013      	ands	r3, r2
 8008224:	d01a      	beq.n	800825c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8008226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008228:	60bb      	str	r3, [r7, #8]
 800822a:	2300      	movs	r3, #0
 800822c:	60fb      	str	r3, [r7, #12]
 800822e:	4a23      	ldr	r2, [pc, #140]	; (80082bc <HAL_RCC_GetSysClockFreq+0x13c>)
 8008230:	2300      	movs	r3, #0
 8008232:	68b8      	ldr	r0, [r7, #8]
 8008234:	68f9      	ldr	r1, [r7, #12]
 8008236:	f7f8 f813 	bl	8000260 <__aeabi_lmul>
 800823a:	0002      	movs	r2, r0
 800823c:	000b      	movs	r3, r1
 800823e:	0010      	movs	r0, r2
 8008240:	0019      	movs	r1, r3
 8008242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008244:	603b      	str	r3, [r7, #0]
 8008246:	2300      	movs	r3, #0
 8008248:	607b      	str	r3, [r7, #4]
 800824a:	683a      	ldr	r2, [r7, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f7f7 ffe7 	bl	8000220 <__aeabi_uldivmod>
 8008252:	0002      	movs	r2, r0
 8008254:	000b      	movs	r3, r1
 8008256:	0013      	movs	r3, r2
 8008258:	637b      	str	r3, [r7, #52]	; 0x34
 800825a:	e017      	b.n	800828c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	0018      	movs	r0, r3
 8008260:	2300      	movs	r3, #0
 8008262:	0019      	movs	r1, r3
 8008264:	4a16      	ldr	r2, [pc, #88]	; (80082c0 <HAL_RCC_GetSysClockFreq+0x140>)
 8008266:	2300      	movs	r3, #0
 8008268:	f7f7 fffa 	bl	8000260 <__aeabi_lmul>
 800826c:	0002      	movs	r2, r0
 800826e:	000b      	movs	r3, r1
 8008270:	0010      	movs	r0, r2
 8008272:	0019      	movs	r1, r3
 8008274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008276:	001c      	movs	r4, r3
 8008278:	2300      	movs	r3, #0
 800827a:	001d      	movs	r5, r3
 800827c:	0022      	movs	r2, r4
 800827e:	002b      	movs	r3, r5
 8008280:	f7f7 ffce 	bl	8000220 <__aeabi_uldivmod>
 8008284:	0002      	movs	r2, r0
 8008286:	000b      	movs	r3, r1
 8008288:	0013      	movs	r3, r2
 800828a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800828c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800828e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008290:	e00d      	b.n	80082ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8008292:	4b09      	ldr	r3, [pc, #36]	; (80082b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	0b5b      	lsrs	r3, r3, #13
 8008298:	2207      	movs	r2, #7
 800829a:	4013      	ands	r3, r2
 800829c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800829e:	6a3b      	ldr	r3, [r7, #32]
 80082a0:	3301      	adds	r3, #1
 80082a2:	2280      	movs	r2, #128	; 0x80
 80082a4:	0212      	lsls	r2, r2, #8
 80082a6:	409a      	lsls	r2, r3
 80082a8:	0013      	movs	r3, r2
 80082aa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80082ac:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80082ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80082b0:	0018      	movs	r0, r3
 80082b2:	46bd      	mov	sp, r7
 80082b4:	b00e      	add	sp, #56	; 0x38
 80082b6:	bdb0      	pop	{r4, r5, r7, pc}
 80082b8:	40021000 	.word	0x40021000
 80082bc:	003d0900 	.word	0x003d0900
 80082c0:	00f42400 	.word	0x00f42400
 80082c4:	007a1200 	.word	0x007a1200
 80082c8:	0800b8ac 	.word	0x0800b8ac

080082cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082d0:	4b02      	ldr	r3, [pc, #8]	; (80082dc <HAL_RCC_GetHCLKFreq+0x10>)
 80082d2:	681b      	ldr	r3, [r3, #0]
}
 80082d4:	0018      	movs	r0, r3
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	46c0      	nop			; (mov r8, r8)
 80082dc:	20000020 	.word	0x20000020

080082e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80082e4:	f7ff fff2 	bl	80082cc <HAL_RCC_GetHCLKFreq>
 80082e8:	0001      	movs	r1, r0
 80082ea:	4b06      	ldr	r3, [pc, #24]	; (8008304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	0a1b      	lsrs	r3, r3, #8
 80082f0:	2207      	movs	r2, #7
 80082f2:	4013      	ands	r3, r2
 80082f4:	4a04      	ldr	r2, [pc, #16]	; (8008308 <HAL_RCC_GetPCLK1Freq+0x28>)
 80082f6:	5cd3      	ldrb	r3, [r2, r3]
 80082f8:	40d9      	lsrs	r1, r3
 80082fa:	000b      	movs	r3, r1
}
 80082fc:	0018      	movs	r0, r3
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	46c0      	nop			; (mov r8, r8)
 8008304:	40021000 	.word	0x40021000
 8008308:	0800b8a4 	.word	0x0800b8a4

0800830c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008310:	f7ff ffdc 	bl	80082cc <HAL_RCC_GetHCLKFreq>
 8008314:	0001      	movs	r1, r0
 8008316:	4b06      	ldr	r3, [pc, #24]	; (8008330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	0adb      	lsrs	r3, r3, #11
 800831c:	2207      	movs	r2, #7
 800831e:	4013      	ands	r3, r2
 8008320:	4a04      	ldr	r2, [pc, #16]	; (8008334 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008322:	5cd3      	ldrb	r3, [r2, r3]
 8008324:	40d9      	lsrs	r1, r3
 8008326:	000b      	movs	r3, r1
}
 8008328:	0018      	movs	r0, r3
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	46c0      	nop			; (mov r8, r8)
 8008330:	40021000 	.word	0x40021000
 8008334:	0800b8a4 	.word	0x0800b8a4

08008338 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8008340:	2317      	movs	r3, #23
 8008342:	18fb      	adds	r3, r7, r3
 8008344:	2200      	movs	r2, #0
 8008346:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2220      	movs	r2, #32
 800834e:	4013      	ands	r3, r2
 8008350:	d106      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	2380      	movs	r3, #128	; 0x80
 8008358:	011b      	lsls	r3, r3, #4
 800835a:	4013      	ands	r3, r2
 800835c:	d100      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800835e:	e0d9      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008360:	4b9c      	ldr	r3, [pc, #624]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008364:	2380      	movs	r3, #128	; 0x80
 8008366:	055b      	lsls	r3, r3, #21
 8008368:	4013      	ands	r3, r2
 800836a:	d10a      	bne.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800836c:	4b99      	ldr	r3, [pc, #612]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800836e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008370:	4b98      	ldr	r3, [pc, #608]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008372:	2180      	movs	r1, #128	; 0x80
 8008374:	0549      	lsls	r1, r1, #21
 8008376:	430a      	orrs	r2, r1
 8008378:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800837a:	2317      	movs	r3, #23
 800837c:	18fb      	adds	r3, r7, r3
 800837e:	2201      	movs	r2, #1
 8008380:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008382:	4b95      	ldr	r3, [pc, #596]	; (80085d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	2380      	movs	r3, #128	; 0x80
 8008388:	005b      	lsls	r3, r3, #1
 800838a:	4013      	ands	r3, r2
 800838c:	d11a      	bne.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800838e:	4b92      	ldr	r3, [pc, #584]	; (80085d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	4b91      	ldr	r3, [pc, #580]	; (80085d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8008394:	2180      	movs	r1, #128	; 0x80
 8008396:	0049      	lsls	r1, r1, #1
 8008398:	430a      	orrs	r2, r1
 800839a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800839c:	f7fd fa62 	bl	8005864 <HAL_GetTick>
 80083a0:	0003      	movs	r3, r0
 80083a2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083a4:	e008      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a6:	f7fd fa5d 	bl	8005864 <HAL_GetTick>
 80083aa:	0002      	movs	r2, r0
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	2b64      	cmp	r3, #100	; 0x64
 80083b2:	d901      	bls.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e108      	b.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083b8:	4b87      	ldr	r3, [pc, #540]	; (80085d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	2380      	movs	r3, #128	; 0x80
 80083be:	005b      	lsls	r3, r3, #1
 80083c0:	4013      	ands	r3, r2
 80083c2:	d0f0      	beq.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80083c4:	4b83      	ldr	r3, [pc, #524]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	23c0      	movs	r3, #192	; 0xc0
 80083ca:	039b      	lsls	r3, r3, #14
 80083cc:	4013      	ands	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	23c0      	movs	r3, #192	; 0xc0
 80083d6:	039b      	lsls	r3, r3, #14
 80083d8:	4013      	ands	r3, r2
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d107      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	689a      	ldr	r2, [r3, #8]
 80083e4:	23c0      	movs	r3, #192	; 0xc0
 80083e6:	039b      	lsls	r3, r3, #14
 80083e8:	4013      	ands	r3, r2
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d013      	beq.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	23c0      	movs	r3, #192	; 0xc0
 80083f6:	029b      	lsls	r3, r3, #10
 80083f8:	401a      	ands	r2, r3
 80083fa:	23c0      	movs	r3, #192	; 0xc0
 80083fc:	029b      	lsls	r3, r3, #10
 80083fe:	429a      	cmp	r2, r3
 8008400:	d10a      	bne.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008402:	4b74      	ldr	r3, [pc, #464]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	2380      	movs	r3, #128	; 0x80
 8008408:	029b      	lsls	r3, r3, #10
 800840a:	401a      	ands	r2, r3
 800840c:	2380      	movs	r3, #128	; 0x80
 800840e:	029b      	lsls	r3, r3, #10
 8008410:	429a      	cmp	r2, r3
 8008412:	d101      	bne.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e0d8      	b.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8008418:	4b6e      	ldr	r3, [pc, #440]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800841a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800841c:	23c0      	movs	r3, #192	; 0xc0
 800841e:	029b      	lsls	r3, r3, #10
 8008420:	4013      	ands	r3, r2
 8008422:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d049      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x186>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	23c0      	movs	r3, #192	; 0xc0
 8008430:	029b      	lsls	r3, r3, #10
 8008432:	4013      	ands	r3, r2
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	429a      	cmp	r2, r3
 8008438:	d004      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2220      	movs	r2, #32
 8008440:	4013      	ands	r3, r2
 8008442:	d10d      	bne.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	689a      	ldr	r2, [r3, #8]
 8008448:	23c0      	movs	r3, #192	; 0xc0
 800844a:	029b      	lsls	r3, r3, #10
 800844c:	4013      	ands	r3, r2
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	429a      	cmp	r2, r3
 8008452:	d034      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	2380      	movs	r3, #128	; 0x80
 800845a:	011b      	lsls	r3, r3, #4
 800845c:	4013      	ands	r3, r2
 800845e:	d02e      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8008460:	4b5c      	ldr	r3, [pc, #368]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008462:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008464:	4a5d      	ldr	r2, [pc, #372]	; (80085dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8008466:	4013      	ands	r3, r2
 8008468:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800846a:	4b5a      	ldr	r3, [pc, #360]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800846c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800846e:	4b59      	ldr	r3, [pc, #356]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008470:	2180      	movs	r1, #128	; 0x80
 8008472:	0309      	lsls	r1, r1, #12
 8008474:	430a      	orrs	r2, r1
 8008476:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008478:	4b56      	ldr	r3, [pc, #344]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800847a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800847c:	4b55      	ldr	r3, [pc, #340]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800847e:	4958      	ldr	r1, [pc, #352]	; (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8008480:	400a      	ands	r2, r1
 8008482:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8008484:	4b53      	ldr	r3, [pc, #332]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	2380      	movs	r3, #128	; 0x80
 800848e:	005b      	lsls	r3, r3, #1
 8008490:	4013      	ands	r3, r2
 8008492:	d014      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008494:	f7fd f9e6 	bl	8005864 <HAL_GetTick>
 8008498:	0003      	movs	r3, r0
 800849a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800849c:	e009      	b.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800849e:	f7fd f9e1 	bl	8005864 <HAL_GetTick>
 80084a2:	0002      	movs	r2, r0
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	1ad3      	subs	r3, r2, r3
 80084a8:	4a4e      	ldr	r2, [pc, #312]	; (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d901      	bls.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e08b      	b.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80084b2:	4b48      	ldr	r3, [pc, #288]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80084b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084b6:	2380      	movs	r3, #128	; 0x80
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4013      	ands	r3, r2
 80084bc:	d0ef      	beq.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	685a      	ldr	r2, [r3, #4]
 80084c2:	23c0      	movs	r3, #192	; 0xc0
 80084c4:	029b      	lsls	r3, r3, #10
 80084c6:	401a      	ands	r2, r3
 80084c8:	23c0      	movs	r3, #192	; 0xc0
 80084ca:	029b      	lsls	r3, r3, #10
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d10c      	bne.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80084d0:	4b40      	ldr	r3, [pc, #256]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a44      	ldr	r2, [pc, #272]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80084d6:	4013      	ands	r3, r2
 80084d8:	0019      	movs	r1, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685a      	ldr	r2, [r3, #4]
 80084de:	23c0      	movs	r3, #192	; 0xc0
 80084e0:	039b      	lsls	r3, r3, #14
 80084e2:	401a      	ands	r2, r3
 80084e4:	4b3b      	ldr	r3, [pc, #236]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80084e6:	430a      	orrs	r2, r1
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	4b3a      	ldr	r3, [pc, #232]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80084ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	685a      	ldr	r2, [r3, #4]
 80084f2:	23c0      	movs	r3, #192	; 0xc0
 80084f4:	029b      	lsls	r3, r3, #10
 80084f6:	401a      	ands	r2, r3
 80084f8:	4b36      	ldr	r3, [pc, #216]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80084fa:	430a      	orrs	r2, r1
 80084fc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80084fe:	2317      	movs	r3, #23
 8008500:	18fb      	adds	r3, r7, r3
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d105      	bne.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008508:	4b32      	ldr	r3, [pc, #200]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800850a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800850c:	4b31      	ldr	r3, [pc, #196]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800850e:	4937      	ldr	r1, [pc, #220]	; (80085ec <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8008510:	400a      	ands	r2, r1
 8008512:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2201      	movs	r2, #1
 800851a:	4013      	ands	r3, r2
 800851c:	d009      	beq.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800851e:	4b2d      	ldr	r3, [pc, #180]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008522:	2203      	movs	r2, #3
 8008524:	4393      	bics	r3, r2
 8008526:	0019      	movs	r1, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	4b29      	ldr	r3, [pc, #164]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800852e:	430a      	orrs	r2, r1
 8008530:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2202      	movs	r2, #2
 8008538:	4013      	ands	r3, r2
 800853a:	d009      	beq.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800853c:	4b25      	ldr	r3, [pc, #148]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800853e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008540:	220c      	movs	r2, #12
 8008542:	4393      	bics	r3, r2
 8008544:	0019      	movs	r1, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691a      	ldr	r2, [r3, #16]
 800854a:	4b22      	ldr	r3, [pc, #136]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800854c:	430a      	orrs	r2, r1
 800854e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2204      	movs	r2, #4
 8008556:	4013      	ands	r3, r2
 8008558:	d009      	beq.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800855a:	4b1e      	ldr	r3, [pc, #120]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800855c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800855e:	4a24      	ldr	r2, [pc, #144]	; (80085f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8008560:	4013      	ands	r3, r2
 8008562:	0019      	movs	r1, r3
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	695a      	ldr	r2, [r3, #20]
 8008568:	4b1a      	ldr	r3, [pc, #104]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800856a:	430a      	orrs	r2, r1
 800856c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2208      	movs	r2, #8
 8008574:	4013      	ands	r3, r2
 8008576:	d009      	beq.n	800858c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008578:	4b16      	ldr	r3, [pc, #88]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800857a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800857c:	4a1d      	ldr	r2, [pc, #116]	; (80085f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800857e:	4013      	ands	r3, r2
 8008580:	0019      	movs	r1, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	699a      	ldr	r2, [r3, #24]
 8008586:	4b13      	ldr	r3, [pc, #76]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008588:	430a      	orrs	r2, r1
 800858a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2240      	movs	r2, #64	; 0x40
 8008592:	4013      	ands	r3, r2
 8008594:	d009      	beq.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008596:	4b0f      	ldr	r3, [pc, #60]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8008598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800859a:	4a17      	ldr	r2, [pc, #92]	; (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800859c:	4013      	ands	r3, r2
 800859e:	0019      	movs	r1, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a1a      	ldr	r2, [r3, #32]
 80085a4:	4b0b      	ldr	r3, [pc, #44]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80085a6:	430a      	orrs	r2, r1
 80085a8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2280      	movs	r2, #128	; 0x80
 80085b0:	4013      	ands	r3, r2
 80085b2:	d009      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80085b4:	4b07      	ldr	r3, [pc, #28]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80085b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085b8:	4a10      	ldr	r2, [pc, #64]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085ba:	4013      	ands	r3, r2
 80085bc:	0019      	movs	r1, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	69da      	ldr	r2, [r3, #28]
 80085c2:	4b04      	ldr	r3, [pc, #16]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80085c4:	430a      	orrs	r2, r1
 80085c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	0018      	movs	r0, r3
 80085cc:	46bd      	mov	sp, r7
 80085ce:	b006      	add	sp, #24
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	46c0      	nop			; (mov r8, r8)
 80085d4:	40021000 	.word	0x40021000
 80085d8:	40007000 	.word	0x40007000
 80085dc:	fffcffff 	.word	0xfffcffff
 80085e0:	fff7ffff 	.word	0xfff7ffff
 80085e4:	00001388 	.word	0x00001388
 80085e8:	ffcfffff 	.word	0xffcfffff
 80085ec:	efffffff 	.word	0xefffffff
 80085f0:	fffff3ff 	.word	0xfffff3ff
 80085f4:	ffffcfff 	.word	0xffffcfff
 80085f8:	fbffffff 	.word	0xfbffffff
 80085fc:	fff3ffff 	.word	0xfff3ffff

08008600 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e083      	b.n	800871a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008616:	2b00      	cmp	r3, #0
 8008618:	d109      	bne.n	800862e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	2382      	movs	r3, #130	; 0x82
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	429a      	cmp	r2, r3
 8008624:	d009      	beq.n	800863a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	61da      	str	r2, [r3, #28]
 800862c:	e005      	b.n	800863a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2251      	movs	r2, #81	; 0x51
 8008644:	5c9b      	ldrb	r3, [r3, r2]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d107      	bne.n	800865c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2250      	movs	r2, #80	; 0x50
 8008650:	2100      	movs	r1, #0
 8008652:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	0018      	movs	r0, r3
 8008658:	f7fc f9b6 	bl	80049c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2251      	movs	r2, #81	; 0x51
 8008660:	2102      	movs	r1, #2
 8008662:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2140      	movs	r1, #64	; 0x40
 8008670:	438a      	bics	r2, r1
 8008672:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	2382      	movs	r3, #130	; 0x82
 800867a:	005b      	lsls	r3, r3, #1
 800867c:	401a      	ands	r2, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6899      	ldr	r1, [r3, #8]
 8008682:	2384      	movs	r3, #132	; 0x84
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	400b      	ands	r3, r1
 8008688:	431a      	orrs	r2, r3
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	68d9      	ldr	r1, [r3, #12]
 800868e:	2380      	movs	r3, #128	; 0x80
 8008690:	011b      	lsls	r3, r3, #4
 8008692:	400b      	ands	r3, r1
 8008694:	431a      	orrs	r2, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	2102      	movs	r1, #2
 800869c:	400b      	ands	r3, r1
 800869e:	431a      	orrs	r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	695b      	ldr	r3, [r3, #20]
 80086a4:	2101      	movs	r1, #1
 80086a6:	400b      	ands	r3, r1
 80086a8:	431a      	orrs	r2, r3
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6999      	ldr	r1, [r3, #24]
 80086ae:	2380      	movs	r3, #128	; 0x80
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	400b      	ands	r3, r1
 80086b4:	431a      	orrs	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	2138      	movs	r1, #56	; 0x38
 80086bc:	400b      	ands	r3, r1
 80086be:	431a      	orrs	r2, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	2180      	movs	r1, #128	; 0x80
 80086c6:	400b      	ands	r3, r1
 80086c8:	431a      	orrs	r2, r3
 80086ca:	0011      	movs	r1, r2
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086d0:	2380      	movs	r3, #128	; 0x80
 80086d2:	019b      	lsls	r3, r3, #6
 80086d4:	401a      	ands	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	0c1b      	lsrs	r3, r3, #16
 80086e4:	2204      	movs	r2, #4
 80086e6:	4013      	ands	r3, r2
 80086e8:	0019      	movs	r1, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ee:	2210      	movs	r2, #16
 80086f0:	401a      	ands	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	69da      	ldr	r2, [r3, #28]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4907      	ldr	r1, [pc, #28]	; (8008724 <HAL_SPI_Init+0x124>)
 8008706:	400a      	ands	r2, r1
 8008708:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2251      	movs	r2, #81	; 0x51
 8008714:	2101      	movs	r1, #1
 8008716:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	0018      	movs	r0, r3
 800871c:	46bd      	mov	sp, r7
 800871e:	b002      	add	sp, #8
 8008720:	bd80      	pop	{r7, pc}
 8008722:	46c0      	nop			; (mov r8, r8)
 8008724:	fffff7ff 	.word	0xfffff7ff

08008728 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b088      	sub	sp, #32
 800872c:	af00      	add	r7, sp, #0
 800872e:	60f8      	str	r0, [r7, #12]
 8008730:	60b9      	str	r1, [r7, #8]
 8008732:	603b      	str	r3, [r7, #0]
 8008734:	1dbb      	adds	r3, r7, #6
 8008736:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008738:	231f      	movs	r3, #31
 800873a:	18fb      	adds	r3, r7, r3
 800873c:	2200      	movs	r2, #0
 800873e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2250      	movs	r2, #80	; 0x50
 8008744:	5c9b      	ldrb	r3, [r3, r2]
 8008746:	2b01      	cmp	r3, #1
 8008748:	d101      	bne.n	800874e <HAL_SPI_Transmit+0x26>
 800874a:	2302      	movs	r3, #2
 800874c:	e13e      	b.n	80089cc <HAL_SPI_Transmit+0x2a4>
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2250      	movs	r2, #80	; 0x50
 8008752:	2101      	movs	r1, #1
 8008754:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008756:	f7fd f885 	bl	8005864 <HAL_GetTick>
 800875a:	0003      	movs	r3, r0
 800875c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800875e:	2316      	movs	r3, #22
 8008760:	18fb      	adds	r3, r7, r3
 8008762:	1dba      	adds	r2, r7, #6
 8008764:	8812      	ldrh	r2, [r2, #0]
 8008766:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2251      	movs	r2, #81	; 0x51
 800876c:	5c9b      	ldrb	r3, [r3, r2]
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b01      	cmp	r3, #1
 8008772:	d004      	beq.n	800877e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8008774:	231f      	movs	r3, #31
 8008776:	18fb      	adds	r3, r7, r3
 8008778:	2202      	movs	r2, #2
 800877a:	701a      	strb	r2, [r3, #0]
    goto error;
 800877c:	e11b      	b.n	80089b6 <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d003      	beq.n	800878c <HAL_SPI_Transmit+0x64>
 8008784:	1dbb      	adds	r3, r7, #6
 8008786:	881b      	ldrh	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d104      	bne.n	8008796 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800878c:	231f      	movs	r3, #31
 800878e:	18fb      	adds	r3, r7, r3
 8008790:	2201      	movs	r2, #1
 8008792:	701a      	strb	r2, [r3, #0]
    goto error;
 8008794:	e10f      	b.n	80089b6 <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2251      	movs	r2, #81	; 0x51
 800879a:	2103      	movs	r1, #3
 800879c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	1dba      	adds	r2, r7, #6
 80087ae:	8812      	ldrh	r2, [r2, #0]
 80087b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	1dba      	adds	r2, r7, #6
 80087b6:	8812      	ldrh	r2, [r2, #0]
 80087b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2200      	movs	r2, #0
 80087c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	689a      	ldr	r2, [r3, #8]
 80087dc:	2380      	movs	r3, #128	; 0x80
 80087de:	021b      	lsls	r3, r3, #8
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d110      	bne.n	8008806 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2140      	movs	r1, #64	; 0x40
 80087f0:	438a      	bics	r2, r1
 80087f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2180      	movs	r1, #128	; 0x80
 8008800:	01c9      	lsls	r1, r1, #7
 8008802:	430a      	orrs	r2, r1
 8008804:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2240      	movs	r2, #64	; 0x40
 800880e:	4013      	ands	r3, r2
 8008810:	2b40      	cmp	r3, #64	; 0x40
 8008812:	d007      	beq.n	8008824 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2140      	movs	r1, #64	; 0x40
 8008820:	430a      	orrs	r2, r1
 8008822:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	2380      	movs	r3, #128	; 0x80
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	429a      	cmp	r2, r3
 800882e:	d14e      	bne.n	80088ce <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d004      	beq.n	8008842 <HAL_SPI_Transmit+0x11a>
 8008838:	2316      	movs	r3, #22
 800883a:	18fb      	adds	r3, r7, r3
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d13f      	bne.n	80088c2 <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008846:	881a      	ldrh	r2, [r3, #0]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008852:	1c9a      	adds	r2, r3, #2
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800885c:	b29b      	uxth	r3, r3
 800885e:	3b01      	subs	r3, #1
 8008860:	b29a      	uxth	r2, r3
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008866:	e02c      	b.n	80088c2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	2202      	movs	r2, #2
 8008870:	4013      	ands	r3, r2
 8008872:	2b02      	cmp	r3, #2
 8008874:	d112      	bne.n	800889c <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800887a:	881a      	ldrh	r2, [r3, #0]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008886:	1c9a      	adds	r2, r3, #2
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008890:	b29b      	uxth	r3, r3
 8008892:	3b01      	subs	r3, #1
 8008894:	b29a      	uxth	r2, r3
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	86da      	strh	r2, [r3, #54]	; 0x36
 800889a:	e012      	b.n	80088c2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800889c:	f7fc ffe2 	bl	8005864 <HAL_GetTick>
 80088a0:	0002      	movs	r2, r0
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d802      	bhi.n	80088b2 <HAL_SPI_Transmit+0x18a>
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	3301      	adds	r3, #1
 80088b0:	d102      	bne.n	80088b8 <HAL_SPI_Transmit+0x190>
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d104      	bne.n	80088c2 <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 80088b8:	231f      	movs	r3, #31
 80088ba:	18fb      	adds	r3, r7, r3
 80088bc:	2203      	movs	r2, #3
 80088be:	701a      	strb	r2, [r3, #0]
          goto error;
 80088c0:	e079      	b.n	80089b6 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1cd      	bne.n	8008868 <HAL_SPI_Transmit+0x140>
 80088cc:	e04f      	b.n	800896e <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d004      	beq.n	80088e0 <HAL_SPI_Transmit+0x1b8>
 80088d6:	2316      	movs	r3, #22
 80088d8:	18fb      	adds	r3, r7, r3
 80088da:	881b      	ldrh	r3, [r3, #0]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d141      	bne.n	8008964 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	330c      	adds	r3, #12
 80088ea:	7812      	ldrb	r2, [r2, #0]
 80088ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	3b01      	subs	r3, #1
 8008900:	b29a      	uxth	r2, r3
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008906:	e02d      	b.n	8008964 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	2202      	movs	r2, #2
 8008910:	4013      	ands	r3, r2
 8008912:	2b02      	cmp	r3, #2
 8008914:	d113      	bne.n	800893e <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	330c      	adds	r3, #12
 8008920:	7812      	ldrb	r2, [r2, #0]
 8008922:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008928:	1c5a      	adds	r2, r3, #1
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008932:	b29b      	uxth	r3, r3
 8008934:	3b01      	subs	r3, #1
 8008936:	b29a      	uxth	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	86da      	strh	r2, [r3, #54]	; 0x36
 800893c:	e012      	b.n	8008964 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800893e:	f7fc ff91 	bl	8005864 <HAL_GetTick>
 8008942:	0002      	movs	r2, r0
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	1ad3      	subs	r3, r2, r3
 8008948:	683a      	ldr	r2, [r7, #0]
 800894a:	429a      	cmp	r2, r3
 800894c:	d802      	bhi.n	8008954 <HAL_SPI_Transmit+0x22c>
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	3301      	adds	r3, #1
 8008952:	d102      	bne.n	800895a <HAL_SPI_Transmit+0x232>
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d104      	bne.n	8008964 <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 800895a:	231f      	movs	r3, #31
 800895c:	18fb      	adds	r3, r7, r3
 800895e:	2203      	movs	r2, #3
 8008960:	701a      	strb	r2, [r3, #0]
          goto error;
 8008962:	e028      	b.n	80089b6 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008968:	b29b      	uxth	r3, r3
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1cc      	bne.n	8008908 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800896e:	69ba      	ldr	r2, [r7, #24]
 8008970:	6839      	ldr	r1, [r7, #0]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	0018      	movs	r0, r3
 8008976:	f000 fc07 	bl	8009188 <SPI_EndRxTxTransaction>
 800897a:	1e03      	subs	r3, r0, #0
 800897c:	d002      	beq.n	8008984 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2220      	movs	r2, #32
 8008982:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d10a      	bne.n	80089a2 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800898c:	2300      	movs	r3, #0
 800898e:	613b      	str	r3, [r7, #16]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	613b      	str	r3, [r7, #16]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	613b      	str	r3, [r7, #16]
 80089a0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d004      	beq.n	80089b4 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 80089aa:	231f      	movs	r3, #31
 80089ac:	18fb      	adds	r3, r7, r3
 80089ae:	2201      	movs	r2, #1
 80089b0:	701a      	strb	r2, [r3, #0]
 80089b2:	e000      	b.n	80089b6 <HAL_SPI_Transmit+0x28e>
  }

error:
 80089b4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2251      	movs	r2, #81	; 0x51
 80089ba:	2101      	movs	r1, #1
 80089bc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2250      	movs	r2, #80	; 0x50
 80089c2:	2100      	movs	r1, #0
 80089c4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80089c6:	231f      	movs	r3, #31
 80089c8:	18fb      	adds	r3, r7, r3
 80089ca:	781b      	ldrb	r3, [r3, #0]
}
 80089cc:	0018      	movs	r0, r3
 80089ce:	46bd      	mov	sp, r7
 80089d0:	b008      	add	sp, #32
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089d4:	b590      	push	{r4, r7, lr}
 80089d6:	b089      	sub	sp, #36	; 0x24
 80089d8:	af02      	add	r7, sp, #8
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	603b      	str	r3, [r7, #0]
 80089e0:	1dbb      	adds	r3, r7, #6
 80089e2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80089e4:	2317      	movs	r3, #23
 80089e6:	18fb      	adds	r3, r7, r3
 80089e8:	2200      	movs	r2, #0
 80089ea:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	2382      	movs	r3, #130	; 0x82
 80089f2:	005b      	lsls	r3, r3, #1
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d113      	bne.n	8008a20 <HAL_SPI_Receive+0x4c>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d10f      	bne.n	8008a20 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2251      	movs	r2, #81	; 0x51
 8008a04:	2104      	movs	r1, #4
 8008a06:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008a08:	1dbb      	adds	r3, r7, #6
 8008a0a:	881c      	ldrh	r4, [r3, #0]
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	68b9      	ldr	r1, [r7, #8]
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	9300      	str	r3, [sp, #0]
 8008a16:	0023      	movs	r3, r4
 8008a18:	f000 f902 	bl	8008c20 <HAL_SPI_TransmitReceive>
 8008a1c:	0003      	movs	r3, r0
 8008a1e:	e0f9      	b.n	8008c14 <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2250      	movs	r2, #80	; 0x50
 8008a24:	5c9b      	ldrb	r3, [r3, r2]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d101      	bne.n	8008a2e <HAL_SPI_Receive+0x5a>
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	e0f2      	b.n	8008c14 <HAL_SPI_Receive+0x240>
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2250      	movs	r2, #80	; 0x50
 8008a32:	2101      	movs	r1, #1
 8008a34:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a36:	f7fc ff15 	bl	8005864 <HAL_GetTick>
 8008a3a:	0003      	movs	r3, r0
 8008a3c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2251      	movs	r2, #81	; 0x51
 8008a42:	5c9b      	ldrb	r3, [r3, r2]
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d004      	beq.n	8008a54 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8008a4a:	2317      	movs	r3, #23
 8008a4c:	18fb      	adds	r3, r7, r3
 8008a4e:	2202      	movs	r2, #2
 8008a50:	701a      	strb	r2, [r3, #0]
    goto error;
 8008a52:	e0d4      	b.n	8008bfe <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d003      	beq.n	8008a62 <HAL_SPI_Receive+0x8e>
 8008a5a:	1dbb      	adds	r3, r7, #6
 8008a5c:	881b      	ldrh	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d104      	bne.n	8008a6c <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8008a62:	2317      	movs	r3, #23
 8008a64:	18fb      	adds	r3, r7, r3
 8008a66:	2201      	movs	r2, #1
 8008a68:	701a      	strb	r2, [r3, #0]
    goto error;
 8008a6a:	e0c8      	b.n	8008bfe <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2251      	movs	r2, #81	; 0x51
 8008a70:	2104      	movs	r1, #4
 8008a72:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	1dba      	adds	r2, r7, #6
 8008a84:	8812      	ldrh	r2, [r2, #0]
 8008a86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	1dba      	adds	r2, r7, #6
 8008a8c:	8812      	ldrh	r2, [r2, #0]
 8008a8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	689a      	ldr	r2, [r3, #8]
 8008ab2:	2380      	movs	r3, #128	; 0x80
 8008ab4:	021b      	lsls	r3, r3, #8
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d10f      	bne.n	8008ada <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2140      	movs	r1, #64	; 0x40
 8008ac6:	438a      	bics	r2, r1
 8008ac8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4951      	ldr	r1, [pc, #324]	; (8008c1c <HAL_SPI_Receive+0x248>)
 8008ad6:	400a      	ands	r2, r1
 8008ad8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2240      	movs	r2, #64	; 0x40
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	2b40      	cmp	r3, #64	; 0x40
 8008ae6:	d007      	beq.n	8008af8 <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2140      	movs	r1, #64	; 0x40
 8008af4:	430a      	orrs	r2, r1
 8008af6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d164      	bne.n	8008bca <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008b00:	e02f      	b.n	8008b62 <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d115      	bne.n	8008b3c <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	330c      	adds	r3, #12
 8008b16:	001a      	movs	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1c:	7812      	ldrb	r2, [r2, #0]
 8008b1e:	b2d2      	uxtb	r2, r2
 8008b20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b26:	1c5a      	adds	r2, r3, #1
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	3b01      	subs	r3, #1
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b3a:	e012      	b.n	8008b62 <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b3c:	f7fc fe92 	bl	8005864 <HAL_GetTick>
 8008b40:	0002      	movs	r2, r0
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	1ad3      	subs	r3, r2, r3
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d802      	bhi.n	8008b52 <HAL_SPI_Receive+0x17e>
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	3301      	adds	r3, #1
 8008b50:	d102      	bne.n	8008b58 <HAL_SPI_Receive+0x184>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d104      	bne.n	8008b62 <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8008b58:	2317      	movs	r3, #23
 8008b5a:	18fb      	adds	r3, r7, r3
 8008b5c:	2203      	movs	r2, #3
 8008b5e:	701a      	strb	r2, [r3, #0]
          goto error;
 8008b60:	e04d      	b.n	8008bfe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d1ca      	bne.n	8008b02 <HAL_SPI_Receive+0x12e>
 8008b6c:	e032      	b.n	8008bd4 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	2201      	movs	r2, #1
 8008b76:	4013      	ands	r3, r2
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d113      	bne.n	8008ba4 <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68da      	ldr	r2, [r3, #12]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b86:	b292      	uxth	r2, r2
 8008b88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8e:	1c9a      	adds	r2, r3, #2
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	b29a      	uxth	r2, r3
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ba2:	e012      	b.n	8008bca <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ba4:	f7fc fe5e 	bl	8005864 <HAL_GetTick>
 8008ba8:	0002      	movs	r2, r0
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d802      	bhi.n	8008bba <HAL_SPI_Receive+0x1e6>
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	d102      	bne.n	8008bc0 <HAL_SPI_Receive+0x1ec>
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d104      	bne.n	8008bca <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 8008bc0:	2317      	movs	r3, #23
 8008bc2:	18fb      	adds	r3, r7, r3
 8008bc4:	2203      	movs	r2, #3
 8008bc6:	701a      	strb	r2, [r3, #0]
          goto error;
 8008bc8:	e019      	b.n	8008bfe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1cc      	bne.n	8008b6e <HAL_SPI_Receive+0x19a>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008bd4:	693a      	ldr	r2, [r7, #16]
 8008bd6:	6839      	ldr	r1, [r7, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	0018      	movs	r0, r3
 8008bdc:	f000 fa6a 	bl	80090b4 <SPI_EndRxTransaction>
 8008be0:	1e03      	subs	r3, r0, #0
 8008be2:	d002      	beq.n	8008bea <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2220      	movs	r2, #32
 8008be8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d004      	beq.n	8008bfc <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8008bf2:	2317      	movs	r3, #23
 8008bf4:	18fb      	adds	r3, r7, r3
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	701a      	strb	r2, [r3, #0]
 8008bfa:	e000      	b.n	8008bfe <HAL_SPI_Receive+0x22a>
  }

error :
 8008bfc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2251      	movs	r2, #81	; 0x51
 8008c02:	2101      	movs	r1, #1
 8008c04:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2250      	movs	r2, #80	; 0x50
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008c0e:	2317      	movs	r3, #23
 8008c10:	18fb      	adds	r3, r7, r3
 8008c12:	781b      	ldrb	r3, [r3, #0]
}
 8008c14:	0018      	movs	r0, r3
 8008c16:	46bd      	mov	sp, r7
 8008c18:	b007      	add	sp, #28
 8008c1a:	bd90      	pop	{r4, r7, pc}
 8008c1c:	ffffbfff 	.word	0xffffbfff

08008c20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b08c      	sub	sp, #48	; 0x30
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
 8008c2c:	001a      	movs	r2, r3
 8008c2e:	1cbb      	adds	r3, r7, #2
 8008c30:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008c32:	2301      	movs	r3, #1
 8008c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008c36:	232b      	movs	r3, #43	; 0x2b
 8008c38:	18fb      	adds	r3, r7, r3
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2250      	movs	r2, #80	; 0x50
 8008c42:	5c9b      	ldrb	r3, [r3, r2]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d101      	bne.n	8008c4c <HAL_SPI_TransmitReceive+0x2c>
 8008c48:	2302      	movs	r3, #2
 8008c4a:	e1a0      	b.n	8008f8e <HAL_SPI_TransmitReceive+0x36e>
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2250      	movs	r2, #80	; 0x50
 8008c50:	2101      	movs	r1, #1
 8008c52:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c54:	f7fc fe06 	bl	8005864 <HAL_GetTick>
 8008c58:	0003      	movs	r3, r0
 8008c5a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c5c:	2023      	movs	r0, #35	; 0x23
 8008c5e:	183b      	adds	r3, r7, r0
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	2151      	movs	r1, #81	; 0x51
 8008c64:	5c52      	ldrb	r2, [r2, r1]
 8008c66:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008c6e:	231a      	movs	r3, #26
 8008c70:	18fb      	adds	r3, r7, r3
 8008c72:	1cba      	adds	r2, r7, #2
 8008c74:	8812      	ldrh	r2, [r2, #0]
 8008c76:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c78:	183b      	adds	r3, r7, r0
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d011      	beq.n	8008ca4 <HAL_SPI_TransmitReceive+0x84>
 8008c80:	69fa      	ldr	r2, [r7, #28]
 8008c82:	2382      	movs	r3, #130	; 0x82
 8008c84:	005b      	lsls	r3, r3, #1
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d107      	bne.n	8008c9a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d103      	bne.n	8008c9a <HAL_SPI_TransmitReceive+0x7a>
 8008c92:	183b      	adds	r3, r7, r0
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	2b04      	cmp	r3, #4
 8008c98:	d004      	beq.n	8008ca4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008c9a:	232b      	movs	r3, #43	; 0x2b
 8008c9c:	18fb      	adds	r3, r7, r3
 8008c9e:	2202      	movs	r2, #2
 8008ca0:	701a      	strb	r2, [r3, #0]
    goto error;
 8008ca2:	e169      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d006      	beq.n	8008cb8 <HAL_SPI_TransmitReceive+0x98>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d003      	beq.n	8008cb8 <HAL_SPI_TransmitReceive+0x98>
 8008cb0:	1cbb      	adds	r3, r7, #2
 8008cb2:	881b      	ldrh	r3, [r3, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d104      	bne.n	8008cc2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8008cb8:	232b      	movs	r3, #43	; 0x2b
 8008cba:	18fb      	adds	r3, r7, r3
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	701a      	strb	r2, [r3, #0]
    goto error;
 8008cc0:	e15a      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2251      	movs	r2, #81	; 0x51
 8008cc6:	5c9b      	ldrb	r3, [r3, r2]
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b04      	cmp	r3, #4
 8008ccc:	d003      	beq.n	8008cd6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2251      	movs	r2, #81	; 0x51
 8008cd2:	2105      	movs	r1, #5
 8008cd4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	1cba      	adds	r2, r7, #2
 8008ce6:	8812      	ldrh	r2, [r2, #0]
 8008ce8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	1cba      	adds	r2, r7, #2
 8008cee:	8812      	ldrh	r2, [r2, #0]
 8008cf0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	1cba      	adds	r2, r7, #2
 8008cfc:	8812      	ldrh	r2, [r2, #0]
 8008cfe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	1cba      	adds	r2, r7, #2
 8008d04:	8812      	ldrh	r2, [r2, #0]
 8008d06:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2200      	movs	r2, #0
 8008d12:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2240      	movs	r2, #64	; 0x40
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	2b40      	cmp	r3, #64	; 0x40
 8008d20:	d007      	beq.n	8008d32 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2140      	movs	r1, #64	; 0x40
 8008d2e:	430a      	orrs	r2, r1
 8008d30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	68da      	ldr	r2, [r3, #12]
 8008d36:	2380      	movs	r3, #128	; 0x80
 8008d38:	011b      	lsls	r3, r3, #4
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d000      	beq.n	8008d40 <HAL_SPI_TransmitReceive+0x120>
 8008d3e:	e07a      	b.n	8008e36 <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d004      	beq.n	8008d52 <HAL_SPI_TransmitReceive+0x132>
 8008d48:	231a      	movs	r3, #26
 8008d4a:	18fb      	adds	r3, r7, r3
 8008d4c:	881b      	ldrh	r3, [r3, #0]
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d166      	bne.n	8008e20 <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d56:	881a      	ldrh	r2, [r3, #0]
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d62:	1c9a      	adds	r2, r3, #2
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d76:	e053      	b.n	8008e20 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	2202      	movs	r2, #2
 8008d80:	4013      	ands	r3, r2
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d11b      	bne.n	8008dbe <HAL_SPI_TransmitReceive+0x19e>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d016      	beq.n	8008dbe <HAL_SPI_TransmitReceive+0x19e>
 8008d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d113      	bne.n	8008dbe <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d9a:	881a      	ldrh	r2, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008da6:	1c9a      	adds	r2, r3, #2
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	3b01      	subs	r3, #1
 8008db4:	b29a      	uxth	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	4013      	ands	r3, r2
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d119      	bne.n	8008e00 <HAL_SPI_TransmitReceive+0x1e0>
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d014      	beq.n	8008e00 <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	68da      	ldr	r2, [r3, #12]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de0:	b292      	uxth	r2, r2
 8008de2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de8:	1c9a      	adds	r2, r3, #2
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	3b01      	subs	r3, #1
 8008df6:	b29a      	uxth	r2, r3
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e00:	f7fc fd30 	bl	8005864 <HAL_GetTick>
 8008e04:	0002      	movs	r2, r0
 8008e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d807      	bhi.n	8008e20 <HAL_SPI_TransmitReceive+0x200>
 8008e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e12:	3301      	adds	r3, #1
 8008e14:	d004      	beq.n	8008e20 <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 8008e16:	232b      	movs	r3, #43	; 0x2b
 8008e18:	18fb      	adds	r3, r7, r3
 8008e1a:	2203      	movs	r2, #3
 8008e1c:	701a      	strb	r2, [r3, #0]
        goto error;
 8008e1e:	e0ab      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1a6      	bne.n	8008d78 <HAL_SPI_TransmitReceive+0x158>
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1a1      	bne.n	8008d78 <HAL_SPI_TransmitReceive+0x158>
 8008e34:	e07f      	b.n	8008f36 <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d005      	beq.n	8008e4a <HAL_SPI_TransmitReceive+0x22a>
 8008e3e:	231a      	movs	r3, #26
 8008e40:	18fb      	adds	r3, r7, r3
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d000      	beq.n	8008e4a <HAL_SPI_TransmitReceive+0x22a>
 8008e48:	e06b      	b.n	8008f22 <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	330c      	adds	r3, #12
 8008e54:	7812      	ldrb	r2, [r2, #0]
 8008e56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e70:	e057      	b.n	8008f22 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	2202      	movs	r2, #2
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	2b02      	cmp	r3, #2
 8008e7e:	d11c      	bne.n	8008eba <HAL_SPI_TransmitReceive+0x29a>
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d017      	beq.n	8008eba <HAL_SPI_TransmitReceive+0x29a>
 8008e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d114      	bne.n	8008eba <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	330c      	adds	r3, #12
 8008e9a:	7812      	ldrb	r2, [r2, #0]
 8008e9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea2:	1c5a      	adds	r2, r3, #1
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	3b01      	subs	r3, #1
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d119      	bne.n	8008efc <HAL_SPI_TransmitReceive+0x2dc>
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d014      	beq.n	8008efc <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68da      	ldr	r2, [r3, #12]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008edc:	b2d2      	uxtb	r2, r2
 8008ede:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee4:	1c5a      	adds	r2, r3, #1
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008efc:	f7fc fcb2 	bl	8005864 <HAL_GetTick>
 8008f00:	0002      	movs	r2, r0
 8008f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d802      	bhi.n	8008f12 <HAL_SPI_TransmitReceive+0x2f2>
 8008f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f0e:	3301      	adds	r3, #1
 8008f10:	d102      	bne.n	8008f18 <HAL_SPI_TransmitReceive+0x2f8>
 8008f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d104      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 8008f18:	232b      	movs	r3, #43	; 0x2b
 8008f1a:	18fb      	adds	r3, r7, r3
 8008f1c:	2203      	movs	r2, #3
 8008f1e:	701a      	strb	r2, [r3, #0]
        goto error;
 8008f20:	e02a      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1a2      	bne.n	8008e72 <HAL_SPI_TransmitReceive+0x252>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d19d      	bne.n	8008e72 <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	0018      	movs	r0, r3
 8008f3e:	f000 f923 	bl	8009188 <SPI_EndRxTxTransaction>
 8008f42:	1e03      	subs	r3, r0, #0
 8008f44:	d007      	beq.n	8008f56 <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 8008f46:	232b      	movs	r3, #43	; 0x2b
 8008f48:	18fb      	adds	r3, r7, r3
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2220      	movs	r2, #32
 8008f52:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008f54:	e010      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f5e:	2300      	movs	r3, #0
 8008f60:	617b      	str	r3, [r7, #20]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	617b      	str	r3, [r7, #20]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	617b      	str	r3, [r7, #20]
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	e000      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x358>
  }

error :
 8008f76:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2251      	movs	r2, #81	; 0x51
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2250      	movs	r2, #80	; 0x50
 8008f84:	2100      	movs	r1, #0
 8008f86:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008f88:	232b      	movs	r3, #43	; 0x2b
 8008f8a:	18fb      	adds	r3, r7, r3
 8008f8c:	781b      	ldrb	r3, [r3, #0]
}
 8008f8e:	0018      	movs	r0, r3
 8008f90:	46bd      	mov	sp, r7
 8008f92:	b00c      	add	sp, #48	; 0x30
 8008f94:	bd80      	pop	{r7, pc}
	...

08008f98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b088      	sub	sp, #32
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	603b      	str	r3, [r7, #0]
 8008fa4:	1dfb      	adds	r3, r7, #7
 8008fa6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008fa8:	f7fc fc5c 	bl	8005864 <HAL_GetTick>
 8008fac:	0002      	movs	r2, r0
 8008fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	18d3      	adds	r3, r2, r3
 8008fb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008fb8:	f7fc fc54 	bl	8005864 <HAL_GetTick>
 8008fbc:	0003      	movs	r3, r0
 8008fbe:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008fc0:	4b3a      	ldr	r3, [pc, #232]	; (80090ac <SPI_WaitFlagStateUntilTimeout+0x114>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	015b      	lsls	r3, r3, #5
 8008fc6:	0d1b      	lsrs	r3, r3, #20
 8008fc8:	69fa      	ldr	r2, [r7, #28]
 8008fca:	4353      	muls	r3, r2
 8008fcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fce:	e058      	b.n	8009082 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	d055      	beq.n	8009082 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008fd6:	f7fc fc45 	bl	8005864 <HAL_GetTick>
 8008fda:	0002      	movs	r2, r0
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	1ad3      	subs	r3, r2, r3
 8008fe0:	69fa      	ldr	r2, [r7, #28]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d902      	bls.n	8008fec <SPI_WaitFlagStateUntilTimeout+0x54>
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d142      	bne.n	8009072 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	685a      	ldr	r2, [r3, #4]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	21e0      	movs	r1, #224	; 0xe0
 8008ff8:	438a      	bics	r2, r1
 8008ffa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	685a      	ldr	r2, [r3, #4]
 8009000:	2382      	movs	r3, #130	; 0x82
 8009002:	005b      	lsls	r3, r3, #1
 8009004:	429a      	cmp	r2, r3
 8009006:	d113      	bne.n	8009030 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	689a      	ldr	r2, [r3, #8]
 800900c:	2380      	movs	r3, #128	; 0x80
 800900e:	021b      	lsls	r3, r3, #8
 8009010:	429a      	cmp	r2, r3
 8009012:	d005      	beq.n	8009020 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	689a      	ldr	r2, [r3, #8]
 8009018:	2380      	movs	r3, #128	; 0x80
 800901a:	00db      	lsls	r3, r3, #3
 800901c:	429a      	cmp	r2, r3
 800901e:	d107      	bne.n	8009030 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2140      	movs	r1, #64	; 0x40
 800902c:	438a      	bics	r2, r1
 800902e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009034:	2380      	movs	r3, #128	; 0x80
 8009036:	019b      	lsls	r3, r3, #6
 8009038:	429a      	cmp	r2, r3
 800903a:	d110      	bne.n	800905e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	491a      	ldr	r1, [pc, #104]	; (80090b0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009048:	400a      	ands	r2, r1
 800904a:	601a      	str	r2, [r3, #0]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2180      	movs	r1, #128	; 0x80
 8009058:	0189      	lsls	r1, r1, #6
 800905a:	430a      	orrs	r2, r1
 800905c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2251      	movs	r2, #81	; 0x51
 8009062:	2101      	movs	r1, #1
 8009064:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2250      	movs	r2, #80	; 0x50
 800906a:	2100      	movs	r1, #0
 800906c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800906e:	2303      	movs	r3, #3
 8009070:	e017      	b.n	80090a2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d101      	bne.n	800907c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	3b01      	subs	r3, #1
 8009080:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	4013      	ands	r3, r2
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	425a      	negs	r2, r3
 8009092:	4153      	adcs	r3, r2
 8009094:	b2db      	uxtb	r3, r3
 8009096:	001a      	movs	r2, r3
 8009098:	1dfb      	adds	r3, r7, #7
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	429a      	cmp	r2, r3
 800909e:	d197      	bne.n	8008fd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	0018      	movs	r0, r3
 80090a4:	46bd      	mov	sp, r7
 80090a6:	b008      	add	sp, #32
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	46c0      	nop			; (mov r8, r8)
 80090ac:	20000020 	.word	0x20000020
 80090b0:	ffffdfff 	.word	0xffffdfff

080090b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af02      	add	r7, sp, #8
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	685a      	ldr	r2, [r3, #4]
 80090c4:	2382      	movs	r3, #130	; 0x82
 80090c6:	005b      	lsls	r3, r3, #1
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d113      	bne.n	80090f4 <SPI_EndRxTransaction+0x40>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	689a      	ldr	r2, [r3, #8]
 80090d0:	2380      	movs	r3, #128	; 0x80
 80090d2:	021b      	lsls	r3, r3, #8
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d005      	beq.n	80090e4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	689a      	ldr	r2, [r3, #8]
 80090dc:	2380      	movs	r3, #128	; 0x80
 80090de:	00db      	lsls	r3, r3, #3
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d107      	bne.n	80090f4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2140      	movs	r1, #64	; 0x40
 80090f0:	438a      	bics	r2, r1
 80090f2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	685a      	ldr	r2, [r3, #4]
 80090f8:	2382      	movs	r3, #130	; 0x82
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d12b      	bne.n	8009158 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	2380      	movs	r3, #128	; 0x80
 8009106:	00db      	lsls	r3, r3, #3
 8009108:	429a      	cmp	r2, r3
 800910a:	d012      	beq.n	8009132 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	0013      	movs	r3, r2
 8009116:	2200      	movs	r2, #0
 8009118:	2180      	movs	r1, #128	; 0x80
 800911a:	f7ff ff3d 	bl	8008f98 <SPI_WaitFlagStateUntilTimeout>
 800911e:	1e03      	subs	r3, r0, #0
 8009120:	d02d      	beq.n	800917e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009126:	2220      	movs	r2, #32
 8009128:	431a      	orrs	r2, r3
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e026      	b.n	8009180 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009132:	68ba      	ldr	r2, [r7, #8]
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	0013      	movs	r3, r2
 800913c:	2200      	movs	r2, #0
 800913e:	2101      	movs	r1, #1
 8009140:	f7ff ff2a 	bl	8008f98 <SPI_WaitFlagStateUntilTimeout>
 8009144:	1e03      	subs	r3, r0, #0
 8009146:	d01a      	beq.n	800917e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800914c:	2220      	movs	r2, #32
 800914e:	431a      	orrs	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009154:	2303      	movs	r3, #3
 8009156:	e013      	b.n	8009180 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009158:	68ba      	ldr	r2, [r7, #8]
 800915a:	68f8      	ldr	r0, [r7, #12]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	0013      	movs	r3, r2
 8009162:	2200      	movs	r2, #0
 8009164:	2101      	movs	r1, #1
 8009166:	f7ff ff17 	bl	8008f98 <SPI_WaitFlagStateUntilTimeout>
 800916a:	1e03      	subs	r3, r0, #0
 800916c:	d007      	beq.n	800917e <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009172:	2220      	movs	r2, #32
 8009174:	431a      	orrs	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800917a:	2303      	movs	r3, #3
 800917c:	e000      	b.n	8009180 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	0018      	movs	r0, r3
 8009182:	46bd      	mov	sp, r7
 8009184:	b004      	add	sp, #16
 8009186:	bd80      	pop	{r7, pc}

08009188 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b088      	sub	sp, #32
 800918c:	af02      	add	r7, sp, #8
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009194:	4b1d      	ldr	r3, [pc, #116]	; (800920c <SPI_EndRxTxTransaction+0x84>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	491d      	ldr	r1, [pc, #116]	; (8009210 <SPI_EndRxTxTransaction+0x88>)
 800919a:	0018      	movs	r0, r3
 800919c:	f7f6 ffb4 	bl	8000108 <__udivsi3>
 80091a0:	0003      	movs	r3, r0
 80091a2:	001a      	movs	r2, r3
 80091a4:	0013      	movs	r3, r2
 80091a6:	015b      	lsls	r3, r3, #5
 80091a8:	1a9b      	subs	r3, r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	189b      	adds	r3, r3, r2
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	2382      	movs	r3, #130	; 0x82
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d112      	bne.n	80091e4 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	0013      	movs	r3, r2
 80091c8:	2200      	movs	r2, #0
 80091ca:	2180      	movs	r1, #128	; 0x80
 80091cc:	f7ff fee4 	bl	8008f98 <SPI_WaitFlagStateUntilTimeout>
 80091d0:	1e03      	subs	r3, r0, #0
 80091d2:	d016      	beq.n	8009202 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091d8:	2220      	movs	r2, #32
 80091da:	431a      	orrs	r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80091e0:	2303      	movs	r3, #3
 80091e2:	e00f      	b.n	8009204 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00a      	beq.n	8009200 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	3b01      	subs	r3, #1
 80091ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	689b      	ldr	r3, [r3, #8]
 80091f6:	2280      	movs	r2, #128	; 0x80
 80091f8:	4013      	ands	r3, r2
 80091fa:	2b80      	cmp	r3, #128	; 0x80
 80091fc:	d0f2      	beq.n	80091e4 <SPI_EndRxTxTransaction+0x5c>
 80091fe:	e000      	b.n	8009202 <SPI_EndRxTxTransaction+0x7a>
        break;
 8009200:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	0018      	movs	r0, r3
 8009206:	46bd      	mov	sp, r7
 8009208:	b006      	add	sp, #24
 800920a:	bd80      	pop	{r7, pc}
 800920c:	20000020 	.word	0x20000020
 8009210:	016e3600 	.word	0x016e3600

08009214 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d101      	bne.n	8009226 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	e032      	b.n	800928c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2239      	movs	r2, #57	; 0x39
 800922a:	5c9b      	ldrb	r3, [r3, r2]
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d107      	bne.n	8009242 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2238      	movs	r2, #56	; 0x38
 8009236:	2100      	movs	r1, #0
 8009238:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	0018      	movs	r0, r3
 800923e:	f7fc f81f 	bl	8005280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2239      	movs	r2, #57	; 0x39
 8009246:	2102      	movs	r1, #2
 8009248:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	3304      	adds	r3, #4
 8009252:	0019      	movs	r1, r3
 8009254:	0010      	movs	r0, r2
 8009256:	f000 fa43 	bl	80096e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	223e      	movs	r2, #62	; 0x3e
 800925e:	2101      	movs	r1, #1
 8009260:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	223a      	movs	r2, #58	; 0x3a
 8009266:	2101      	movs	r1, #1
 8009268:	5499      	strb	r1, [r3, r2]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	223b      	movs	r2, #59	; 0x3b
 800926e:	2101      	movs	r1, #1
 8009270:	5499      	strb	r1, [r3, r2]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	223c      	movs	r2, #60	; 0x3c
 8009276:	2101      	movs	r1, #1
 8009278:	5499      	strb	r1, [r3, r2]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	223d      	movs	r2, #61	; 0x3d
 800927e:	2101      	movs	r1, #1
 8009280:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2239      	movs	r2, #57	; 0x39
 8009286:	2101      	movs	r1, #1
 8009288:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800928a:	2300      	movs	r3, #0
}
 800928c:	0018      	movs	r0, r3
 800928e:	46bd      	mov	sp, r7
 8009290:	b002      	add	sp, #8
 8009292:	bd80      	pop	{r7, pc}

08009294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2239      	movs	r2, #57	; 0x39
 80092a0:	5c9b      	ldrb	r3, [r3, r2]
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d001      	beq.n	80092ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e036      	b.n	800931a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2239      	movs	r2, #57	; 0x39
 80092b0:	2102      	movs	r1, #2
 80092b2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68da      	ldr	r2, [r3, #12]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2101      	movs	r1, #1
 80092c0:	430a      	orrs	r2, r1
 80092c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	2380      	movs	r3, #128	; 0x80
 80092ca:	05db      	lsls	r3, r3, #23
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d009      	beq.n	80092e4 <HAL_TIM_Base_Start_IT+0x50>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a13      	ldr	r2, [pc, #76]	; (8009324 <HAL_TIM_Base_Start_IT+0x90>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d004      	beq.n	80092e4 <HAL_TIM_Base_Start_IT+0x50>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a12      	ldr	r2, [pc, #72]	; (8009328 <HAL_TIM_Base_Start_IT+0x94>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d111      	bne.n	8009308 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	2207      	movs	r2, #7
 80092ec:	4013      	ands	r3, r2
 80092ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2b06      	cmp	r3, #6
 80092f4:	d010      	beq.n	8009318 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	2101      	movs	r1, #1
 8009302:	430a      	orrs	r2, r1
 8009304:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009306:	e007      	b.n	8009318 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2101      	movs	r1, #1
 8009314:	430a      	orrs	r2, r1
 8009316:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	0018      	movs	r0, r3
 800931c:	46bd      	mov	sp, r7
 800931e:	b004      	add	sp, #16
 8009320:	bd80      	pop	{r7, pc}
 8009322:	46c0      	nop			; (mov r8, r8)
 8009324:	40010800 	.word	0x40010800
 8009328:	40011400 	.word	0x40011400

0800932c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	2202      	movs	r2, #2
 800933c:	4013      	ands	r3, r2
 800933e:	2b02      	cmp	r3, #2
 8009340:	d124      	bne.n	800938c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	2202      	movs	r2, #2
 800934a:	4013      	ands	r3, r2
 800934c:	2b02      	cmp	r3, #2
 800934e:	d11d      	bne.n	800938c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2203      	movs	r2, #3
 8009356:	4252      	negs	r2, r2
 8009358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2201      	movs	r2, #1
 800935e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	2203      	movs	r2, #3
 8009368:	4013      	ands	r3, r2
 800936a:	d004      	beq.n	8009376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	0018      	movs	r0, r3
 8009370:	f000 f99e 	bl	80096b0 <HAL_TIM_IC_CaptureCallback>
 8009374:	e007      	b.n	8009386 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	0018      	movs	r0, r3
 800937a:	f000 f991 	bl	80096a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	0018      	movs	r0, r3
 8009382:	f000 f99d 	bl	80096c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	691b      	ldr	r3, [r3, #16]
 8009392:	2204      	movs	r2, #4
 8009394:	4013      	ands	r3, r2
 8009396:	2b04      	cmp	r3, #4
 8009398:	d125      	bne.n	80093e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	2204      	movs	r2, #4
 80093a2:	4013      	ands	r3, r2
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d11e      	bne.n	80093e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2205      	movs	r2, #5
 80093ae:	4252      	negs	r2, r2
 80093b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2202      	movs	r2, #2
 80093b6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	699a      	ldr	r2, [r3, #24]
 80093be:	23c0      	movs	r3, #192	; 0xc0
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4013      	ands	r3, r2
 80093c4:	d004      	beq.n	80093d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	0018      	movs	r0, r3
 80093ca:	f000 f971 	bl	80096b0 <HAL_TIM_IC_CaptureCallback>
 80093ce:	e007      	b.n	80093e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	0018      	movs	r0, r3
 80093d4:	f000 f964 	bl	80096a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	0018      	movs	r0, r3
 80093dc:	f000 f970 	bl	80096c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	691b      	ldr	r3, [r3, #16]
 80093ec:	2208      	movs	r2, #8
 80093ee:	4013      	ands	r3, r2
 80093f0:	2b08      	cmp	r3, #8
 80093f2:	d124      	bne.n	800943e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	68db      	ldr	r3, [r3, #12]
 80093fa:	2208      	movs	r2, #8
 80093fc:	4013      	ands	r3, r2
 80093fe:	2b08      	cmp	r3, #8
 8009400:	d11d      	bne.n	800943e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2209      	movs	r2, #9
 8009408:	4252      	negs	r2, r2
 800940a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2204      	movs	r2, #4
 8009410:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	2203      	movs	r2, #3
 800941a:	4013      	ands	r3, r2
 800941c:	d004      	beq.n	8009428 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	0018      	movs	r0, r3
 8009422:	f000 f945 	bl	80096b0 <HAL_TIM_IC_CaptureCallback>
 8009426:	e007      	b.n	8009438 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	0018      	movs	r0, r3
 800942c:	f000 f938 	bl	80096a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	0018      	movs	r0, r3
 8009434:	f000 f944 	bl	80096c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	2210      	movs	r2, #16
 8009446:	4013      	ands	r3, r2
 8009448:	2b10      	cmp	r3, #16
 800944a:	d125      	bne.n	8009498 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	2210      	movs	r2, #16
 8009454:	4013      	ands	r3, r2
 8009456:	2b10      	cmp	r3, #16
 8009458:	d11e      	bne.n	8009498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	2211      	movs	r2, #17
 8009460:	4252      	negs	r2, r2
 8009462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2208      	movs	r2, #8
 8009468:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	69da      	ldr	r2, [r3, #28]
 8009470:	23c0      	movs	r3, #192	; 0xc0
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	4013      	ands	r3, r2
 8009476:	d004      	beq.n	8009482 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	0018      	movs	r0, r3
 800947c:	f000 f918 	bl	80096b0 <HAL_TIM_IC_CaptureCallback>
 8009480:	e007      	b.n	8009492 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	0018      	movs	r0, r3
 8009486:	f000 f90b 	bl	80096a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	0018      	movs	r0, r3
 800948e:	f000 f917 	bl	80096c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	2201      	movs	r2, #1
 80094a0:	4013      	ands	r3, r2
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d10f      	bne.n	80094c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	2201      	movs	r2, #1
 80094ae:	4013      	ands	r3, r2
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d108      	bne.n	80094c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	2202      	movs	r2, #2
 80094ba:	4252      	negs	r2, r2
 80094bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	0018      	movs	r0, r3
 80094c2:	f000 f8e5 	bl	8009690 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	2240      	movs	r2, #64	; 0x40
 80094ce:	4013      	ands	r3, r2
 80094d0:	2b40      	cmp	r3, #64	; 0x40
 80094d2:	d10f      	bne.n	80094f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	2240      	movs	r2, #64	; 0x40
 80094dc:	4013      	ands	r3, r2
 80094de:	2b40      	cmp	r3, #64	; 0x40
 80094e0:	d108      	bne.n	80094f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2241      	movs	r2, #65	; 0x41
 80094e8:	4252      	negs	r2, r2
 80094ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	0018      	movs	r0, r3
 80094f0:	f000 f8ee 	bl	80096d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094f4:	46c0      	nop			; (mov r8, r8)
 80094f6:	46bd      	mov	sp, r7
 80094f8:	b002      	add	sp, #8
 80094fa:	bd80      	pop	{r7, pc}

080094fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2238      	movs	r2, #56	; 0x38
 800950a:	5c9b      	ldrb	r3, [r3, r2]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d101      	bne.n	8009514 <HAL_TIM_ConfigClockSource+0x18>
 8009510:	2302      	movs	r3, #2
 8009512:	e0b7      	b.n	8009684 <HAL_TIM_ConfigClockSource+0x188>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2238      	movs	r2, #56	; 0x38
 8009518:	2101      	movs	r1, #1
 800951a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2239      	movs	r2, #57	; 0x39
 8009520:	2102      	movs	r1, #2
 8009522:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2277      	movs	r2, #119	; 0x77
 8009530:	4393      	bics	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	4a55      	ldr	r2, [pc, #340]	; (800968c <HAL_TIM_ConfigClockSource+0x190>)
 8009538:	4013      	ands	r3, r2
 800953a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2280      	movs	r2, #128	; 0x80
 800954a:	0192      	lsls	r2, r2, #6
 800954c:	4293      	cmp	r3, r2
 800954e:	d040      	beq.n	80095d2 <HAL_TIM_ConfigClockSource+0xd6>
 8009550:	2280      	movs	r2, #128	; 0x80
 8009552:	0192      	lsls	r2, r2, #6
 8009554:	4293      	cmp	r3, r2
 8009556:	d900      	bls.n	800955a <HAL_TIM_ConfigClockSource+0x5e>
 8009558:	e088      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 800955a:	2280      	movs	r2, #128	; 0x80
 800955c:	0152      	lsls	r2, r2, #5
 800955e:	4293      	cmp	r3, r2
 8009560:	d100      	bne.n	8009564 <HAL_TIM_ConfigClockSource+0x68>
 8009562:	e085      	b.n	8009670 <HAL_TIM_ConfigClockSource+0x174>
 8009564:	2280      	movs	r2, #128	; 0x80
 8009566:	0152      	lsls	r2, r2, #5
 8009568:	4293      	cmp	r3, r2
 800956a:	d900      	bls.n	800956e <HAL_TIM_ConfigClockSource+0x72>
 800956c:	e07e      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 800956e:	2b70      	cmp	r3, #112	; 0x70
 8009570:	d018      	beq.n	80095a4 <HAL_TIM_ConfigClockSource+0xa8>
 8009572:	d900      	bls.n	8009576 <HAL_TIM_ConfigClockSource+0x7a>
 8009574:	e07a      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 8009576:	2b60      	cmp	r3, #96	; 0x60
 8009578:	d04f      	beq.n	800961a <HAL_TIM_ConfigClockSource+0x11e>
 800957a:	d900      	bls.n	800957e <HAL_TIM_ConfigClockSource+0x82>
 800957c:	e076      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 800957e:	2b50      	cmp	r3, #80	; 0x50
 8009580:	d03b      	beq.n	80095fa <HAL_TIM_ConfigClockSource+0xfe>
 8009582:	d900      	bls.n	8009586 <HAL_TIM_ConfigClockSource+0x8a>
 8009584:	e072      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 8009586:	2b40      	cmp	r3, #64	; 0x40
 8009588:	d057      	beq.n	800963a <HAL_TIM_ConfigClockSource+0x13e>
 800958a:	d900      	bls.n	800958e <HAL_TIM_ConfigClockSource+0x92>
 800958c:	e06e      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 800958e:	2b30      	cmp	r3, #48	; 0x30
 8009590:	d063      	beq.n	800965a <HAL_TIM_ConfigClockSource+0x15e>
 8009592:	d86b      	bhi.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 8009594:	2b20      	cmp	r3, #32
 8009596:	d060      	beq.n	800965a <HAL_TIM_ConfigClockSource+0x15e>
 8009598:	d868      	bhi.n	800966c <HAL_TIM_ConfigClockSource+0x170>
 800959a:	2b00      	cmp	r3, #0
 800959c:	d05d      	beq.n	800965a <HAL_TIM_ConfigClockSource+0x15e>
 800959e:	2b10      	cmp	r3, #16
 80095a0:	d05b      	beq.n	800965a <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80095a2:	e063      	b.n	800966c <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	6899      	ldr	r1, [r3, #8]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	685a      	ldr	r2, [r3, #4]
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	f000 f962 	bl	800987c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2277      	movs	r2, #119	; 0x77
 80095c4:	4313      	orrs	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	609a      	str	r2, [r3, #8]
      break;
 80095d0:	e04f      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	6899      	ldr	r1, [r3, #8]
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	f000 f94b 	bl	800987c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	689a      	ldr	r2, [r3, #8]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2180      	movs	r1, #128	; 0x80
 80095f2:	01c9      	lsls	r1, r1, #7
 80095f4:	430a      	orrs	r2, r1
 80095f6:	609a      	str	r2, [r3, #8]
      break;
 80095f8:	e03b      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6818      	ldr	r0, [r3, #0]
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	6859      	ldr	r1, [r3, #4]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	001a      	movs	r2, r3
 8009608:	f000 f8be 	bl	8009788 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2150      	movs	r1, #80	; 0x50
 8009612:	0018      	movs	r0, r3
 8009614:	f000 f918 	bl	8009848 <TIM_ITRx_SetConfig>
      break;
 8009618:	e02b      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6818      	ldr	r0, [r3, #0]
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	6859      	ldr	r1, [r3, #4]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	001a      	movs	r2, r3
 8009628:	f000 f8dc 	bl	80097e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2160      	movs	r1, #96	; 0x60
 8009632:	0018      	movs	r0, r3
 8009634:	f000 f908 	bl	8009848 <TIM_ITRx_SetConfig>
      break;
 8009638:	e01b      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6818      	ldr	r0, [r3, #0]
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	6859      	ldr	r1, [r3, #4]
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	68db      	ldr	r3, [r3, #12]
 8009646:	001a      	movs	r2, r3
 8009648:	f000 f89e 	bl	8009788 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	2140      	movs	r1, #64	; 0x40
 8009652:	0018      	movs	r0, r3
 8009654:	f000 f8f8 	bl	8009848 <TIM_ITRx_SetConfig>
      break;
 8009658:	e00b      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	0019      	movs	r1, r3
 8009664:	0010      	movs	r0, r2
 8009666:	f000 f8ef 	bl	8009848 <TIM_ITRx_SetConfig>
        break;
 800966a:	e002      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      break;
 800966c:	46c0      	nop			; (mov r8, r8)
 800966e:	e000      	b.n	8009672 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8009670:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2239      	movs	r2, #57	; 0x39
 8009676:	2101      	movs	r1, #1
 8009678:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2238      	movs	r2, #56	; 0x38
 800967e:	2100      	movs	r1, #0
 8009680:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	0018      	movs	r0, r3
 8009686:	46bd      	mov	sp, r7
 8009688:	b004      	add	sp, #16
 800968a:	bd80      	pop	{r7, pc}
 800968c:	ffff00ff 	.word	0xffff00ff

08009690 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009698:	46c0      	nop			; (mov r8, r8)
 800969a:	46bd      	mov	sp, r7
 800969c:	b002      	add	sp, #8
 800969e:	bd80      	pop	{r7, pc}

080096a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80096a8:	46c0      	nop			; (mov r8, r8)
 80096aa:	46bd      	mov	sp, r7
 80096ac:	b002      	add	sp, #8
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b082      	sub	sp, #8
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80096b8:	46c0      	nop			; (mov r8, r8)
 80096ba:	46bd      	mov	sp, r7
 80096bc:	b002      	add	sp, #8
 80096be:	bd80      	pop	{r7, pc}

080096c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80096c8:	46c0      	nop			; (mov r8, r8)
 80096ca:	46bd      	mov	sp, r7
 80096cc:	b002      	add	sp, #8
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80096d8:	46c0      	nop			; (mov r8, r8)
 80096da:	46bd      	mov	sp, r7
 80096dc:	b002      	add	sp, #8
 80096de:	bd80      	pop	{r7, pc}

080096e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	2380      	movs	r3, #128	; 0x80
 80096f4:	05db      	lsls	r3, r3, #23
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d007      	beq.n	800970a <TIM_Base_SetConfig+0x2a>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	4a1f      	ldr	r2, [pc, #124]	; (800977c <TIM_Base_SetConfig+0x9c>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d003      	beq.n	800970a <TIM_Base_SetConfig+0x2a>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	4a1e      	ldr	r2, [pc, #120]	; (8009780 <TIM_Base_SetConfig+0xa0>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d108      	bne.n	800971c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2270      	movs	r2, #112	; 0x70
 800970e:	4393      	bics	r3, r2
 8009710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	4313      	orrs	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	2380      	movs	r3, #128	; 0x80
 8009720:	05db      	lsls	r3, r3, #23
 8009722:	429a      	cmp	r2, r3
 8009724:	d007      	beq.n	8009736 <TIM_Base_SetConfig+0x56>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a14      	ldr	r2, [pc, #80]	; (800977c <TIM_Base_SetConfig+0x9c>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d003      	beq.n	8009736 <TIM_Base_SetConfig+0x56>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a13      	ldr	r2, [pc, #76]	; (8009780 <TIM_Base_SetConfig+0xa0>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d108      	bne.n	8009748 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	4a12      	ldr	r2, [pc, #72]	; (8009784 <TIM_Base_SetConfig+0xa4>)
 800973a:	4013      	ands	r3, r2
 800973c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	4313      	orrs	r3, r2
 8009746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2280      	movs	r2, #128	; 0x80
 800974c:	4393      	bics	r3, r2
 800974e:	001a      	movs	r2, r3
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	691b      	ldr	r3, [r3, #16]
 8009754:	4313      	orrs	r3, r2
 8009756:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	68fa      	ldr	r2, [r7, #12]
 800975c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	689a      	ldr	r2, [r3, #8]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2201      	movs	r2, #1
 8009772:	615a      	str	r2, [r3, #20]
}
 8009774:	46c0      	nop			; (mov r8, r8)
 8009776:	46bd      	mov	sp, r7
 8009778:	b004      	add	sp, #16
 800977a:	bd80      	pop	{r7, pc}
 800977c:	40010800 	.word	0x40010800
 8009780:	40011400 	.word	0x40011400
 8009784:	fffffcff 	.word	0xfffffcff

08009788 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af00      	add	r7, sp, #0
 800978e:	60f8      	str	r0, [r7, #12]
 8009790:	60b9      	str	r1, [r7, #8]
 8009792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a1b      	ldr	r3, [r3, #32]
 8009798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6a1b      	ldr	r3, [r3, #32]
 800979e:	2201      	movs	r2, #1
 80097a0:	4393      	bics	r3, r2
 80097a2:	001a      	movs	r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	22f0      	movs	r2, #240	; 0xf0
 80097b2:	4393      	bics	r3, r2
 80097b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	011b      	lsls	r3, r3, #4
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	4313      	orrs	r3, r2
 80097be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	220a      	movs	r2, #10
 80097c4:	4393      	bics	r3, r2
 80097c6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097c8:	697a      	ldr	r2, [r7, #20]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	693a      	ldr	r2, [r7, #16]
 80097d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	621a      	str	r2, [r3, #32]
}
 80097dc:	46c0      	nop			; (mov r8, r8)
 80097de:	46bd      	mov	sp, r7
 80097e0:	b006      	add	sp, #24
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b086      	sub	sp, #24
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6a1b      	ldr	r3, [r3, #32]
 80097f4:	2210      	movs	r2, #16
 80097f6:	4393      	bics	r3, r2
 80097f8:	001a      	movs	r2, r3
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6a1b      	ldr	r3, [r3, #32]
 8009808:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	4a0d      	ldr	r2, [pc, #52]	; (8009844 <TIM_TI2_ConfigInputStage+0x60>)
 800980e:	4013      	ands	r3, r2
 8009810:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	031b      	lsls	r3, r3, #12
 8009816:	697a      	ldr	r2, [r7, #20]
 8009818:	4313      	orrs	r3, r2
 800981a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	22a0      	movs	r2, #160	; 0xa0
 8009820:	4393      	bics	r3, r2
 8009822:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	011b      	lsls	r3, r3, #4
 8009828:	693a      	ldr	r2, [r7, #16]
 800982a:	4313      	orrs	r3, r2
 800982c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	693a      	ldr	r2, [r7, #16]
 8009838:	621a      	str	r2, [r3, #32]
}
 800983a:	46c0      	nop			; (mov r8, r8)
 800983c:	46bd      	mov	sp, r7
 800983e:	b006      	add	sp, #24
 8009840:	bd80      	pop	{r7, pc}
 8009842:	46c0      	nop			; (mov r8, r8)
 8009844:	ffff0fff 	.word	0xffff0fff

08009848 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	2270      	movs	r2, #112	; 0x70
 800985c:	4393      	bics	r3, r2
 800985e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	4313      	orrs	r3, r2
 8009866:	2207      	movs	r2, #7
 8009868:	4313      	orrs	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	609a      	str	r2, [r3, #8]
}
 8009872:	46c0      	nop			; (mov r8, r8)
 8009874:	46bd      	mov	sp, r7
 8009876:	b004      	add	sp, #16
 8009878:	bd80      	pop	{r7, pc}
	...

0800987c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
 8009888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	4a09      	ldr	r2, [pc, #36]	; (80098b8 <TIM_ETR_SetConfig+0x3c>)
 8009894:	4013      	ands	r3, r2
 8009896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	021a      	lsls	r2, r3, #8
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	431a      	orrs	r2, r3
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	697a      	ldr	r2, [r7, #20]
 80098ae:	609a      	str	r2, [r3, #8]
}
 80098b0:	46c0      	nop			; (mov r8, r8)
 80098b2:	46bd      	mov	sp, r7
 80098b4:	b006      	add	sp, #24
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	ffff00ff 	.word	0xffff00ff

080098bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2238      	movs	r2, #56	; 0x38
 80098ca:	5c9b      	ldrb	r3, [r3, r2]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d101      	bne.n	80098d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80098d0:	2302      	movs	r3, #2
 80098d2:	e042      	b.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2238      	movs	r2, #56	; 0x38
 80098d8:	2101      	movs	r1, #1
 80098da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2239      	movs	r2, #57	; 0x39
 80098e0:	2102      	movs	r1, #2
 80098e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2270      	movs	r2, #112	; 0x70
 80098f8:	4393      	bics	r3, r2
 80098fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	68fa      	ldr	r2, [r7, #12]
 8009902:	4313      	orrs	r3, r2
 8009904:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	2380      	movs	r3, #128	; 0x80
 8009914:	05db      	lsls	r3, r3, #23
 8009916:	429a      	cmp	r2, r3
 8009918:	d009      	beq.n	800992e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a11      	ldr	r2, [pc, #68]	; (8009964 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d004      	beq.n	800992e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a0f      	ldr	r2, [pc, #60]	; (8009968 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d10c      	bne.n	8009948 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	2280      	movs	r2, #128	; 0x80
 8009932:	4393      	bics	r3, r2
 8009934:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	68ba      	ldr	r2, [r7, #8]
 800993c:	4313      	orrs	r3, r2
 800993e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68ba      	ldr	r2, [r7, #8]
 8009946:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2239      	movs	r2, #57	; 0x39
 800994c:	2101      	movs	r1, #1
 800994e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2238      	movs	r2, #56	; 0x38
 8009954:	2100      	movs	r1, #0
 8009956:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	0018      	movs	r0, r3
 800995c:	46bd      	mov	sp, r7
 800995e:	b004      	add	sp, #16
 8009960:	bd80      	pop	{r7, pc}
 8009962:	46c0      	nop			; (mov r8, r8)
 8009964:	40010800 	.word	0x40010800
 8009968:	40011400 	.word	0x40011400

0800996c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e044      	b.n	8009a08 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009982:	2b00      	cmp	r3, #0
 8009984:	d107      	bne.n	8009996 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2274      	movs	r2, #116	; 0x74
 800998a:	2100      	movs	r1, #0
 800998c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	0018      	movs	r0, r3
 8009992:	f7fb fcf9 	bl	8005388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2224      	movs	r2, #36	; 0x24
 800999a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2101      	movs	r1, #1
 80099a8:	438a      	bics	r2, r1
 80099aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	0018      	movs	r0, r3
 80099b0:	f000 f94c 	bl	8009c4c <UART_SetConfig>
 80099b4:	0003      	movs	r3, r0
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d101      	bne.n	80099be <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	e024      	b.n	8009a08 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d003      	beq.n	80099ce <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	0018      	movs	r0, r3
 80099ca:	f000 fbdf 	bl	800a18c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	685a      	ldr	r2, [r3, #4]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	490d      	ldr	r1, [pc, #52]	; (8009a10 <HAL_UART_Init+0xa4>)
 80099da:	400a      	ands	r2, r1
 80099dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	689a      	ldr	r2, [r3, #8]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	212a      	movs	r1, #42	; 0x2a
 80099ea:	438a      	bics	r2, r1
 80099ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	2101      	movs	r1, #1
 80099fa:	430a      	orrs	r2, r1
 80099fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	0018      	movs	r0, r3
 8009a02:	f000 fc77 	bl	800a2f4 <UART_CheckIdleState>
 8009a06:	0003      	movs	r3, r0
}
 8009a08:	0018      	movs	r0, r3
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	b002      	add	sp, #8
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	ffffb7ff 	.word	0xffffb7ff

08009a14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08a      	sub	sp, #40	; 0x28
 8009a18:	af02      	add	r7, sp, #8
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	603b      	str	r3, [r7, #0]
 8009a20:	1dbb      	adds	r3, r7, #6
 8009a22:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a28:	2b20      	cmp	r3, #32
 8009a2a:	d000      	beq.n	8009a2e <HAL_UART_Transmit+0x1a>
 8009a2c:	e095      	b.n	8009b5a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d003      	beq.n	8009a3c <HAL_UART_Transmit+0x28>
 8009a34:	1dbb      	adds	r3, r7, #6
 8009a36:	881b      	ldrh	r3, [r3, #0]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d101      	bne.n	8009a40 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e08d      	b.n	8009b5c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	689a      	ldr	r2, [r3, #8]
 8009a44:	2380      	movs	r3, #128	; 0x80
 8009a46:	015b      	lsls	r3, r3, #5
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d109      	bne.n	8009a60 <HAL_UART_Transmit+0x4c>
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	691b      	ldr	r3, [r3, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d105      	bne.n	8009a60 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	2201      	movs	r2, #1
 8009a58:	4013      	ands	r3, r2
 8009a5a:	d001      	beq.n	8009a60 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e07d      	b.n	8009b5c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2274      	movs	r2, #116	; 0x74
 8009a64:	5c9b      	ldrb	r3, [r3, r2]
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d101      	bne.n	8009a6e <HAL_UART_Transmit+0x5a>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	e076      	b.n	8009b5c <HAL_UART_Transmit+0x148>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2274      	movs	r2, #116	; 0x74
 8009a72:	2101      	movs	r1, #1
 8009a74:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2280      	movs	r2, #128	; 0x80
 8009a7a:	2100      	movs	r1, #0
 8009a7c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2221      	movs	r2, #33	; 0x21
 8009a82:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a84:	f7fb feee 	bl	8005864 <HAL_GetTick>
 8009a88:	0003      	movs	r3, r0
 8009a8a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	1dba      	adds	r2, r7, #6
 8009a90:	2150      	movs	r1, #80	; 0x50
 8009a92:	8812      	ldrh	r2, [r2, #0]
 8009a94:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	1dba      	adds	r2, r7, #6
 8009a9a:	2152      	movs	r1, #82	; 0x52
 8009a9c:	8812      	ldrh	r2, [r2, #0]
 8009a9e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	2380      	movs	r3, #128	; 0x80
 8009aa6:	015b      	lsls	r3, r3, #5
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d108      	bne.n	8009abe <HAL_UART_Transmit+0xaa>
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d104      	bne.n	8009abe <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	61bb      	str	r3, [r7, #24]
 8009abc:	e003      	b.n	8009ac6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2274      	movs	r2, #116	; 0x74
 8009aca:	2100      	movs	r1, #0
 8009acc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8009ace:	e02c      	b.n	8009b2a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	9300      	str	r3, [sp, #0]
 8009ad8:	0013      	movs	r3, r2
 8009ada:	2200      	movs	r2, #0
 8009adc:	2180      	movs	r1, #128	; 0x80
 8009ade:	f000 fc51 	bl	800a384 <UART_WaitOnFlagUntilTimeout>
 8009ae2:	1e03      	subs	r3, r0, #0
 8009ae4:	d001      	beq.n	8009aea <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	e038      	b.n	8009b5c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10b      	bne.n	8009b08 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	881b      	ldrh	r3, [r3, #0]
 8009af4:	001a      	movs	r2, r3
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	05d2      	lsls	r2, r2, #23
 8009afc:	0dd2      	lsrs	r2, r2, #23
 8009afe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	3302      	adds	r3, #2
 8009b04:	61bb      	str	r3, [r7, #24]
 8009b06:	e007      	b.n	8009b18 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	781a      	ldrb	r2, [r3, #0]
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	3301      	adds	r3, #1
 8009b16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2252      	movs	r2, #82	; 0x52
 8009b1c:	5a9b      	ldrh	r3, [r3, r2]
 8009b1e:	b29b      	uxth	r3, r3
 8009b20:	3b01      	subs	r3, #1
 8009b22:	b299      	uxth	r1, r3
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2252      	movs	r2, #82	; 0x52
 8009b28:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2252      	movs	r2, #82	; 0x52
 8009b2e:	5a9b      	ldrh	r3, [r3, r2]
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1cc      	bne.n	8009ad0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	9300      	str	r3, [sp, #0]
 8009b3e:	0013      	movs	r3, r2
 8009b40:	2200      	movs	r2, #0
 8009b42:	2140      	movs	r1, #64	; 0x40
 8009b44:	f000 fc1e 	bl	800a384 <UART_WaitOnFlagUntilTimeout>
 8009b48:	1e03      	subs	r3, r0, #0
 8009b4a:	d001      	beq.n	8009b50 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	e005      	b.n	8009b5c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2220      	movs	r2, #32
 8009b54:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009b56:	2300      	movs	r3, #0
 8009b58:	e000      	b.n	8009b5c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8009b5a:	2302      	movs	r3, #2
  }
}
 8009b5c:	0018      	movs	r0, r3
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	b008      	add	sp, #32
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	60f8      	str	r0, [r7, #12]
 8009b6c:	60b9      	str	r1, [r7, #8]
 8009b6e:	1dbb      	adds	r3, r7, #6
 8009b70:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b76:	2b20      	cmp	r3, #32
 8009b78:	d144      	bne.n	8009c04 <HAL_UART_Receive_DMA+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d003      	beq.n	8009b88 <HAL_UART_Receive_DMA+0x24>
 8009b80:	1dbb      	adds	r3, r7, #6
 8009b82:	881b      	ldrh	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d101      	bne.n	8009b8c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e03c      	b.n	8009c06 <HAL_UART_Receive_DMA+0xa2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	689a      	ldr	r2, [r3, #8]
 8009b90:	2380      	movs	r3, #128	; 0x80
 8009b92:	015b      	lsls	r3, r3, #5
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d109      	bne.n	8009bac <HAL_UART_Receive_DMA+0x48>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d105      	bne.n	8009bac <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	4013      	ands	r3, r2
 8009ba6:	d001      	beq.n	8009bac <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e02c      	b.n	8009c06 <HAL_UART_Receive_DMA+0xa2>
      }
    }

    __HAL_LOCK(huart);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2274      	movs	r2, #116	; 0x74
 8009bb0:	5c9b      	ldrb	r3, [r3, r2]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d101      	bne.n	8009bba <HAL_UART_Receive_DMA+0x56>
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	e025      	b.n	8009c06 <HAL_UART_Receive_DMA+0xa2>
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2274      	movs	r2, #116	; 0x74
 8009bbe:	2101      	movs	r1, #1
 8009bc0:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a10      	ldr	r2, [pc, #64]	; (8009c10 <HAL_UART_Receive_DMA+0xac>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d00f      	beq.n	8009bf2 <HAL_UART_Receive_DMA+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	2380      	movs	r3, #128	; 0x80
 8009bda:	041b      	lsls	r3, r3, #16
 8009bdc:	4013      	ands	r3, r2
 8009bde:	d008      	beq.n	8009bf2 <HAL_UART_Receive_DMA+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2180      	movs	r1, #128	; 0x80
 8009bec:	04c9      	lsls	r1, r1, #19
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8009bf2:	1dbb      	adds	r3, r7, #6
 8009bf4:	881a      	ldrh	r2, [r3, #0]
 8009bf6:	68b9      	ldr	r1, [r7, #8]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	0018      	movs	r0, r3
 8009bfc:	f000 fc40 	bl	800a480 <UART_Start_Receive_DMA>
 8009c00:	0003      	movs	r3, r0
 8009c02:	e000      	b.n	8009c06 <HAL_UART_Receive_DMA+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8009c04:	2302      	movs	r3, #2
  }
}
 8009c06:	0018      	movs	r0, r3
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	b004      	add	sp, #16
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	46c0      	nop			; (mov r8, r8)
 8009c10:	40004800 	.word	0x40004800

08009c14 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009c1c:	46c0      	nop			; (mov r8, r8)
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	b002      	add	sp, #8
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b082      	sub	sp, #8
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009c2c:	46c0      	nop			; (mov r8, r8)
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	b002      	add	sp, #8
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	000a      	movs	r2, r1
 8009c3e:	1cbb      	adds	r3, r7, #2
 8009c40:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c42:	46c0      	nop			; (mov r8, r8)
 8009c44:	46bd      	mov	sp, r7
 8009c46:	b002      	add	sp, #8
 8009c48:	bd80      	pop	{r7, pc}
	...

08009c4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c4c:	b5b0      	push	{r4, r5, r7, lr}
 8009c4e:	b08e      	sub	sp, #56	; 0x38
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c54:	231a      	movs	r3, #26
 8009c56:	2218      	movs	r2, #24
 8009c58:	4694      	mov	ip, r2
 8009c5a:	44bc      	add	ip, r7
 8009c5c:	4463      	add	r3, ip
 8009c5e:	2200      	movs	r2, #0
 8009c60:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	689a      	ldr	r2, [r3, #8]
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	431a      	orrs	r2, r3
 8009c6c:	69fb      	ldr	r3, [r7, #28]
 8009c6e:	695b      	ldr	r3, [r3, #20]
 8009c70:	431a      	orrs	r2, r3
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c7a:	69fb      	ldr	r3, [r7, #28]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4ac1      	ldr	r2, [pc, #772]	; (8009f88 <UART_SetConfig+0x33c>)
 8009c82:	4013      	ands	r3, r2
 8009c84:	0019      	movs	r1, r3
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c8c:	430a      	orrs	r2, r1
 8009c8e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	4abd      	ldr	r2, [pc, #756]	; (8009f8c <UART_SetConfig+0x340>)
 8009c98:	4013      	ands	r3, r2
 8009c9a:	0019      	movs	r1, r3
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	68da      	ldr	r2, [r3, #12]
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	699b      	ldr	r3, [r3, #24]
 8009cac:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4ab7      	ldr	r2, [pc, #732]	; (8009f90 <UART_SetConfig+0x344>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d004      	beq.n	8009cc2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	6a1b      	ldr	r3, [r3, #32]
 8009cbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	4ab2      	ldr	r2, [pc, #712]	; (8009f94 <UART_SetConfig+0x348>)
 8009cca:	4013      	ands	r3, r2
 8009ccc:	0019      	movs	r1, r3
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cd4:	430a      	orrs	r2, r1
 8009cd6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4aae      	ldr	r2, [pc, #696]	; (8009f98 <UART_SetConfig+0x34c>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d136      	bne.n	8009d50 <UART_SetConfig+0x104>
 8009ce2:	4bae      	ldr	r3, [pc, #696]	; (8009f9c <UART_SetConfig+0x350>)
 8009ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ce6:	2203      	movs	r2, #3
 8009ce8:	4013      	ands	r3, r2
 8009cea:	2b03      	cmp	r3, #3
 8009cec:	d020      	beq.n	8009d30 <UART_SetConfig+0xe4>
 8009cee:	d827      	bhi.n	8009d40 <UART_SetConfig+0xf4>
 8009cf0:	2b02      	cmp	r3, #2
 8009cf2:	d00d      	beq.n	8009d10 <UART_SetConfig+0xc4>
 8009cf4:	d824      	bhi.n	8009d40 <UART_SetConfig+0xf4>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d002      	beq.n	8009d00 <UART_SetConfig+0xb4>
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d010      	beq.n	8009d20 <UART_SetConfig+0xd4>
 8009cfe:	e01f      	b.n	8009d40 <UART_SetConfig+0xf4>
 8009d00:	231b      	movs	r3, #27
 8009d02:	2218      	movs	r2, #24
 8009d04:	4694      	mov	ip, r2
 8009d06:	44bc      	add	ip, r7
 8009d08:	4463      	add	r3, ip
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	e0ab      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d10:	231b      	movs	r3, #27
 8009d12:	2218      	movs	r2, #24
 8009d14:	4694      	mov	ip, r2
 8009d16:	44bc      	add	ip, r7
 8009d18:	4463      	add	r3, ip
 8009d1a:	2202      	movs	r2, #2
 8009d1c:	701a      	strb	r2, [r3, #0]
 8009d1e:	e0a3      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d20:	231b      	movs	r3, #27
 8009d22:	2218      	movs	r2, #24
 8009d24:	4694      	mov	ip, r2
 8009d26:	44bc      	add	ip, r7
 8009d28:	4463      	add	r3, ip
 8009d2a:	2204      	movs	r2, #4
 8009d2c:	701a      	strb	r2, [r3, #0]
 8009d2e:	e09b      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d30:	231b      	movs	r3, #27
 8009d32:	2218      	movs	r2, #24
 8009d34:	4694      	mov	ip, r2
 8009d36:	44bc      	add	ip, r7
 8009d38:	4463      	add	r3, ip
 8009d3a:	2208      	movs	r2, #8
 8009d3c:	701a      	strb	r2, [r3, #0]
 8009d3e:	e093      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d40:	231b      	movs	r3, #27
 8009d42:	2218      	movs	r2, #24
 8009d44:	4694      	mov	ip, r2
 8009d46:	44bc      	add	ip, r7
 8009d48:	4463      	add	r3, ip
 8009d4a:	2210      	movs	r2, #16
 8009d4c:	701a      	strb	r2, [r3, #0]
 8009d4e:	e08b      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a92      	ldr	r2, [pc, #584]	; (8009fa0 <UART_SetConfig+0x354>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d136      	bne.n	8009dc8 <UART_SetConfig+0x17c>
 8009d5a:	4b90      	ldr	r3, [pc, #576]	; (8009f9c <UART_SetConfig+0x350>)
 8009d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d5e:	220c      	movs	r2, #12
 8009d60:	4013      	ands	r3, r2
 8009d62:	2b0c      	cmp	r3, #12
 8009d64:	d020      	beq.n	8009da8 <UART_SetConfig+0x15c>
 8009d66:	d827      	bhi.n	8009db8 <UART_SetConfig+0x16c>
 8009d68:	2b08      	cmp	r3, #8
 8009d6a:	d00d      	beq.n	8009d88 <UART_SetConfig+0x13c>
 8009d6c:	d824      	bhi.n	8009db8 <UART_SetConfig+0x16c>
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d002      	beq.n	8009d78 <UART_SetConfig+0x12c>
 8009d72:	2b04      	cmp	r3, #4
 8009d74:	d010      	beq.n	8009d98 <UART_SetConfig+0x14c>
 8009d76:	e01f      	b.n	8009db8 <UART_SetConfig+0x16c>
 8009d78:	231b      	movs	r3, #27
 8009d7a:	2218      	movs	r2, #24
 8009d7c:	4694      	mov	ip, r2
 8009d7e:	44bc      	add	ip, r7
 8009d80:	4463      	add	r3, ip
 8009d82:	2200      	movs	r2, #0
 8009d84:	701a      	strb	r2, [r3, #0]
 8009d86:	e06f      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d88:	231b      	movs	r3, #27
 8009d8a:	2218      	movs	r2, #24
 8009d8c:	4694      	mov	ip, r2
 8009d8e:	44bc      	add	ip, r7
 8009d90:	4463      	add	r3, ip
 8009d92:	2202      	movs	r2, #2
 8009d94:	701a      	strb	r2, [r3, #0]
 8009d96:	e067      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009d98:	231b      	movs	r3, #27
 8009d9a:	2218      	movs	r2, #24
 8009d9c:	4694      	mov	ip, r2
 8009d9e:	44bc      	add	ip, r7
 8009da0:	4463      	add	r3, ip
 8009da2:	2204      	movs	r2, #4
 8009da4:	701a      	strb	r2, [r3, #0]
 8009da6:	e05f      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009da8:	231b      	movs	r3, #27
 8009daa:	2218      	movs	r2, #24
 8009dac:	4694      	mov	ip, r2
 8009dae:	44bc      	add	ip, r7
 8009db0:	4463      	add	r3, ip
 8009db2:	2208      	movs	r2, #8
 8009db4:	701a      	strb	r2, [r3, #0]
 8009db6:	e057      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009db8:	231b      	movs	r3, #27
 8009dba:	2218      	movs	r2, #24
 8009dbc:	4694      	mov	ip, r2
 8009dbe:	44bc      	add	ip, r7
 8009dc0:	4463      	add	r3, ip
 8009dc2:	2210      	movs	r2, #16
 8009dc4:	701a      	strb	r2, [r3, #0]
 8009dc6:	e04f      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a70      	ldr	r2, [pc, #448]	; (8009f90 <UART_SetConfig+0x344>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d143      	bne.n	8009e5a <UART_SetConfig+0x20e>
 8009dd2:	4b72      	ldr	r3, [pc, #456]	; (8009f9c <UART_SetConfig+0x350>)
 8009dd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009dd6:	23c0      	movs	r3, #192	; 0xc0
 8009dd8:	011b      	lsls	r3, r3, #4
 8009dda:	4013      	ands	r3, r2
 8009ddc:	22c0      	movs	r2, #192	; 0xc0
 8009dde:	0112      	lsls	r2, r2, #4
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d02a      	beq.n	8009e3a <UART_SetConfig+0x1ee>
 8009de4:	22c0      	movs	r2, #192	; 0xc0
 8009de6:	0112      	lsls	r2, r2, #4
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d82e      	bhi.n	8009e4a <UART_SetConfig+0x1fe>
 8009dec:	2280      	movs	r2, #128	; 0x80
 8009dee:	0112      	lsls	r2, r2, #4
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d012      	beq.n	8009e1a <UART_SetConfig+0x1ce>
 8009df4:	2280      	movs	r2, #128	; 0x80
 8009df6:	0112      	lsls	r2, r2, #4
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d826      	bhi.n	8009e4a <UART_SetConfig+0x1fe>
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d004      	beq.n	8009e0a <UART_SetConfig+0x1be>
 8009e00:	2280      	movs	r2, #128	; 0x80
 8009e02:	00d2      	lsls	r2, r2, #3
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d010      	beq.n	8009e2a <UART_SetConfig+0x1de>
 8009e08:	e01f      	b.n	8009e4a <UART_SetConfig+0x1fe>
 8009e0a:	231b      	movs	r3, #27
 8009e0c:	2218      	movs	r2, #24
 8009e0e:	4694      	mov	ip, r2
 8009e10:	44bc      	add	ip, r7
 8009e12:	4463      	add	r3, ip
 8009e14:	2200      	movs	r2, #0
 8009e16:	701a      	strb	r2, [r3, #0]
 8009e18:	e026      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009e1a:	231b      	movs	r3, #27
 8009e1c:	2218      	movs	r2, #24
 8009e1e:	4694      	mov	ip, r2
 8009e20:	44bc      	add	ip, r7
 8009e22:	4463      	add	r3, ip
 8009e24:	2202      	movs	r2, #2
 8009e26:	701a      	strb	r2, [r3, #0]
 8009e28:	e01e      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009e2a:	231b      	movs	r3, #27
 8009e2c:	2218      	movs	r2, #24
 8009e2e:	4694      	mov	ip, r2
 8009e30:	44bc      	add	ip, r7
 8009e32:	4463      	add	r3, ip
 8009e34:	2204      	movs	r2, #4
 8009e36:	701a      	strb	r2, [r3, #0]
 8009e38:	e016      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009e3a:	231b      	movs	r3, #27
 8009e3c:	2218      	movs	r2, #24
 8009e3e:	4694      	mov	ip, r2
 8009e40:	44bc      	add	ip, r7
 8009e42:	4463      	add	r3, ip
 8009e44:	2208      	movs	r2, #8
 8009e46:	701a      	strb	r2, [r3, #0]
 8009e48:	e00e      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009e4a:	231b      	movs	r3, #27
 8009e4c:	2218      	movs	r2, #24
 8009e4e:	4694      	mov	ip, r2
 8009e50:	44bc      	add	ip, r7
 8009e52:	4463      	add	r3, ip
 8009e54:	2210      	movs	r2, #16
 8009e56:	701a      	strb	r2, [r3, #0]
 8009e58:	e006      	b.n	8009e68 <UART_SetConfig+0x21c>
 8009e5a:	231b      	movs	r3, #27
 8009e5c:	2218      	movs	r2, #24
 8009e5e:	4694      	mov	ip, r2
 8009e60:	44bc      	add	ip, r7
 8009e62:	4463      	add	r3, ip
 8009e64:	2210      	movs	r2, #16
 8009e66:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a48      	ldr	r2, [pc, #288]	; (8009f90 <UART_SetConfig+0x344>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d000      	beq.n	8009e74 <UART_SetConfig+0x228>
 8009e72:	e09b      	b.n	8009fac <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009e74:	231b      	movs	r3, #27
 8009e76:	2218      	movs	r2, #24
 8009e78:	4694      	mov	ip, r2
 8009e7a:	44bc      	add	ip, r7
 8009e7c:	4463      	add	r3, ip
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	2b08      	cmp	r3, #8
 8009e82:	d01d      	beq.n	8009ec0 <UART_SetConfig+0x274>
 8009e84:	dc20      	bgt.n	8009ec8 <UART_SetConfig+0x27c>
 8009e86:	2b04      	cmp	r3, #4
 8009e88:	d015      	beq.n	8009eb6 <UART_SetConfig+0x26a>
 8009e8a:	dc1d      	bgt.n	8009ec8 <UART_SetConfig+0x27c>
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d002      	beq.n	8009e96 <UART_SetConfig+0x24a>
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d005      	beq.n	8009ea0 <UART_SetConfig+0x254>
 8009e94:	e018      	b.n	8009ec8 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e96:	f7fe fa23 	bl	80082e0 <HAL_RCC_GetPCLK1Freq>
 8009e9a:	0003      	movs	r3, r0
 8009e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009e9e:	e01d      	b.n	8009edc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ea0:	4b3e      	ldr	r3, [pc, #248]	; (8009f9c <UART_SetConfig+0x350>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2210      	movs	r2, #16
 8009ea6:	4013      	ands	r3, r2
 8009ea8:	d002      	beq.n	8009eb0 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009eaa:	4b3e      	ldr	r3, [pc, #248]	; (8009fa4 <UART_SetConfig+0x358>)
 8009eac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009eae:	e015      	b.n	8009edc <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8009eb0:	4b3d      	ldr	r3, [pc, #244]	; (8009fa8 <UART_SetConfig+0x35c>)
 8009eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009eb4:	e012      	b.n	8009edc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eb6:	f7fe f963 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 8009eba:	0003      	movs	r3, r0
 8009ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ebe:	e00d      	b.n	8009edc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ec0:	2380      	movs	r3, #128	; 0x80
 8009ec2:	021b      	lsls	r3, r3, #8
 8009ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ec6:	e009      	b.n	8009edc <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009ecc:	231a      	movs	r3, #26
 8009ece:	2218      	movs	r2, #24
 8009ed0:	4694      	mov	ip, r2
 8009ed2:	44bc      	add	ip, r7
 8009ed4:	4463      	add	r3, ip
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	701a      	strb	r2, [r3, #0]
        break;
 8009eda:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d100      	bne.n	8009ee4 <UART_SetConfig+0x298>
 8009ee2:	e139      	b.n	800a158 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009ee4:	69fb      	ldr	r3, [r7, #28]
 8009ee6:	685a      	ldr	r2, [r3, #4]
 8009ee8:	0013      	movs	r3, r2
 8009eea:	005b      	lsls	r3, r3, #1
 8009eec:	189b      	adds	r3, r3, r2
 8009eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d305      	bcc.n	8009f00 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009efa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d907      	bls.n	8009f10 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8009f00:	231a      	movs	r3, #26
 8009f02:	2218      	movs	r2, #24
 8009f04:	4694      	mov	ip, r2
 8009f06:	44bc      	add	ip, r7
 8009f08:	4463      	add	r3, ip
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	701a      	strb	r2, [r3, #0]
 8009f0e:	e123      	b.n	800a158 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f12:	613b      	str	r3, [r7, #16]
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	6939      	ldr	r1, [r7, #16]
 8009f1a:	697a      	ldr	r2, [r7, #20]
 8009f1c:	000b      	movs	r3, r1
 8009f1e:	0e1b      	lsrs	r3, r3, #24
 8009f20:	0010      	movs	r0, r2
 8009f22:	0205      	lsls	r5, r0, #8
 8009f24:	431d      	orrs	r5, r3
 8009f26:	000b      	movs	r3, r1
 8009f28:	021c      	lsls	r4, r3, #8
 8009f2a:	69fb      	ldr	r3, [r7, #28]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	085b      	lsrs	r3, r3, #1
 8009f30:	60bb      	str	r3, [r7, #8]
 8009f32:	2300      	movs	r3, #0
 8009f34:	60fb      	str	r3, [r7, #12]
 8009f36:	68b8      	ldr	r0, [r7, #8]
 8009f38:	68f9      	ldr	r1, [r7, #12]
 8009f3a:	1900      	adds	r0, r0, r4
 8009f3c:	4169      	adcs	r1, r5
 8009f3e:	69fb      	ldr	r3, [r7, #28]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	603b      	str	r3, [r7, #0]
 8009f44:	2300      	movs	r3, #0
 8009f46:	607b      	str	r3, [r7, #4]
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f7f6 f968 	bl	8000220 <__aeabi_uldivmod>
 8009f50:	0002      	movs	r2, r0
 8009f52:	000b      	movs	r3, r1
 8009f54:	0013      	movs	r3, r2
 8009f56:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f5a:	23c0      	movs	r3, #192	; 0xc0
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d309      	bcc.n	8009f76 <UART_SetConfig+0x32a>
 8009f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f64:	2380      	movs	r3, #128	; 0x80
 8009f66:	035b      	lsls	r3, r3, #13
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d204      	bcs.n	8009f76 <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f72:	60da      	str	r2, [r3, #12]
 8009f74:	e0f0      	b.n	800a158 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8009f76:	231a      	movs	r3, #26
 8009f78:	2218      	movs	r2, #24
 8009f7a:	4694      	mov	ip, r2
 8009f7c:	44bc      	add	ip, r7
 8009f7e:	4463      	add	r3, ip
 8009f80:	2201      	movs	r2, #1
 8009f82:	701a      	strb	r2, [r3, #0]
 8009f84:	e0e8      	b.n	800a158 <UART_SetConfig+0x50c>
 8009f86:	46c0      	nop			; (mov r8, r8)
 8009f88:	efff69f3 	.word	0xefff69f3
 8009f8c:	ffffcfff 	.word	0xffffcfff
 8009f90:	40004800 	.word	0x40004800
 8009f94:	fffff4ff 	.word	0xfffff4ff
 8009f98:	40013800 	.word	0x40013800
 8009f9c:	40021000 	.word	0x40021000
 8009fa0:	40004400 	.word	0x40004400
 8009fa4:	003d0900 	.word	0x003d0900
 8009fa8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fac:	69fb      	ldr	r3, [r7, #28]
 8009fae:	69da      	ldr	r2, [r3, #28]
 8009fb0:	2380      	movs	r3, #128	; 0x80
 8009fb2:	021b      	lsls	r3, r3, #8
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d000      	beq.n	8009fba <UART_SetConfig+0x36e>
 8009fb8:	e074      	b.n	800a0a4 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8009fba:	231b      	movs	r3, #27
 8009fbc:	2218      	movs	r2, #24
 8009fbe:	4694      	mov	ip, r2
 8009fc0:	44bc      	add	ip, r7
 8009fc2:	4463      	add	r3, ip
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	2b08      	cmp	r3, #8
 8009fc8:	d822      	bhi.n	800a010 <UART_SetConfig+0x3c4>
 8009fca:	009a      	lsls	r2, r3, #2
 8009fcc:	4b6a      	ldr	r3, [pc, #424]	; (800a178 <UART_SetConfig+0x52c>)
 8009fce:	18d3      	adds	r3, r2, r3
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fd4:	f7fe f984 	bl	80082e0 <HAL_RCC_GetPCLK1Freq>
 8009fd8:	0003      	movs	r3, r0
 8009fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fdc:	e022      	b.n	800a024 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fde:	f7fe f995 	bl	800830c <HAL_RCC_GetPCLK2Freq>
 8009fe2:	0003      	movs	r3, r0
 8009fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fe6:	e01d      	b.n	800a024 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fe8:	4b64      	ldr	r3, [pc, #400]	; (800a17c <UART_SetConfig+0x530>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2210      	movs	r2, #16
 8009fee:	4013      	ands	r3, r2
 8009ff0:	d002      	beq.n	8009ff8 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009ff2:	4b63      	ldr	r3, [pc, #396]	; (800a180 <UART_SetConfig+0x534>)
 8009ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ff6:	e015      	b.n	800a024 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8009ff8:	4b62      	ldr	r3, [pc, #392]	; (800a184 <UART_SetConfig+0x538>)
 8009ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ffc:	e012      	b.n	800a024 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ffe:	f7fe f8bf 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 800a002:	0003      	movs	r3, r0
 800a004:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a006:	e00d      	b.n	800a024 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a008:	2380      	movs	r3, #128	; 0x80
 800a00a:	021b      	lsls	r3, r3, #8
 800a00c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a00e:	e009      	b.n	800a024 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 800a010:	2300      	movs	r3, #0
 800a012:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a014:	231a      	movs	r3, #26
 800a016:	2218      	movs	r2, #24
 800a018:	4694      	mov	ip, r2
 800a01a:	44bc      	add	ip, r7
 800a01c:	4463      	add	r3, ip
 800a01e:	2201      	movs	r2, #1
 800a020:	701a      	strb	r2, [r3, #0]
        break;
 800a022:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a026:	2b00      	cmp	r3, #0
 800a028:	d100      	bne.n	800a02c <UART_SetConfig+0x3e0>
 800a02a:	e095      	b.n	800a158 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a02e:	005a      	lsls	r2, r3, #1
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	085b      	lsrs	r3, r3, #1
 800a036:	18d2      	adds	r2, r2, r3
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	0019      	movs	r1, r3
 800a03e:	0010      	movs	r0, r2
 800a040:	f7f6 f862 	bl	8000108 <__udivsi3>
 800a044:	0003      	movs	r3, r0
 800a046:	b29b      	uxth	r3, r3
 800a048:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a04a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a04c:	2b0f      	cmp	r3, #15
 800a04e:	d921      	bls.n	800a094 <UART_SetConfig+0x448>
 800a050:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a052:	2380      	movs	r3, #128	; 0x80
 800a054:	025b      	lsls	r3, r3, #9
 800a056:	429a      	cmp	r2, r3
 800a058:	d21c      	bcs.n	800a094 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a05a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a05c:	b29a      	uxth	r2, r3
 800a05e:	200e      	movs	r0, #14
 800a060:	2418      	movs	r4, #24
 800a062:	193b      	adds	r3, r7, r4
 800a064:	181b      	adds	r3, r3, r0
 800a066:	210f      	movs	r1, #15
 800a068:	438a      	bics	r2, r1
 800a06a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06e:	085b      	lsrs	r3, r3, #1
 800a070:	b29b      	uxth	r3, r3
 800a072:	2207      	movs	r2, #7
 800a074:	4013      	ands	r3, r2
 800a076:	b299      	uxth	r1, r3
 800a078:	193b      	adds	r3, r7, r4
 800a07a:	181b      	adds	r3, r3, r0
 800a07c:	193a      	adds	r2, r7, r4
 800a07e:	1812      	adds	r2, r2, r0
 800a080:	8812      	ldrh	r2, [r2, #0]
 800a082:	430a      	orrs	r2, r1
 800a084:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800a086:	69fb      	ldr	r3, [r7, #28]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	193a      	adds	r2, r7, r4
 800a08c:	1812      	adds	r2, r2, r0
 800a08e:	8812      	ldrh	r2, [r2, #0]
 800a090:	60da      	str	r2, [r3, #12]
 800a092:	e061      	b.n	800a158 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 800a094:	231a      	movs	r3, #26
 800a096:	2218      	movs	r2, #24
 800a098:	4694      	mov	ip, r2
 800a09a:	44bc      	add	ip, r7
 800a09c:	4463      	add	r3, ip
 800a09e:	2201      	movs	r2, #1
 800a0a0:	701a      	strb	r2, [r3, #0]
 800a0a2:	e059      	b.n	800a158 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a0a4:	231b      	movs	r3, #27
 800a0a6:	2218      	movs	r2, #24
 800a0a8:	4694      	mov	ip, r2
 800a0aa:	44bc      	add	ip, r7
 800a0ac:	4463      	add	r3, ip
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	2b08      	cmp	r3, #8
 800a0b2:	d822      	bhi.n	800a0fa <UART_SetConfig+0x4ae>
 800a0b4:	009a      	lsls	r2, r3, #2
 800a0b6:	4b34      	ldr	r3, [pc, #208]	; (800a188 <UART_SetConfig+0x53c>)
 800a0b8:	18d3      	adds	r3, r2, r3
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0be:	f7fe f90f 	bl	80082e0 <HAL_RCC_GetPCLK1Freq>
 800a0c2:	0003      	movs	r3, r0
 800a0c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0c6:	e022      	b.n	800a10e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0c8:	f7fe f920 	bl	800830c <HAL_RCC_GetPCLK2Freq>
 800a0cc:	0003      	movs	r3, r0
 800a0ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0d0:	e01d      	b.n	800a10e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0d2:	4b2a      	ldr	r3, [pc, #168]	; (800a17c <UART_SetConfig+0x530>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2210      	movs	r2, #16
 800a0d8:	4013      	ands	r3, r2
 800a0da:	d002      	beq.n	800a0e2 <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800a0dc:	4b28      	ldr	r3, [pc, #160]	; (800a180 <UART_SetConfig+0x534>)
 800a0de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a0e0:	e015      	b.n	800a10e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800a0e2:	4b28      	ldr	r3, [pc, #160]	; (800a184 <UART_SetConfig+0x538>)
 800a0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0e6:	e012      	b.n	800a10e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0e8:	f7fe f84a 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 800a0ec:	0003      	movs	r3, r0
 800a0ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0f0:	e00d      	b.n	800a10e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0f2:	2380      	movs	r3, #128	; 0x80
 800a0f4:	021b      	lsls	r3, r3, #8
 800a0f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0f8:	e009      	b.n	800a10e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a0fe:	231a      	movs	r3, #26
 800a100:	2218      	movs	r2, #24
 800a102:	4694      	mov	ip, r2
 800a104:	44bc      	add	ip, r7
 800a106:	4463      	add	r3, ip
 800a108:	2201      	movs	r2, #1
 800a10a:	701a      	strb	r2, [r3, #0]
        break;
 800a10c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800a10e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a110:	2b00      	cmp	r3, #0
 800a112:	d021      	beq.n	800a158 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	085a      	lsrs	r2, r3, #1
 800a11a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a11c:	18d2      	adds	r2, r2, r3
 800a11e:	69fb      	ldr	r3, [r7, #28]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	0019      	movs	r1, r3
 800a124:	0010      	movs	r0, r2
 800a126:	f7f5 ffef 	bl	8000108 <__udivsi3>
 800a12a:	0003      	movs	r3, r0
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a132:	2b0f      	cmp	r3, #15
 800a134:	d909      	bls.n	800a14a <UART_SetConfig+0x4fe>
 800a136:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a138:	2380      	movs	r3, #128	; 0x80
 800a13a:	025b      	lsls	r3, r3, #9
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d204      	bcs.n	800a14a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a146:	60da      	str	r2, [r3, #12]
 800a148:	e006      	b.n	800a158 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 800a14a:	231a      	movs	r3, #26
 800a14c:	2218      	movs	r2, #24
 800a14e:	4694      	mov	ip, r2
 800a150:	44bc      	add	ip, r7
 800a152:	4463      	add	r3, ip
 800a154:	2201      	movs	r2, #1
 800a156:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	2200      	movs	r2, #0
 800a15c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	2200      	movs	r2, #0
 800a162:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a164:	231a      	movs	r3, #26
 800a166:	2218      	movs	r2, #24
 800a168:	4694      	mov	ip, r2
 800a16a:	44bc      	add	ip, r7
 800a16c:	4463      	add	r3, ip
 800a16e:	781b      	ldrb	r3, [r3, #0]
}
 800a170:	0018      	movs	r0, r3
 800a172:	46bd      	mov	sp, r7
 800a174:	b00e      	add	sp, #56	; 0x38
 800a176:	bdb0      	pop	{r4, r5, r7, pc}
 800a178:	0800b8b8 	.word	0x0800b8b8
 800a17c:	40021000 	.word	0x40021000
 800a180:	003d0900 	.word	0x003d0900
 800a184:	00f42400 	.word	0x00f42400
 800a188:	0800b8dc 	.word	0x0800b8dc

0800a18c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b082      	sub	sp, #8
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a198:	2201      	movs	r2, #1
 800a19a:	4013      	ands	r3, r2
 800a19c:	d00b      	beq.n	800a1b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	4a4a      	ldr	r2, [pc, #296]	; (800a2d0 <UART_AdvFeatureConfig+0x144>)
 800a1a6:	4013      	ands	r3, r2
 800a1a8:	0019      	movs	r1, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	430a      	orrs	r2, r1
 800a1b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ba:	2202      	movs	r2, #2
 800a1bc:	4013      	ands	r3, r2
 800a1be:	d00b      	beq.n	800a1d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	4a43      	ldr	r2, [pc, #268]	; (800a2d4 <UART_AdvFeatureConfig+0x148>)
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	0019      	movs	r1, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	430a      	orrs	r2, r1
 800a1d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1dc:	2204      	movs	r2, #4
 800a1de:	4013      	ands	r3, r2
 800a1e0:	d00b      	beq.n	800a1fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	4a3b      	ldr	r2, [pc, #236]	; (800a2d8 <UART_AdvFeatureConfig+0x14c>)
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	0019      	movs	r1, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	430a      	orrs	r2, r1
 800a1f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	2208      	movs	r2, #8
 800a200:	4013      	ands	r3, r2
 800a202:	d00b      	beq.n	800a21c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	4a34      	ldr	r2, [pc, #208]	; (800a2dc <UART_AdvFeatureConfig+0x150>)
 800a20c:	4013      	ands	r3, r2
 800a20e:	0019      	movs	r1, r3
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	430a      	orrs	r2, r1
 800a21a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a220:	2210      	movs	r2, #16
 800a222:	4013      	ands	r3, r2
 800a224:	d00b      	beq.n	800a23e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	4a2c      	ldr	r2, [pc, #176]	; (800a2e0 <UART_AdvFeatureConfig+0x154>)
 800a22e:	4013      	ands	r3, r2
 800a230:	0019      	movs	r1, r3
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	430a      	orrs	r2, r1
 800a23c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a242:	2220      	movs	r2, #32
 800a244:	4013      	ands	r3, r2
 800a246:	d00b      	beq.n	800a260 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	4a25      	ldr	r2, [pc, #148]	; (800a2e4 <UART_AdvFeatureConfig+0x158>)
 800a250:	4013      	ands	r3, r2
 800a252:	0019      	movs	r1, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	430a      	orrs	r2, r1
 800a25e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a264:	2240      	movs	r2, #64	; 0x40
 800a266:	4013      	ands	r3, r2
 800a268:	d01d      	beq.n	800a2a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	4a1d      	ldr	r2, [pc, #116]	; (800a2e8 <UART_AdvFeatureConfig+0x15c>)
 800a272:	4013      	ands	r3, r2
 800a274:	0019      	movs	r1, r3
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	430a      	orrs	r2, r1
 800a280:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a286:	2380      	movs	r3, #128	; 0x80
 800a288:	035b      	lsls	r3, r3, #13
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d10b      	bne.n	800a2a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	4a15      	ldr	r2, [pc, #84]	; (800a2ec <UART_AdvFeatureConfig+0x160>)
 800a296:	4013      	ands	r3, r2
 800a298:	0019      	movs	r1, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	430a      	orrs	r2, r1
 800a2a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2aa:	2280      	movs	r2, #128	; 0x80
 800a2ac:	4013      	ands	r3, r2
 800a2ae:	d00b      	beq.n	800a2c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	4a0e      	ldr	r2, [pc, #56]	; (800a2f0 <UART_AdvFeatureConfig+0x164>)
 800a2b8:	4013      	ands	r3, r2
 800a2ba:	0019      	movs	r1, r3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	430a      	orrs	r2, r1
 800a2c6:	605a      	str	r2, [r3, #4]
  }
}
 800a2c8:	46c0      	nop			; (mov r8, r8)
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	b002      	add	sp, #8
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	fffdffff 	.word	0xfffdffff
 800a2d4:	fffeffff 	.word	0xfffeffff
 800a2d8:	fffbffff 	.word	0xfffbffff
 800a2dc:	ffff7fff 	.word	0xffff7fff
 800a2e0:	ffffefff 	.word	0xffffefff
 800a2e4:	ffffdfff 	.word	0xffffdfff
 800a2e8:	ffefffff 	.word	0xffefffff
 800a2ec:	ff9fffff 	.word	0xff9fffff
 800a2f0:	fff7ffff 	.word	0xfff7ffff

0800a2f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b086      	sub	sp, #24
 800a2f8:	af02      	add	r7, sp, #8
 800a2fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2280      	movs	r2, #128	; 0x80
 800a300:	2100      	movs	r1, #0
 800a302:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a304:	f7fb faae 	bl	8005864 <HAL_GetTick>
 800a308:	0003      	movs	r3, r0
 800a30a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2208      	movs	r2, #8
 800a314:	4013      	ands	r3, r2
 800a316:	2b08      	cmp	r3, #8
 800a318:	d10c      	bne.n	800a334 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2280      	movs	r2, #128	; 0x80
 800a31e:	0391      	lsls	r1, r2, #14
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	4a17      	ldr	r2, [pc, #92]	; (800a380 <UART_CheckIdleState+0x8c>)
 800a324:	9200      	str	r2, [sp, #0]
 800a326:	2200      	movs	r2, #0
 800a328:	f000 f82c 	bl	800a384 <UART_WaitOnFlagUntilTimeout>
 800a32c:	1e03      	subs	r3, r0, #0
 800a32e:	d001      	beq.n	800a334 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a330:	2303      	movs	r3, #3
 800a332:	e021      	b.n	800a378 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	2204      	movs	r2, #4
 800a33c:	4013      	ands	r3, r2
 800a33e:	2b04      	cmp	r3, #4
 800a340:	d10c      	bne.n	800a35c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2280      	movs	r2, #128	; 0x80
 800a346:	03d1      	lsls	r1, r2, #15
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	4a0d      	ldr	r2, [pc, #52]	; (800a380 <UART_CheckIdleState+0x8c>)
 800a34c:	9200      	str	r2, [sp, #0]
 800a34e:	2200      	movs	r2, #0
 800a350:	f000 f818 	bl	800a384 <UART_WaitOnFlagUntilTimeout>
 800a354:	1e03      	subs	r3, r0, #0
 800a356:	d001      	beq.n	800a35c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a358:	2303      	movs	r3, #3
 800a35a:	e00d      	b.n	800a378 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2220      	movs	r2, #32
 800a360:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2220      	movs	r2, #32
 800a366:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2274      	movs	r2, #116	; 0x74
 800a372:	2100      	movs	r1, #0
 800a374:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	0018      	movs	r0, r3
 800a37a:	46bd      	mov	sp, r7
 800a37c:	b004      	add	sp, #16
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	01ffffff 	.word	0x01ffffff

0800a384 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	603b      	str	r3, [r7, #0]
 800a390:	1dfb      	adds	r3, r7, #7
 800a392:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a394:	e05e      	b.n	800a454 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a396:	69bb      	ldr	r3, [r7, #24]
 800a398:	3301      	adds	r3, #1
 800a39a:	d05b      	beq.n	800a454 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a39c:	f7fb fa62 	bl	8005864 <HAL_GetTick>
 800a3a0:	0002      	movs	r2, r0
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	69ba      	ldr	r2, [r7, #24]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d302      	bcc.n	800a3b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d11b      	bne.n	800a3ea <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	681a      	ldr	r2, [r3, #0]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	492f      	ldr	r1, [pc, #188]	; (800a47c <UART_WaitOnFlagUntilTimeout+0xf8>)
 800a3be:	400a      	ands	r2, r1
 800a3c0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	689a      	ldr	r2, [r3, #8]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2101      	movs	r1, #1
 800a3ce:	438a      	bics	r2, r1
 800a3d0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2220      	movs	r2, #32
 800a3dc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	2274      	movs	r2, #116	; 0x74
 800a3e2:	2100      	movs	r1, #0
 800a3e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a3e6:	2303      	movs	r3, #3
 800a3e8:	e044      	b.n	800a474 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2204      	movs	r2, #4
 800a3f2:	4013      	ands	r3, r2
 800a3f4:	d02e      	beq.n	800a454 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	69da      	ldr	r2, [r3, #28]
 800a3fc:	2380      	movs	r3, #128	; 0x80
 800a3fe:	011b      	lsls	r3, r3, #4
 800a400:	401a      	ands	r2, r3
 800a402:	2380      	movs	r3, #128	; 0x80
 800a404:	011b      	lsls	r3, r3, #4
 800a406:	429a      	cmp	r2, r3
 800a408:	d124      	bne.n	800a454 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2280      	movs	r2, #128	; 0x80
 800a410:	0112      	lsls	r2, r2, #4
 800a412:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4917      	ldr	r1, [pc, #92]	; (800a47c <UART_WaitOnFlagUntilTimeout+0xf8>)
 800a420:	400a      	ands	r2, r1
 800a422:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	689a      	ldr	r2, [r3, #8]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2101      	movs	r1, #1
 800a430:	438a      	bics	r2, r1
 800a432:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2220      	movs	r2, #32
 800a438:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2220      	movs	r2, #32
 800a43e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2280      	movs	r2, #128	; 0x80
 800a444:	2120      	movs	r1, #32
 800a446:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2274      	movs	r2, #116	; 0x74
 800a44c:	2100      	movs	r1, #0
 800a44e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a450:	2303      	movs	r3, #3
 800a452:	e00f      	b.n	800a474 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	69db      	ldr	r3, [r3, #28]
 800a45a:	68ba      	ldr	r2, [r7, #8]
 800a45c:	4013      	ands	r3, r2
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	1ad3      	subs	r3, r2, r3
 800a462:	425a      	negs	r2, r3
 800a464:	4153      	adcs	r3, r2
 800a466:	b2db      	uxtb	r3, r3
 800a468:	001a      	movs	r2, r3
 800a46a:	1dfb      	adds	r3, r7, #7
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	429a      	cmp	r2, r3
 800a470:	d091      	beq.n	800a396 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a472:	2300      	movs	r3, #0
}
 800a474:	0018      	movs	r0, r3
 800a476:	46bd      	mov	sp, r7
 800a478:	b004      	add	sp, #16
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	fffffe5f 	.word	0xfffffe5f

0800a480 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	60b9      	str	r1, [r7, #8]
 800a48a:	1dbb      	adds	r3, r7, #6
 800a48c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	1dba      	adds	r2, r7, #6
 800a498:	2158      	movs	r1, #88	; 0x58
 800a49a:	8812      	ldrh	r2, [r2, #0]
 800a49c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2280      	movs	r2, #128	; 0x80
 800a4a2:	2100      	movs	r1, #0
 800a4a4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2222      	movs	r2, #34	; 0x22
 800a4aa:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d02b      	beq.n	800a50c <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4b8:	4a25      	ldr	r2, [pc, #148]	; (800a550 <UART_Start_Receive_DMA+0xd0>)
 800a4ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4c0:	4a24      	ldr	r2, [pc, #144]	; (800a554 <UART_Start_Receive_DMA+0xd4>)
 800a4c2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4c8:	4a23      	ldr	r2, [pc, #140]	; (800a558 <UART_Start_Receive_DMA+0xd8>)
 800a4ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	3324      	adds	r3, #36	; 0x24
 800a4de:	0019      	movs	r1, r3
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4e4:	001a      	movs	r2, r3
 800a4e6:	1dbb      	adds	r3, r7, #6
 800a4e8:	881b      	ldrh	r3, [r3, #0]
 800a4ea:	f7fc f873 	bl	80065d4 <HAL_DMA_Start_IT>
 800a4ee:	1e03      	subs	r3, r0, #0
 800a4f0:	d00c      	beq.n	800a50c <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2280      	movs	r2, #128	; 0x80
 800a4f6:	2110      	movs	r1, #16
 800a4f8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2274      	movs	r2, #116	; 0x74
 800a4fe:	2100      	movs	r1, #0
 800a500:	5499      	strb	r1, [r3, r2]

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2220      	movs	r2, #32
 800a506:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800a508:	2301      	movs	r3, #1
 800a50a:	e01d      	b.n	800a548 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2274      	movs	r2, #116	; 0x74
 800a510:	2100      	movs	r1, #0
 800a512:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2180      	movs	r1, #128	; 0x80
 800a520:	0049      	lsls	r1, r1, #1
 800a522:	430a      	orrs	r2, r1
 800a524:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	689a      	ldr	r2, [r3, #8]
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2101      	movs	r1, #1
 800a532:	430a      	orrs	r2, r1
 800a534:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	689a      	ldr	r2, [r3, #8]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2140      	movs	r1, #64	; 0x40
 800a542:	430a      	orrs	r2, r1
 800a544:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800a546:	2300      	movs	r3, #0
}
 800a548:	0018      	movs	r0, r3
 800a54a:	46bd      	mov	sp, r7
 800a54c:	b004      	add	sp, #16
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	0800a5e5 	.word	0x0800a5e5
 800a554:	0800a685 	.word	0x0800a685
 800a558:	0800a6c1 	.word	0x0800a6c1

0800a55c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	21c0      	movs	r1, #192	; 0xc0
 800a570:	438a      	bics	r2, r1
 800a572:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2220      	movs	r2, #32
 800a578:	679a      	str	r2, [r3, #120]	; 0x78
}
 800a57a:	46c0      	nop			; (mov r8, r8)
 800a57c:	46bd      	mov	sp, r7
 800a57e:	b002      	add	sp, #8
 800a580:	bd80      	pop	{r7, pc}
	...

0800a584 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4912      	ldr	r1, [pc, #72]	; (800a5e0 <UART_EndRxTransfer+0x5c>)
 800a598:	400a      	ands	r2, r1
 800a59a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	689a      	ldr	r2, [r3, #8]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	438a      	bics	r2, r1
 800a5aa:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d107      	bne.n	800a5c4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	681a      	ldr	r2, [r3, #0]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2110      	movs	r1, #16
 800a5c0:	438a      	bics	r2, r1
 800a5c2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2220      	movs	r2, #32
 800a5c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a5d6:	46c0      	nop			; (mov r8, r8)
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	b002      	add	sp, #8
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	46c0      	nop			; (mov r8, r8)
 800a5e0:	fffffedf 	.word	0xfffffedf

0800a5e4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	2220      	movs	r2, #32
 800a5fa:	4013      	ands	r3, r2
 800a5fc:	d12a      	bne.n	800a654 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	225a      	movs	r2, #90	; 0x5a
 800a602:	2100      	movs	r1, #0
 800a604:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	491b      	ldr	r1, [pc, #108]	; (800a680 <UART_DMAReceiveCplt+0x9c>)
 800a612:	400a      	ands	r2, r1
 800a614:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	689a      	ldr	r2, [r3, #8]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2101      	movs	r1, #1
 800a622:	438a      	bics	r2, r1
 800a624:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	689a      	ldr	r2, [r3, #8]
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2140      	movs	r1, #64	; 0x40
 800a632:	438a      	bics	r2, r1
 800a634:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2220      	movs	r2, #32
 800a63a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a640:	2b01      	cmp	r3, #1
 800a642:	d107      	bne.n	800a654 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2110      	movs	r1, #16
 800a650:	438a      	bics	r2, r1
 800a652:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d108      	bne.n	800a66e <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2258      	movs	r2, #88	; 0x58
 800a660:	5a9a      	ldrh	r2, [r3, r2]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	0011      	movs	r1, r2
 800a666:	0018      	movs	r0, r3
 800a668:	f7ff fae4 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a66c:	e003      	b.n	800a676 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	0018      	movs	r0, r3
 800a672:	f7f9 ffb1 	bl	80045d8 <HAL_UART_RxCpltCallback>
}
 800a676:	46c0      	nop			; (mov r8, r8)
 800a678:	46bd      	mov	sp, r7
 800a67a:	b004      	add	sp, #16
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	46c0      	nop			; (mov r8, r8)
 800a680:	fffffeff 	.word	0xfffffeff

0800a684 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a690:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a696:	2b01      	cmp	r3, #1
 800a698:	d10a      	bne.n	800a6b0 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2258      	movs	r2, #88	; 0x58
 800a69e:	5a9b      	ldrh	r3, [r3, r2]
 800a6a0:	085b      	lsrs	r3, r3, #1
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	0011      	movs	r1, r2
 800a6a8:	0018      	movs	r0, r3
 800a6aa:	f7ff fac3 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a6ae:	e003      	b.n	800a6b8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	0018      	movs	r0, r3
 800a6b4:	f7ff faae 	bl	8009c14 <HAL_UART_RxHalfCpltCallback>
}
 800a6b8:	46c0      	nop			; (mov r8, r8)
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	b004      	add	sp, #16
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b086      	sub	sp, #24
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6cc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a6d2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6d8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	2280      	movs	r2, #128	; 0x80
 800a6e2:	4013      	ands	r3, r2
 800a6e4:	2b80      	cmp	r3, #128	; 0x80
 800a6e6:	d10a      	bne.n	800a6fe <UART_DMAError+0x3e>
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	2b21      	cmp	r3, #33	; 0x21
 800a6ec:	d107      	bne.n	800a6fe <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	2252      	movs	r2, #82	; 0x52
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	0018      	movs	r0, r3
 800a6fa:	f7ff ff2f 	bl	800a55c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	689b      	ldr	r3, [r3, #8]
 800a704:	2240      	movs	r2, #64	; 0x40
 800a706:	4013      	ands	r3, r2
 800a708:	2b40      	cmp	r3, #64	; 0x40
 800a70a:	d10a      	bne.n	800a722 <UART_DMAError+0x62>
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2b22      	cmp	r3, #34	; 0x22
 800a710:	d107      	bne.n	800a722 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	225a      	movs	r2, #90	; 0x5a
 800a716:	2100      	movs	r1, #0
 800a718:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	0018      	movs	r0, r3
 800a71e:	f7ff ff31 	bl	800a584 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	2280      	movs	r2, #128	; 0x80
 800a726:	589b      	ldr	r3, [r3, r2]
 800a728:	2210      	movs	r2, #16
 800a72a:	431a      	orrs	r2, r3
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	2180      	movs	r1, #128	; 0x80
 800a730:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	0018      	movs	r0, r3
 800a736:	f7ff fa75 	bl	8009c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a73a:	46c0      	nop			; (mov r8, r8)
 800a73c:	46bd      	mov	sp, r7
 800a73e:	b006      	add	sp, #24
 800a740:	bd80      	pop	{r7, pc}
	...

0800a744 <__errno>:
 800a744:	4b01      	ldr	r3, [pc, #4]	; (800a74c <__errno+0x8>)
 800a746:	6818      	ldr	r0, [r3, #0]
 800a748:	4770      	bx	lr
 800a74a:	46c0      	nop			; (mov r8, r8)
 800a74c:	2000002c 	.word	0x2000002c

0800a750 <__libc_init_array>:
 800a750:	b570      	push	{r4, r5, r6, lr}
 800a752:	2600      	movs	r6, #0
 800a754:	4d0c      	ldr	r5, [pc, #48]	; (800a788 <__libc_init_array+0x38>)
 800a756:	4c0d      	ldr	r4, [pc, #52]	; (800a78c <__libc_init_array+0x3c>)
 800a758:	1b64      	subs	r4, r4, r5
 800a75a:	10a4      	asrs	r4, r4, #2
 800a75c:	42a6      	cmp	r6, r4
 800a75e:	d109      	bne.n	800a774 <__libc_init_array+0x24>
 800a760:	2600      	movs	r6, #0
 800a762:	f000 f8cb 	bl	800a8fc <_init>
 800a766:	4d0a      	ldr	r5, [pc, #40]	; (800a790 <__libc_init_array+0x40>)
 800a768:	4c0a      	ldr	r4, [pc, #40]	; (800a794 <__libc_init_array+0x44>)
 800a76a:	1b64      	subs	r4, r4, r5
 800a76c:	10a4      	asrs	r4, r4, #2
 800a76e:	42a6      	cmp	r6, r4
 800a770:	d105      	bne.n	800a77e <__libc_init_array+0x2e>
 800a772:	bd70      	pop	{r4, r5, r6, pc}
 800a774:	00b3      	lsls	r3, r6, #2
 800a776:	58eb      	ldr	r3, [r5, r3]
 800a778:	4798      	blx	r3
 800a77a:	3601      	adds	r6, #1
 800a77c:	e7ee      	b.n	800a75c <__libc_init_array+0xc>
 800a77e:	00b3      	lsls	r3, r6, #2
 800a780:	58eb      	ldr	r3, [r5, r3]
 800a782:	4798      	blx	r3
 800a784:	3601      	adds	r6, #1
 800a786:	e7f2      	b.n	800a76e <__libc_init_array+0x1e>
 800a788:	0800b908 	.word	0x0800b908
 800a78c:	0800b908 	.word	0x0800b908
 800a790:	0800b908 	.word	0x0800b908
 800a794:	0800b90c 	.word	0x0800b90c

0800a798 <malloc>:
 800a798:	b510      	push	{r4, lr}
 800a79a:	4b03      	ldr	r3, [pc, #12]	; (800a7a8 <malloc+0x10>)
 800a79c:	0001      	movs	r1, r0
 800a79e:	6818      	ldr	r0, [r3, #0]
 800a7a0:	f000 f816 	bl	800a7d0 <_malloc_r>
 800a7a4:	bd10      	pop	{r4, pc}
 800a7a6:	46c0      	nop			; (mov r8, r8)
 800a7a8:	2000002c 	.word	0x2000002c

0800a7ac <memcpy>:
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	b510      	push	{r4, lr}
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d100      	bne.n	800a7b6 <memcpy+0xa>
 800a7b4:	bd10      	pop	{r4, pc}
 800a7b6:	5ccc      	ldrb	r4, [r1, r3]
 800a7b8:	54c4      	strb	r4, [r0, r3]
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	e7f8      	b.n	800a7b0 <memcpy+0x4>

0800a7be <memset>:
 800a7be:	0003      	movs	r3, r0
 800a7c0:	1882      	adds	r2, r0, r2
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d100      	bne.n	800a7c8 <memset+0xa>
 800a7c6:	4770      	bx	lr
 800a7c8:	7019      	strb	r1, [r3, #0]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	e7f9      	b.n	800a7c2 <memset+0x4>
	...

0800a7d0 <_malloc_r>:
 800a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d2:	2303      	movs	r3, #3
 800a7d4:	1ccd      	adds	r5, r1, #3
 800a7d6:	439d      	bics	r5, r3
 800a7d8:	3508      	adds	r5, #8
 800a7da:	0006      	movs	r6, r0
 800a7dc:	2d0c      	cmp	r5, #12
 800a7de:	d21f      	bcs.n	800a820 <_malloc_r+0x50>
 800a7e0:	250c      	movs	r5, #12
 800a7e2:	42a9      	cmp	r1, r5
 800a7e4:	d81e      	bhi.n	800a824 <_malloc_r+0x54>
 800a7e6:	0030      	movs	r0, r6
 800a7e8:	f000 f876 	bl	800a8d8 <__malloc_lock>
 800a7ec:	4925      	ldr	r1, [pc, #148]	; (800a884 <_malloc_r+0xb4>)
 800a7ee:	680a      	ldr	r2, [r1, #0]
 800a7f0:	0014      	movs	r4, r2
 800a7f2:	2c00      	cmp	r4, #0
 800a7f4:	d11a      	bne.n	800a82c <_malloc_r+0x5c>
 800a7f6:	4f24      	ldr	r7, [pc, #144]	; (800a888 <_malloc_r+0xb8>)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d104      	bne.n	800a808 <_malloc_r+0x38>
 800a7fe:	0021      	movs	r1, r4
 800a800:	0030      	movs	r0, r6
 800a802:	f000 f843 	bl	800a88c <_sbrk_r>
 800a806:	6038      	str	r0, [r7, #0]
 800a808:	0029      	movs	r1, r5
 800a80a:	0030      	movs	r0, r6
 800a80c:	f000 f83e 	bl	800a88c <_sbrk_r>
 800a810:	1c43      	adds	r3, r0, #1
 800a812:	d12b      	bne.n	800a86c <_malloc_r+0x9c>
 800a814:	230c      	movs	r3, #12
 800a816:	0030      	movs	r0, r6
 800a818:	6033      	str	r3, [r6, #0]
 800a81a:	f000 f865 	bl	800a8e8 <__malloc_unlock>
 800a81e:	e003      	b.n	800a828 <_malloc_r+0x58>
 800a820:	2d00      	cmp	r5, #0
 800a822:	dade      	bge.n	800a7e2 <_malloc_r+0x12>
 800a824:	230c      	movs	r3, #12
 800a826:	6033      	str	r3, [r6, #0]
 800a828:	2000      	movs	r0, #0
 800a82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a82c:	6823      	ldr	r3, [r4, #0]
 800a82e:	1b5b      	subs	r3, r3, r5
 800a830:	d419      	bmi.n	800a866 <_malloc_r+0x96>
 800a832:	2b0b      	cmp	r3, #11
 800a834:	d903      	bls.n	800a83e <_malloc_r+0x6e>
 800a836:	6023      	str	r3, [r4, #0]
 800a838:	18e4      	adds	r4, r4, r3
 800a83a:	6025      	str	r5, [r4, #0]
 800a83c:	e003      	b.n	800a846 <_malloc_r+0x76>
 800a83e:	6863      	ldr	r3, [r4, #4]
 800a840:	42a2      	cmp	r2, r4
 800a842:	d10e      	bne.n	800a862 <_malloc_r+0x92>
 800a844:	600b      	str	r3, [r1, #0]
 800a846:	0030      	movs	r0, r6
 800a848:	f000 f84e 	bl	800a8e8 <__malloc_unlock>
 800a84c:	0020      	movs	r0, r4
 800a84e:	2207      	movs	r2, #7
 800a850:	300b      	adds	r0, #11
 800a852:	1d23      	adds	r3, r4, #4
 800a854:	4390      	bics	r0, r2
 800a856:	1ac2      	subs	r2, r0, r3
 800a858:	4298      	cmp	r0, r3
 800a85a:	d0e6      	beq.n	800a82a <_malloc_r+0x5a>
 800a85c:	1a1b      	subs	r3, r3, r0
 800a85e:	50a3      	str	r3, [r4, r2]
 800a860:	e7e3      	b.n	800a82a <_malloc_r+0x5a>
 800a862:	6053      	str	r3, [r2, #4]
 800a864:	e7ef      	b.n	800a846 <_malloc_r+0x76>
 800a866:	0022      	movs	r2, r4
 800a868:	6864      	ldr	r4, [r4, #4]
 800a86a:	e7c2      	b.n	800a7f2 <_malloc_r+0x22>
 800a86c:	2303      	movs	r3, #3
 800a86e:	1cc4      	adds	r4, r0, #3
 800a870:	439c      	bics	r4, r3
 800a872:	42a0      	cmp	r0, r4
 800a874:	d0e1      	beq.n	800a83a <_malloc_r+0x6a>
 800a876:	1a21      	subs	r1, r4, r0
 800a878:	0030      	movs	r0, r6
 800a87a:	f000 f807 	bl	800a88c <_sbrk_r>
 800a87e:	1c43      	adds	r3, r0, #1
 800a880:	d1db      	bne.n	800a83a <_malloc_r+0x6a>
 800a882:	e7c7      	b.n	800a814 <_malloc_r+0x44>
 800a884:	20000354 	.word	0x20000354
 800a888:	20000358 	.word	0x20000358

0800a88c <_sbrk_r>:
 800a88c:	2300      	movs	r3, #0
 800a88e:	b570      	push	{r4, r5, r6, lr}
 800a890:	4d06      	ldr	r5, [pc, #24]	; (800a8ac <_sbrk_r+0x20>)
 800a892:	0004      	movs	r4, r0
 800a894:	0008      	movs	r0, r1
 800a896:	602b      	str	r3, [r5, #0]
 800a898:	f7fa fc26 	bl	80050e8 <_sbrk>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d103      	bne.n	800a8a8 <_sbrk_r+0x1c>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d000      	beq.n	800a8a8 <_sbrk_r+0x1c>
 800a8a6:	6023      	str	r3, [r4, #0]
 800a8a8:	bd70      	pop	{r4, r5, r6, pc}
 800a8aa:	46c0      	nop			; (mov r8, r8)
 800a8ac:	20000728 	.word	0x20000728

0800a8b0 <strncpy>:
 800a8b0:	0003      	movs	r3, r0
 800a8b2:	b530      	push	{r4, r5, lr}
 800a8b4:	001d      	movs	r5, r3
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	d006      	beq.n	800a8c8 <strncpy+0x18>
 800a8ba:	780c      	ldrb	r4, [r1, #0]
 800a8bc:	3a01      	subs	r2, #1
 800a8be:	3301      	adds	r3, #1
 800a8c0:	702c      	strb	r4, [r5, #0]
 800a8c2:	3101      	adds	r1, #1
 800a8c4:	2c00      	cmp	r4, #0
 800a8c6:	d1f5      	bne.n	800a8b4 <strncpy+0x4>
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	189a      	adds	r2, r3, r2
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d100      	bne.n	800a8d2 <strncpy+0x22>
 800a8d0:	bd30      	pop	{r4, r5, pc}
 800a8d2:	7019      	strb	r1, [r3, #0]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	e7f9      	b.n	800a8cc <strncpy+0x1c>

0800a8d8 <__malloc_lock>:
 800a8d8:	b510      	push	{r4, lr}
 800a8da:	4802      	ldr	r0, [pc, #8]	; (800a8e4 <__malloc_lock+0xc>)
 800a8dc:	f000 f80c 	bl	800a8f8 <__retarget_lock_acquire_recursive>
 800a8e0:	bd10      	pop	{r4, pc}
 800a8e2:	46c0      	nop			; (mov r8, r8)
 800a8e4:	20000730 	.word	0x20000730

0800a8e8 <__malloc_unlock>:
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	4802      	ldr	r0, [pc, #8]	; (800a8f4 <__malloc_unlock+0xc>)
 800a8ec:	f000 f805 	bl	800a8fa <__retarget_lock_release_recursive>
 800a8f0:	bd10      	pop	{r4, pc}
 800a8f2:	46c0      	nop			; (mov r8, r8)
 800a8f4:	20000730 	.word	0x20000730

0800a8f8 <__retarget_lock_acquire_recursive>:
 800a8f8:	4770      	bx	lr

0800a8fa <__retarget_lock_release_recursive>:
 800a8fa:	4770      	bx	lr

0800a8fc <_init>:
 800a8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8fe:	46c0      	nop			; (mov r8, r8)
 800a900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a902:	bc08      	pop	{r3}
 800a904:	469e      	mov	lr, r3
 800a906:	4770      	bx	lr

0800a908 <_fini>:
 800a908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90a:	46c0      	nop			; (mov r8, r8)
 800a90c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90e:	bc08      	pop	{r3}
 800a910:	469e      	mov	lr, r3
 800a912:	4770      	bx	lr
