# ALU_Verification_SV
A SystemVerilog-based verification environment for testing a custom ALU design. Includes testbench architecture, directed and random test cases, assertions, and functional coverage models to validate arithmetic and logical operations.
## ALU Verification Test Plan
[Google sheet link](https://docs.google.com/spreadsheets/d/18kuxatYMbIYi6NiFMqFh9RxoyzcCzKgKw9mohSP8Ddg/edit?usp=sharing)
