==============================================================
File generated on Tue Apr 09 13:29:06 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_test.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:4:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:5:
aes/aes_hw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 13:39:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_test.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:4:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:5:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
In file included from aes/aes_test.cpp:1:
aes/aes_test.cpp:41:2: error: use of undeclared identifier 'aes'; did you mean 'abs'?
 aes
 ^~~
 abs
C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\stdlib.h:330:7: note: 'abs' declared here
  int abs(int _X);
      ^
In file included from aes/aes_test.cpp:1:
aes/aes_test.cpp:41:5: error: expected ';' after expression
 aes
    ^
    ;
aes/aes_test.cpp:41:2: warning: expression result unused [-Wunused-value]
 aes
 ^~~
3 warnings and 2 errors generated.
==============================================================
File generated on Tue Apr 09 13:40:19 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_test.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:4:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
In file included from aes/aes_test.cpp:1:
In file included from aes/aes_test.cpp:5:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 13:43:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.078 ; gain = 16.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.078 ; gain = 16.500
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'AES_HLS' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 14:02:15 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] aes/aes_hw_runner.cpp:1:10: fatal error: 'aes_hw.cpp' file not found
#include <aes_hw.cpp>
         ^
1 error generated.
==============================================================
File generated on Tue Apr 09 14:05:49 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] aes/aes_sw_runner.cpp:1:10: fatal error: 'aes_sw.cpp' file not found
#include <aes_sw.cpp>
         ^
1 error generated.
==============================================================
File generated on Tue Apr 09 14:08:20 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] aes/aes_sw_runner.cpp:1:10: fatal error: 'aes_sw.cpp' file not found
#include <aes_sw.cpp>
         ^
1 error generated.
==============================================================
File generated on Tue Apr 09 14:08:56 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:10:24 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw_runner.cpp:1:
In file included from aes/aes_sw_runner.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw_runner.cpp:1:
In file included from aes/aes_hw_runner.cpp:1:
aes/aes_hw.cpp:46:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:46:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:10:58 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:14:40 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw_runner.cpp:1:
In file included from aes/aes_sw_runner.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw_runner.cpp:1:
In file included from aes/aes_hw_runner.cpp:1:
aes/aes_hw.cpp:46:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:46:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:41:34 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw_runner.cpp:1:
In file included from aes/aes_sw_runner.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw_runner.cpp:1:
In file included from aes/aes_hw_runner.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:42:00 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:45:58 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] aes/aes_sw_runner.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from aes/aes_sw_runner.cpp:1:
In file included from aes/aes_sw_runner.cpp:3:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] aes/aes_hw_runner.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from aes/aes_hw_runner.cpp:1:
In file included from aes/aes_hw_runner.cpp:3:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:46:44 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:47:55 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw_runner.cpp:1:
In file included from aes/aes_sw_runner.cpp:2:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_sw.cpp:1:
aes/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw_runner.cpp:1:
In file included from aes/aes_hw_runner.cpp:2:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'aes/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from aes/aes_hw.cpp:1:
aes/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:48:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:57:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:57:48 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 14:58:30 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 14:59:37 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_sw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:2:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
==============================================================
File generated on Tue Apr 09 15:00:03 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:07:18 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:13:52 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:14:10 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
File generated on Tue Apr 09 15:15:52 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_hw_runner.cpp:1:
AES_HLS_ECE1155/src/aes_hw.h:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.836 ; gain = 15.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.836 ; gain = 15.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.996 ; gain = 17.945
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes_hw_runner.cpp:34) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.996 ; gain = 17.945
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.699 ; gain = 38.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.699 ; gain = 38.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.239 seconds; current allocated memory: 73.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 73.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 74.038 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.699 ; gain = 38.648
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 6.963 seconds; peak allocated memory: 74.038 MB.
==============================================================
File generated on Tue Apr 09 15:18:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_hw.h:43:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
In file included from AES_HLS_ECE1155/src/aes_runner.cpp:2:
AES_HLS_ECE1155/src/aes_sw.h:42:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.777 ; gain = 15.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.777 ; gain = 15.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.137 ; gain = 17.973
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.391 ; gain = 18.227
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.195 ; gain = 38.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.195 ; gain = 38.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.133 seconds; current allocated memory: 73.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 73.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 74.118 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.195 ; gain = 38.031
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 6.806 seconds; peak allocated memory: 74.118 MB.
==============================================================
File generated on Tue Apr 09 15:19:08 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:31:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:31:38 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:41:04 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 15:55:22 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_runner.cpp:44:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
AES_HLS_ECE1155/src/aes_runner.cpp:888:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.812 ; gain = 16.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.812 ; gain = 16.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.188 ; gain = 18.500
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1758) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.188 ; gain = 18.500
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 123.223 ; gain = 38.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 123.223 ; gain = 38.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.357 seconds; current allocated memory: 73.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.012 seconds; current allocated memory: 73.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.019 seconds; current allocated memory: 74.091 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 123.223 ; gain = 38.535
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 4.837 seconds; peak allocated memory: 74.091 MB.
==============================================================
File generated on Tue Apr 09 15:55:42 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 16:47:26 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_runner.cpp:156:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
AES_HLS_ECE1155/src/aes_runner.cpp:921:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 100.812 ; gain = 15.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 100.812 ; gain = 15.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.039 ; gain = 18.090
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1681) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.039 ; gain = 18.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 123.730 ; gain = 38.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 123.730 ; gain = 38.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.809 seconds; current allocated memory: 73.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 73.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 74.089 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.730 ; gain = 38.781
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 6.333 seconds; peak allocated memory: 74.089 MB.
==============================================================
File generated on Tue Apr 09 16:52:47 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_runner.cpp:156:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
AES_HLS_ECE1155/src/aes_runner.cpp:921:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.738 ; gain = 15.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.738 ; gain = 15.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.035 ; gain = 17.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1079) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1135) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1011) automatically.
ERROR: [SYNCHK 200-61] AES_HLS_ECE1155/src/aes_runner.cpp:1023: unsupported memory access on variable 'out' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 16:53:12 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_runner.cpp:156:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
AES_HLS_ECE1155/src/aes_runner.cpp:921:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.691 ; gain = 15.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.691 ; gain = 15.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.191 ; gain = 18.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1079) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1135) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1011) automatically.
ERROR: [SYNCHK 200-61] AES_HLS_ECE1155/src/aes_runner.cpp:1023: unsupported memory access on variable 'out' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 16:55:55 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_runner.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_runner.cpp:1:
AES_HLS_ECE1155/src/aes_runner.cpp:156:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
AES_HLS_ECE1155/src/aes_runner.cpp:921:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.926 ; gain = 15.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 100.926 ; gain = 15.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.234 ; gain = 18.246
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes_runner.cpp:1681) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.234 ; gain = 18.246
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 123.363 ; gain = 38.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 123.363 ; gain = 38.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.195 seconds; current allocated memory: 73.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.011 seconds; current allocated memory: 73.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.016 seconds; current allocated memory: 74.121 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.363 ; gain = 38.375
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 4.643 seconds; peak allocated memory: 74.121 MB.
==============================================================
File generated on Tue Apr 09 16:56:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 18:01:52 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 100.965 ; gain = 15.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 100.965 ; gain = 15.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.328 ; gain = 18.043
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'run_aes_hw' (AES_HLS_ECE1155/src/aes.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.582 ; gain = 18.297
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 123.434 ; gain = 38.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 123.434 ; gain = 38.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run_aes_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.714 seconds; current allocated memory: 73.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.011 seconds; current allocated memory: 73.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_aes_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'run_aes_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_aes_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.016 seconds; current allocated memory: 74.128 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 123.434 ; gain = 38.148
INFO: [SYSC 207-301] Generating SystemC RTL for run_aes_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for run_aes_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for run_aes_hw.
INFO: [HLS 200-112] Total elapsed time: 9.163 seconds; peak allocated memory: 74.128 MB.
==============================================================
File generated on Tue Apr 09 18:02:14 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 18:03:46 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 18:04:26 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 18:16:39 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 100.953 ; gain = 16.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 100.953 ; gain = 16.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 103.332 ; gain = 18.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
ERROR: [SYNCHK 200-61] AES_HLS_ECE1155/src/aes_hw.cpp:52: unsupported memory access on variable 'key' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 18:29:19 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.258 ; gain = 16.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.258 ; gain = 16.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.277 ; gain = 18.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
ERROR: [SYNCHK 200-61] AES_HLS_ECE1155/src/aes_hw.cpp:52: unsupported memory access on variable 'key' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 18:31:11 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.648 ; gain = 16.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.648 ; gain = 16.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.715 ; gain = 18.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
ERROR: [SYNCHK 200-61] AES_HLS_ECE1155/src/aes_hw.cpp:52: unsupported memory access on variable 'key' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 09 19:13:39 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.043 ; gain = 17.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.043 ; gain = 17.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.340 ; gain = 19.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.727 ; gain = 19.582
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:151) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:128) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:49) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:127)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 126.516 ; gain = 41.371
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:152:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:175:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:186:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.309 ; gain = 102.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.408 seconds; current allocated memory: 146.516 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 147.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 147.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 147.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 147.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 147.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 147.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 147.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 147.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 147.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 148.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 148.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 148.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 148.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 149.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 149.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 150.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 150.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 151.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 151.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 151.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 152.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 152.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 153.674 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 211.637 ; gain = 126.492
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 11.51 seconds; peak allocated memory: 153.674 MB.
==============================================================
File generated on Tue Apr 09 19:14:04 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 19:14:43 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 19:16:03 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 09 19:38:51 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7z010clg225-1i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:38:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.137 ; gain = 17.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.137 ; gain = 17.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 104.836 ; gain = 19.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.156 ; gain = 19.824
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (AES_HLS_ECE1155/src/aes_hw.cpp:11) in function 'gmul_hw' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:128)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 127.254 ; gain = 41.922
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:153:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:176:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:187:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.418 ; gain = 102.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.113 seconds; current allocated memory: 146.640 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 147.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 147.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 147.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 147.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 147.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 147.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 147.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 148.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 148.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 148.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 148.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 149.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 149.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 149.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 150.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 151.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 151.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 151.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 151.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 152.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 153.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 154.055 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 211.910 ; gain = 126.578
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 15.078 seconds; peak allocated memory: 154.055 MB.
==============================================================
File generated on Tue Apr 09 19:40:47 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:38:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.219 ; gain = 20.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.219 ; gain = 20.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 106.652 ; gain = 22.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 107.160 ; gain = 22.516
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (AES_HLS_ECE1155/src/aes_hw.cpp:11) in function 'gmul_hw' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:128)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 128.188 ; gain = 43.543
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:153:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:176:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:187:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 189.121 ; gain = 104.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.209 seconds; current allocated memory: 147.868 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 148.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 148.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 148.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 148.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 148.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 148.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 149.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 149.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 149.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 149.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 149.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 150.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 150.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 151.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 152.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 152.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 152.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 152.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 153.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 153.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 154.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 155.216 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 213.871 ; gain = 129.227
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 14.382 seconds; peak allocated memory: 155.216 MB.
==============================================================
File generated on Tue Apr 09 19:44:16 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:38:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.176 ; gain = 20.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.176 ; gain = 20.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.633 ; gain = 21.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 107.020 ; gain = 22.223
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:208) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:61) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:128)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 128.195 ; gain = 43.398
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:153:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:176:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:187:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 189.363 ; gain = 104.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.503 seconds; current allocated memory: 147.850 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 148.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 148.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 148.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 148.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 148.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 148.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 149.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 149.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 149.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 149.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 149.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 150.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 150.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 150.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 151.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 152.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 152.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 152.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 152.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 153.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 153.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 154.863 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 213.715 ; gain = 128.918
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 14.53 seconds; peak allocated memory: 154.863 MB.
==============================================================
File generated on Tue Apr 09 19:49:57 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:37:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.500 ; gain = 19.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.500 ; gain = 19.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 106.676 ; gain = 21.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 107.062 ; gain = 21.500
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:151) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:128) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:49) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:207) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:60) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:127)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 129.078 ; gain = 43.516
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:152:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:175:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:186:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 189.164 ; gain = 103.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.058 seconds; current allocated memory: 147.852 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 148.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 148.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 148.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 148.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 149.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 149.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 149.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 149.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 149.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 150.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 150.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 151.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 152.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 152.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 152.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 152.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 153.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 153.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 154.865 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 213.371 ; gain = 127.809
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 14.077 seconds; peak allocated memory: 154.865 MB.
==============================================================
File generated on Tue Apr 09 20:29:20 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_sw.cpp:1:
AES_HLS_ECE1155/src/aes_sw.cpp:36:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'AES_HLS_ECE1155/src/aes_hw.cpp' ... 
WARNING: [HLS 200-40] In file included from AES_HLS_ECE1155/src/aes_hw.cpp:1:
AES_HLS_ECE1155/src/aes_hw.cpp:39:12: warning: format string is not a string literal (potentially insecure) [-Wformat-security]
    printf(msg);
           ^~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.305 ; gain = 20.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.305 ; gain = 20.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.742 ; gain = 21.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 107.066 ; gain = 22.293
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:130) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:51) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (AES_HLS_ECE1155/src/aes_hw.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy' (AES_HLS_ECE1155/src/aes_hw.cpp:130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (AES_HLS_ECE1155/src/aes_hw.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes128_shift_row_hw' into 'aes128_shift_rows_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'aes128_sub_bytes_hw' into 'aes128_encrypt_block_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:209) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'aes128_shift_rows_hw'.
INFO: [XFORM 203-602] Inlining function 'rotate_word_hw' into 'aes128_expand_key_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:62) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes128_mix_column_hw' (AES_HLS_ECE1155/src/aes_hw.cpp:129)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 128.301 ; gain = 43.527
WARNING: [XFORM 203-631] Renaming function 'aes128_mix_columns_hw' to 'aes128_mix_columns_h' (AES_HLS_ECE1155/src/aes_hw.cpp:154:24)
WARNING: [XFORM 203-631] Renaming function 'aes128_extract_round_key_hw' to 'aes128_extract_round' (AES_HLS_ECE1155/src/aes_hw.cpp:177:28)
WARNING: [XFORM 203-631] Renaming function 'aes128_add_round_key_hw' to 'aes128_add_round_key' (AES_HLS_ECE1155/src/aes_hw.cpp:188:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 189.676 ; gain = 104.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes128_encrypt_block_hw' ...
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/in' to 'aes128_encrypt_block_hw/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'aes128_encrypt_block_hw/out' to 'aes128_encrypt_block_hw/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.45 seconds; current allocated memory: 147.872 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 148.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 148.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 148.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 148.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 148.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 149.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 149.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 149.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 149.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 149.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 149.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 150.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 150.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 150.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_expand_key_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_sbox_hw' to 'aes128_expand_keybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_expand_key_hw_rcon_hw' to 'aes128_expand_keycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_1_1_1' to 'aes128_encrypt_bldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_mux_42_8_1_1' to 'aes128_encrypt_bleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_expand_key_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 151.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_extract_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_extract_round'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 152.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 152.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_shift_rows_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_shift_rows_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 152.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 152.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_column_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_column_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 153.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_mix_columns_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes128_encrypt_bleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_mix_columns_h'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 153.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes128_encrypt_block_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes128_encrypt_block_hw/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes128_encrypt_block_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_sbox_hw' to 'aes128_encrypt_blfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_state' to 'aes128_encrypt_blg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_round_key' to 'aes128_encrypt_blhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes128_encrypt_block_hw_expanded_key' to 'aes128_encrypt_blibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes128_encrypt_block_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 155.014 MB.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keybkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes128_expand_keycud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes128_encrypt_blibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 214.270 ; gain = 129.496
INFO: [SYSC 207-301] Generating SystemC RTL for aes128_encrypt_block_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for aes128_encrypt_block_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for aes128_encrypt_block_hw.
INFO: [HLS 200-112] Total elapsed time: 14.588 seconds; peak allocated memory: 155.014 MB.
