#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c1f160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c1f2f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c143f0 .functor NOT 1, L_0x1c4c4a0, C4<0>, C4<0>, C4<0>;
L_0x1c4c200 .functor XOR 1, L_0x1c4c010, L_0x1c4c160, C4<0>, C4<0>;
L_0x1c4c390 .functor XOR 1, L_0x1c4c200, L_0x1c4c2c0, C4<0>, C4<0>;
v0x1c4a020_0 .net *"_ivl_10", 0 0, L_0x1c4c2c0;  1 drivers
v0x1c4a120_0 .net *"_ivl_12", 0 0, L_0x1c4c390;  1 drivers
v0x1c4a200_0 .net *"_ivl_2", 0 0, L_0x1c4bf50;  1 drivers
v0x1c4a2c0_0 .net *"_ivl_4", 0 0, L_0x1c4c010;  1 drivers
v0x1c4a3a0_0 .net *"_ivl_6", 0 0, L_0x1c4c160;  1 drivers
v0x1c4a4d0_0 .net *"_ivl_8", 0 0, L_0x1c4c200;  1 drivers
v0x1c4a5b0_0 .net "a", 0 0, v0x1c48de0_0;  1 drivers
v0x1c4a650_0 .net "b", 0 0, v0x1c48e80_0;  1 drivers
v0x1c4a6f0_0 .net "c", 0 0, v0x1c48f20_0;  1 drivers
v0x1c4a790_0 .var "clk", 0 0;
v0x1c4a830_0 .net "d", 0 0, v0x1c49090_0;  1 drivers
RS_0x7fb3791e9678 .resolv tri, L_0x1c4bd50, L_0x1c4bee0;
v0x1c4a8d0_0 .net8 "out_dut", 0 0, RS_0x7fb3791e9678;  2 drivers
v0x1c4a970_0 .net "out_ref", 0 0, L_0x1c4b970;  1 drivers
v0x1c4aa10_0 .var/2u "stats1", 159 0;
v0x1c4aab0_0 .var/2u "strobe", 0 0;
v0x1c4ab50_0 .net "tb_match", 0 0, L_0x1c4c4a0;  1 drivers
v0x1c4ac10_0 .net "tb_mismatch", 0 0, L_0x1c143f0;  1 drivers
v0x1c4ade0_0 .net "wavedrom_enable", 0 0, v0x1c49180_0;  1 drivers
v0x1c4ae80_0 .net "wavedrom_title", 511 0, v0x1c49220_0;  1 drivers
L_0x1c4bf50 .concat [ 1 0 0 0], L_0x1c4b970;
L_0x1c4c010 .concat [ 1 0 0 0], L_0x1c4b970;
L_0x1c4c160 .concat [ 1 0 0 0], RS_0x7fb3791e9678;
L_0x1c4c2c0 .concat [ 1 0 0 0], L_0x1c4b970;
L_0x1c4c4a0 .cmp/eeq 1, L_0x1c4bf50, L_0x1c4c390;
S_0x1c1f480 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c1f2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c1fc00 .functor NOT 1, v0x1c48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1c14cb0 .functor NOT 1, v0x1c48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1c4b0c0 .functor AND 1, L_0x1c1fc00, L_0x1c14cb0, C4<1>, C4<1>;
L_0x1c4b160 .functor NOT 1, v0x1c49090_0, C4<0>, C4<0>, C4<0>;
L_0x1c4b290 .functor NOT 1, v0x1c48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4b390 .functor AND 1, L_0x1c4b160, L_0x1c4b290, C4<1>, C4<1>;
L_0x1c4b470 .functor OR 1, L_0x1c4b0c0, L_0x1c4b390, C4<0>, C4<0>;
L_0x1c4b530 .functor AND 1, v0x1c48de0_0, v0x1c48f20_0, C4<1>, C4<1>;
L_0x1c4b5f0 .functor AND 1, L_0x1c4b530, v0x1c49090_0, C4<1>, C4<1>;
L_0x1c4b6b0 .functor OR 1, L_0x1c4b470, L_0x1c4b5f0, C4<0>, C4<0>;
L_0x1c4b820 .functor AND 1, v0x1c48e80_0, v0x1c48f20_0, C4<1>, C4<1>;
L_0x1c4b890 .functor AND 1, L_0x1c4b820, v0x1c49090_0, C4<1>, C4<1>;
L_0x1c4b970 .functor OR 1, L_0x1c4b6b0, L_0x1c4b890, C4<0>, C4<0>;
v0x1c14660_0 .net *"_ivl_0", 0 0, L_0x1c1fc00;  1 drivers
v0x1c14700_0 .net *"_ivl_10", 0 0, L_0x1c4b390;  1 drivers
v0x1c475d0_0 .net *"_ivl_12", 0 0, L_0x1c4b470;  1 drivers
v0x1c47690_0 .net *"_ivl_14", 0 0, L_0x1c4b530;  1 drivers
v0x1c47770_0 .net *"_ivl_16", 0 0, L_0x1c4b5f0;  1 drivers
v0x1c478a0_0 .net *"_ivl_18", 0 0, L_0x1c4b6b0;  1 drivers
v0x1c47980_0 .net *"_ivl_2", 0 0, L_0x1c14cb0;  1 drivers
v0x1c47a60_0 .net *"_ivl_20", 0 0, L_0x1c4b820;  1 drivers
v0x1c47b40_0 .net *"_ivl_22", 0 0, L_0x1c4b890;  1 drivers
v0x1c47c20_0 .net *"_ivl_4", 0 0, L_0x1c4b0c0;  1 drivers
v0x1c47d00_0 .net *"_ivl_6", 0 0, L_0x1c4b160;  1 drivers
v0x1c47de0_0 .net *"_ivl_8", 0 0, L_0x1c4b290;  1 drivers
v0x1c47ec0_0 .net "a", 0 0, v0x1c48de0_0;  alias, 1 drivers
v0x1c47f80_0 .net "b", 0 0, v0x1c48e80_0;  alias, 1 drivers
v0x1c48040_0 .net "c", 0 0, v0x1c48f20_0;  alias, 1 drivers
v0x1c48100_0 .net "d", 0 0, v0x1c49090_0;  alias, 1 drivers
v0x1c481c0_0 .net "out", 0 0, L_0x1c4b970;  alias, 1 drivers
S_0x1c48320 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c1f2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c48de0_0 .var "a", 0 0;
v0x1c48e80_0 .var "b", 0 0;
v0x1c48f20_0 .var "c", 0 0;
v0x1c48ff0_0 .net "clk", 0 0, v0x1c4a790_0;  1 drivers
v0x1c49090_0 .var "d", 0 0;
v0x1c49180_0 .var "wavedrom_enable", 0 0;
v0x1c49220_0 .var "wavedrom_title", 511 0;
S_0x1c485c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c48320;
 .timescale -12 -12;
v0x1c48820_0 .var/2s "count", 31 0;
E_0x1c1a040/0 .event negedge, v0x1c48ff0_0;
E_0x1c1a040/1 .event posedge, v0x1c48ff0_0;
E_0x1c1a040 .event/or E_0x1c1a040/0, E_0x1c1a040/1;
E_0x1c1a290 .event negedge, v0x1c48ff0_0;
E_0x1c049f0 .event posedge, v0x1c48ff0_0;
S_0x1c48920 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c48320;
 .timescale -12 -12;
v0x1c48b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c48c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c48320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c49380 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c1f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c4bad0 .functor AND 1, v0x1c48de0_0, v0x1c48e80_0, C4<1>, C4<1>;
L_0x1c4bb40 .functor AND 1, v0x1c48f20_0, v0x1c49090_0, C4<1>, C4<1>;
L_0x1c4bbd0 .functor AND 1, v0x1c48de0_0, v0x1c49090_0, C4<1>, C4<1>;
L_0x1c4bd50 .functor XOR 1, L_0x1c4bad0, L_0x1c4bb40, C4<0>, C4<0>;
L_0x1c4bee0 .functor OR 1, RS_0x7fb3791e9678, L_0x1c4bbd0, C4<0>, C4<0>;
v0x1c49670_0 .net "a", 0 0, v0x1c48de0_0;  alias, 1 drivers
v0x1c49760_0 .net "b", 0 0, v0x1c48e80_0;  alias, 1 drivers
v0x1c49870_0 .net "c", 0 0, v0x1c48f20_0;  alias, 1 drivers
v0x1c49960_0 .net "d", 0 0, v0x1c49090_0;  alias, 1 drivers
v0x1c49a50_0 .net8 "out", 0 0, RS_0x7fb3791e9678;  alias, 2 drivers
v0x1c49b40_0 .net "w1", 0 0, L_0x1c4bad0;  1 drivers
v0x1c49be0_0 .net "w2", 0 0, L_0x1c4bb40;  1 drivers
v0x1c49ca0_0 .net "w3", 0 0, L_0x1c4bbd0;  1 drivers
S_0x1c49e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c1f2f0;
 .timescale -12 -12;
E_0x1c19de0 .event anyedge, v0x1c4aab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c4aab0_0;
    %nor/r;
    %assign/vec4 v0x1c4aab0_0, 0;
    %wait E_0x1c19de0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c48320;
T_3 ;
    %fork t_1, S_0x1c485c0;
    %jmp t_0;
    .scope S_0x1c485c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c48820_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c49090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48e80_0, 0;
    %assign/vec4 v0x1c48de0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c049f0;
    %load/vec4 v0x1c48820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c48820_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c49090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48e80_0, 0;
    %assign/vec4 v0x1c48de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c1a290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c48c00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c1a040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c48de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c48f20_0, 0;
    %assign/vec4 v0x1c49090_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c48320;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c1f2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4aab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c1f2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c4a790_0;
    %inv;
    %store/vec4 v0x1c4a790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c1f2f0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c48ff0_0, v0x1c4ac10_0, v0x1c4a5b0_0, v0x1c4a650_0, v0x1c4a6f0_0, v0x1c4a830_0, v0x1c4a970_0, v0x1c4a8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c1f2f0;
T_7 ;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c1f2f0;
T_8 ;
    %wait E_0x1c1a040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4aa10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4aa10_0, 4, 32;
    %load/vec4 v0x1c4ab50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4aa10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4aa10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4aa10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c4a970_0;
    %load/vec4 v0x1c4a970_0;
    %load/vec4 v0x1c4a8d0_0;
    %xor;
    %load/vec4 v0x1c4a970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4aa10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c4aa10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4aa10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response1/top_module.sv";
