

**************************************************
Mi Apr 12 20:18:04 CEST 2023
****Executing test case examples/stencil_2d ****
filename examples/stencil_2d
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis.tcl
Done 
set input file: stencil_2d.cpp
current input filename: ./src/stencil_2d.cpp
Done 
Synthesize
compile stencil_2d.cpp . -simple-buffers=true Andrea: arg1:  stencil_2d.cpp arg2: . arg3 -simple-buffers=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/stencil_2d.cpp -o .stencil_2d.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 2.6e-05s.
; ModuleID = '.stencil_2d.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/stencil_2d.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z10stencil_2dPiS_S_(i32* %orig, i32* %sol, i32* %filter) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block8, %block1
  %r.06 = phi i32 [ 0, %block1 ], [ %inc30, %block8 ]
  br label %block3

block3:                                           ; preds = %block7, %block2
  %c.05 = phi i32 [ 0, %block2 ], [ %inc27, %block7 ]
  br label %block4

block4:                                           ; preds = %block6, %block3
  %k1.04 = phi i32 [ 0, %block3 ], [ %inc20, %block6 ]
  %temp.23 = phi i32 [ 0, %block3 ], [ %add18, %block6 ]
  br label %block5

block5:                                           ; preds = %block5, %block4
  %k2.02 = phi i32 [ 0, %block4 ], [ %inc, %block5 ]
  %temp.31 = phi i32 [ %temp.23, %block4 ], [ %add18, %block5 ]
  %mul10 = mul nsw i32 %k1.04, 3
  %add = add nuw nsw i32 %mul10, %k2.02
  %"5" = zext i32 %add to i64
  %arrayidx = getelementptr inbounds i32, i32* %filter, i64 %"5"
  %"6" = load i32, i32* %arrayidx, align 4
  %add11 = add nuw nsw i32 %r.06, %k1.04
  %mul12 = mul nsw i32 %add11, 30
  %add13 = add nuw nsw i32 %mul12, %c.05
  %add14 = add nuw nsw i32 %add13, %k2.02
  %"7" = zext i32 %add14 to i64
  %arrayidx16 = getelementptr inbounds i32, i32* %orig, i64 %"7"
  %"8" = load i32, i32* %arrayidx16, align 4
  %mul17 = mul nsw i32 %"6", %"8"
  %add18 = add nsw i32 %temp.31, %mul17
  %inc = add nuw nsw i32 %k2.02, 1
  %cmp8 = icmp ult i32 %inc, 3
  br i1 %cmp8, label %block5, label %block6

block6:                                           ; preds = %block5
  %inc20 = add nuw nsw i32 %k1.04, 1
  %cmp5 = icmp ult i32 %inc20, 3
  br i1 %cmp5, label %block4, label %block7

block7:                                           ; preds = %block6
  %mul22 = mul nsw i32 %r.06, 30
  %add23 = add nuw nsw i32 %mul22, %c.05
  %"11" = zext i32 %add23 to i64
  %arrayidx25 = getelementptr inbounds i32, i32* %sol, i64 %"11"
  store i32 %add18, i32* %arrayidx25, align 4
  %inc27 = add nuw nsw i32 %c.05, 1
  %cmp2 = icmp ult i32 %inc27, 28
  br i1 %cmp2, label %block3, label %block8

block8:                                           ; preds = %block7
  %inc30 = add nuw nsw i32 %r.06, 1
  %cmp = icmp ult i32 %inc30, 28
  br i1 %cmp, label %block2, label %block9

block9:                                           ; preds = %block8
  ret i32 %add18
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %orig = alloca [1 x [900 x i32]], align 16
  %sol = alloca [1 x [900 x i32]], align 16
  %filter = alloca [1 x [10 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc19, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.body3, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.body3 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 100
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %orig, i64 0, i64 0, i64 %0
  store i32 %rem, i32* %1, align 4
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 900
  br i1 %cmp2, label %for.body3, label %for.end

for.end:                                          ; preds = %for.body3
  br label %for.body9

for.body9:                                        ; preds = %for.body9, %for.end
  %j6.02 = phi i32 [ 0, %for.end ], [ %inc17, %for.body9 ]
  %call10 = call i32 @rand() #3
  %rem11 = srem i32 %call10, 100
  %2 = zext i32 %j6.02 to i64
  %3 = getelementptr inbounds [1 x [10 x i32]], [1 x [10 x i32]]* %filter, i64 0, i64 0, i64 %2
  store i32 %rem11, i32* %3, align 4
  %inc17 = add nuw nsw i32 %j6.02, 1
  %cmp8 = icmp ult i32 %inc17, 10
  br i1 %cmp8, label %for.body9, label %for.inc19

for.inc19:                                        ; preds = %for.body9
  br i1 false, label %for.body, label %for.end21

for.end21:                                        ; preds = %for.inc19
  %arraydecay = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %orig, i64 0, i64 0, i64 0
  %arraydecay27 = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %sol, i64 0, i64 0, i64 0
  %arraydecay30 = getelementptr inbounds [1 x [10 x i32]], [1 x [10 x i32]]* %filter, i64 0, i64 0, i64 0
  %call31 = call i32 @_Z10stencil_2dPiS_S_(i32* nonnull %arraydecay, i32* nonnull %arraydecay27, i32* nonnull %arraydecay30)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z10stencil_2dPiS_S_ finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 472
Saved bits during backward passes : 0
Saved bits in constants : 146
Used bits after OB : 538, vs. Originaly used bits : 1156
 => Reduction of used bits : 4.653979e+01


Done 
Write hdl
write_hdl  . ./reports/stencil_2d

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/stencil_2d.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|               phi_1|                 Mux|         3|         1|
|         3|        brCst_block2|            Constant|         1|         1|
|         4|               cst_1|            Constant|         1|         1|
|         5|               phi_3|                 Mux|         3|         1|
|         6|        brCst_block3|            Constant|         1|         1|
|         7|               cst_2|            Constant|         1|         1|
|         8|               phi_5|                 Mux|         3|         1|
|         9|               cst_3|            Constant|         1|         1|
|        10|               phi_6|                 Mux|         3|         1|
|        11|        brCst_block4|            Constant|         1|         1|
|        12|               cst_4|            Constant|         1|         1|
|        13|               phi_8|                 Mux|         3|         1|
|        14|               phi_9|                 Mux|         3|         1|
|        15|               cst_5|            Constant|         1|         1|
|        16|              mul_10|            Operator|         2|         1|
|        17|              add_11|            Operator|         2|         1|
|        18|             load_14|            Operator|         2|         2|
|        19|              add_15|            Operator|         2|         1|
|        20|               cst_6|            Constant|         1|         1|
|        21|              mul_16|            Operator|         2|         1|
|        22|              add_17|            Operator|         2|         1|
|        23|              add_18|            Operator|         2|         1|
|        24|             load_21|            Operator|         2|         2|
|        25|              mul_22|            Operator|         2|         1|
|        26|              add_23|            Operator|         2|         1|
|        27|               cst_7|            Constant|         1|         1|
|        28|              add_24|            Operator|         2|         1|
|        29|               cst_8|            Constant|         1|         1|
|        30|             icmp_25|            Operator|         2|         1|
|        31|               cst_9|            Constant|         1|         1|
|        32|              add_27|            Operator|         2|         1|
|        33|              cst_10|            Constant|         1|         1|
|        34|             icmp_28|            Operator|         2|         1|
|        35|              cst_11|            Constant|         1|         1|
|        36|              mul_30|            Operator|         2|         1|
|        37|              add_31|            Operator|         2|         1|
|        38|             store_0|            Operator|         2|         2|
|        39|              cst_12|            Constant|         1|         1|
|        40|              add_34|            Operator|         2|         1|
|        41|              cst_13|            Constant|         1|         1|
|        42|             icmp_35|            Operator|         2|         1|
|        43|              cst_14|            Constant|         1|         1|
|        44|              add_37|            Operator|         2|         1|
|        45|              cst_15|            Constant|         1|         1|
|        46|             icmp_38|            Operator|         2|         1|
|        47|               ret_0|            Operator|         1|         1|
|        48|              phi_n0|               Merge|         1|         1|
|        49|              phi_n1|               Merge|         1|         1|
|        50|              phi_n2|               Merge|         2|         1|
|        51|              phi_n3|               Merge|         1|         1|
|        52|              phi_n4|               Merge|         1|         1|
|        53|              phi_n5|               Merge|         1|         1|
|        54|              phi_n6|               Merge|         2|         1|
|        55|              phi_n7|               Merge|         2|         1|
|        56|              phi_n8|               Merge|         1|         1|
|        57|              phi_n9|               Merge|         1|         1|
|        58|             phi_n10|               Merge|         1|         1|
|        59|             phi_n11|               Merge|         1|         1|
|        60|             phi_n12|               Merge|         2|         1|
|        61|             phi_n13|               Merge|         2|         1|
|        62|             phi_n14|               Merge|         2|         1|
|        63|             phi_n15|               Merge|         1|         1|
|        64|              fork_0|                Fork|         1|         3|
|        65|              fork_2|                Fork|         1|         2|
|        66|              fork_3|                Fork|         1|         2|
|        67|              fork_4|                Fork|         1|         2|
|        68|              fork_5|                Fork|         1|         2|
|        69|              fork_6|                Fork|         1|         2|
|        70|              fork_7|                Fork|         1|         2|
|        71|              fork_8|                Fork|         1|         2|
|        72|             fork_12|                Fork|         1|         3|
|        73|             fork_13|                Fork|         1|         2|
|        74|             fork_14|                Fork|         1|         2|
|        75|            branch_0|              Branch|         2|         2|
|        76|            branch_1|              Branch|         2|         2|
|        77|            branch_2|              Branch|         2|         2|
|        78|             fork_16|                Fork|         1|         3|
|        79|            branch_3|              Branch|         2|         2|
|        80|            branch_4|              Branch|         2|         2|
|        81|            branch_5|              Branch|         2|         2|
|        82|            branch_6|              Branch|         2|         2|
|        83|             fork_17|                Fork|         1|         5|
|        84|            branch_7|              Branch|         2|         2|
|        85|            branch_8|              Branch|         2|         2|
|        86|            branch_9|              Branch|         2|         2|
|        87|           branch_10|              Branch|         2|         2|
|        88|           branch_11|              Branch|         2|         2|
|        89|             fork_18|                Fork|         1|         6|
|        90|           branch_12|              Branch|         2|         2|
|        91|           branch_13|              Branch|         2|         2|
|        92|           branch_14|              Branch|         2|         2|
|        93|           branch_15|              Branch|         2|         2|
|        94|           branch_16|              Branch|         2|         2|
|        95|             fork_19|                Fork|         1|         6|
|        96|           branch_17|              Branch|         2|         2|
|        97|           branch_18|              Branch|         2|         2|
|        98|           branch_19|              Branch|         2|         2|
|        99|           branch_20|              Branch|         2|         2|
|       100|             fork_20|                Fork|         1|         5|
|       101|           branch_21|              Branch|         2|         2|
|       102|           branch_22|              Branch|         2|         2|
|       103|           branch_23|              Branch|         2|         2|
|       104|             fork_21|                Fork|         1|         4|
|       105|           branch_24|              Branch|         2|         2|
|       106|           branch_25|              Branch|         2|         2|
|       107|             fork_22|                Fork|         1|         3|
|       108|           MC_filter|                  MC|         4|         2|
|       109|             MC_orig|                  MC|         4|         2|
|       110|              MC_sol|                  MC|         4|         2|
|       111|              cst_16|            Constant|         1|         1|
|       112|               end_0|                Exit|         4|         1|
|       113|             start_0|               Entry|         1|         1|
|       114|            forkC_24|                Fork|         1|         3|
|       115|          branchC_26|              Branch|         2|         2|
|       116|             fork_25|                Fork|         1|         2|
|       117|             phiC_16|          CntrlMerge|         2|         2|
|       118|            forkC_26|                Fork|         1|         3|
|       119|          branchC_27|              Branch|         2|         2|
|       120|             phiC_17|          CntrlMerge|         2|         2|
|       121|            forkC_27|                Fork|         1|         4|
|       122|          branchC_28|              Branch|         2|         2|
|       123|             phiC_18|          CntrlMerge|         2|         2|
|       124|            forkC_28|                Fork|         1|         3|
|       125|          branchC_29|              Branch|         2|         2|
|       126|             phiC_19|          CntrlMerge|         2|         2|
|       127|          branchC_30|              Branch|         2|         2|
|       128|             phiC_20|               Merge|         1|         1|
|       129|          branchC_31|              Branch|         2|         2|
|       130|             phiC_21|               Merge|         1|         1|
|       131|            forkC_31|                Fork|         1|         2|
|       132|          branchC_32|              Branch|         2|         2|
|       133|             phiC_22|               Merge|         1|         1|
|       134|          branchC_33|              Branch|         2|         2|
|       135|             phiC_23|               Merge|         1|         1|
|       136|              sink_0|                Sink|         1|         0|
|       137|              sink_1|                Sink|         1|         0|
|       138|              sink_2|                Sink|         1|         0|
|       139|              sink_3|                Sink|         1|         0|
|       140|              sink_4|                Sink|         1|         0|
|       141|              sink_5|                Sink|         1|         0|
|       142|              sink_6|                Sink|         1|         0|
|       143|              sink_7|                Sink|         1|         0|
|       144|              sink_8|                Sink|         1|         0|
|       145|              sink_9|                Sink|         1|         0|
|       146|             sink_10|                Sink|         1|         0|
|       147|             sink_11|                Sink|         1|         0|
|       148|             sink_12|                Sink|         1|         0|
|       149|             sink_13|                Sink|         1|         0|
|       150|             sink_14|                Sink|         1|         0|
|       151|             sink_15|                Sink|         1|         0|
|       152|             sink_16|                Sink|         1|         0|
|       153|             sink_17|                Sink|         1|         0|
|       154|             sink_18|                Sink|         1|         0|
|       155|             sink_19|                Sink|         1|         0|
|       156|             sink_20|                Sink|         1|         0|
|       157|             sink_21|                Sink|         1|         0|
|       158|             sink_22|                Sink|         1|         0|
|       159|            source_0|              Source|         0|         1|
|       160|            source_1|              Source|         0|         1|
|       161|            source_2|              Source|         0|         1|
|       162|            source_3|              Source|         0|         1|
|       163|            source_4|              Source|         0|         1|
|       164|            source_5|              Source|         0|         1|
|       165|            source_6|              Source|         0|         1|
|       166|            source_7|              Source|         0|         1|
|       167|            source_8|              Source|         0|         1|
|       168|            source_9|              Source|         0|         1|
|       169|           source_10|              Source|         0|         1|
|       170|             buffI_0|              Buffer|         1|         1|
|       171|             buffI_1|              Buffer|         1|         1|
|       172|             buffI_2|              Buffer|         1|         1|
|       173|             buffI_3|              Buffer|         1|         1|
|       174|             buffI_4|              Buffer|         1|         1|
|       175|             buffI_5|              Buffer|         1|         1|
|       176|             buffI_6|              Buffer|         1|         1|
|       177|             buffI_7|              Buffer|         1|         1|
|       178|             buffI_8|              Buffer|         1|         1|
|       179|             buffI_9|              Buffer|         1|         1|
|       180|            buffI_10|              Buffer|         1|         1|
|       181|            buffI_11|              Buffer|         1|         1|
|       182|            buffA_12|              Buffer|         1|         1|
|       183|            buffA_13|              Buffer|         1|         1|
|       184|            buffA_14|              Buffer|         1|         1|
|       185|            buffA_15|              Buffer|         1|         1|
|       186|             fork_36|                Fork|         1|         2|
|       187|             fork_37|                Fork|         1|         2|
+--------------------------------------------------------------------------+
Generating ./reports/stencil_2d.vhd

Done



Done 
Exit...
Goodbye!


examples/stencil_2d
stencil_2d
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t orig[900]
array length 900
[INFO  CAnalyzer] Parameter identified: orig of type in_int_t[900].
[INFO  CAnalyzer] Parsing parameter out_int_t sol[900]
array length 900
[INFO  CAnalyzer] Parameter identified: sol of type out_int_t[900].
[INFO  CAnalyzer] Parsing parameter in_int_t filter[10]
array length 10
[INFO  CAnalyzer] Parameter identified: filter of type in_int_t[10].
i0
[INFO  CAnalyzer] Actual type of "orig" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "sol" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "filter" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_stencil_2d.c -I../C_SRC -o ../C_SRC/hls_verify_stencil_2d.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_stencil_2d.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity stencil_2d
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:07 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 20:18:07 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:07 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 20:18:07 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:07 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 20:18:07 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:07 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.stencil_2d.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(99): (vcom-1195) Cannot find expanded name "work.stencil_2d".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(99): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(142): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(142): Unknown expanded name.
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(382): VHDL Compiler exiting
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3798): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3798): Unknown expanded name.
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3831): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3831): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3873): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3873): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3888): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3888): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3936): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3936): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3963): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3963): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3990): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(3990): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4017): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4017): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4044): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4044): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4086): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4086): Unknown expanded name.
# -- Loading entity mc_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4131): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4131): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4158): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4158): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4185): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4185): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4212): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4212): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4227): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(4227): Unknown expanded name.
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd(6276): VHDL Compiler exiting
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 46, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 20:18:08 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:08 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity stencil_2d
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 20:18:09 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of hls_verify_stencil_2d_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity mc_load_op
# -- Loading entity icmp_ult_op
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# End time: 20:18:09 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of stencil_2d.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity stencil_2d
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity mc_load_op
# -- Loading entity icmp_ult_op
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
ModelSim> # 12 compiles, 0 failed with no errors.
# vsim stencil_2d_tb 
# Start time: 20:18:10 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.stencil_2d_tb(behav)
# Loading ieee.math_real(body)
# Loading work.stencil_2d(behavioral)
# Loading work.const(arch)
# Loading work.mux(arch)
# Loading work.tehb(arch)
# Loading work.mul_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.oehb(arch)
# Loading work.add_op(arch)
# Loading work.mc_load_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.mc_store_op(arch)
# Loading work.ret_op(arch)
# Loading work.merge(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.sink(arch)
# Loading work.source(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 31717 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_16/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_17/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_18/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_19/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_0/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_3/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_5/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_6/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_7/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_8/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_9/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_10/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/filter_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/filter_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/orig_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/orig_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/sol_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/sol_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Note: simulation done!
#    Time: 172658 ns  Iteration: 1  Instance: /stencil_2d_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 172658 ns  Iteration: 1  Process: /stencil_2d_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd line 308
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd line 308
# End time: 20:19:35 on Apr 12,2023, Elapsed time: 0:01:25
# Errors: 0, Warnings: 116

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
output_sol.dat
****Executing test case examples/stencil_2d optimized ****
filename examples/stencil_2d optimized
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: stencil_2d.cpp
current input filename: ./src/stencil_2d.cpp
Done 
Synthesize
compile stencil_2d.cpp . Andrea: arg1:  stencil_2d.cpp arg2: . arg3 arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/stencil_2d.cpp -o .stencil_2d.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 0s.
; ModuleID = '.stencil_2d.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/stencil_2d.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z10stencil_2dPiS_S_(i32* %orig, i32* %sol, i32* %filter) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block8, %block1
  %r.06 = phi i32 [ 0, %block1 ], [ %inc30, %block8 ]
  br label %block3

block3:                                           ; preds = %block7, %block2
  %c.05 = phi i32 [ 0, %block2 ], [ %inc27, %block7 ]
  br label %block4

block4:                                           ; preds = %block6, %block3
  %k1.04 = phi i32 [ 0, %block3 ], [ %inc20, %block6 ]
  %temp.23 = phi i32 [ 0, %block3 ], [ %add18, %block6 ]
  br label %block5

block5:                                           ; preds = %block5, %block4
  %k2.02 = phi i32 [ 0, %block4 ], [ %inc, %block5 ]
  %temp.31 = phi i32 [ %temp.23, %block4 ], [ %add18, %block5 ]
  %mul10 = mul nsw i32 %k1.04, 3
  %add = add nuw nsw i32 %mul10, %k2.02
  %"5" = zext i32 %add to i64
  %arrayidx = getelementptr inbounds i32, i32* %filter, i64 %"5"
  %"6" = load i32, i32* %arrayidx, align 4
  %add11 = add nuw nsw i32 %r.06, %k1.04
  %mul12 = mul nsw i32 %add11, 30
  %add13 = add nuw nsw i32 %mul12, %c.05
  %add14 = add nuw nsw i32 %add13, %k2.02
  %"7" = zext i32 %add14 to i64
  %arrayidx16 = getelementptr inbounds i32, i32* %orig, i64 %"7"
  %"8" = load i32, i32* %arrayidx16, align 4
  %mul17 = mul nsw i32 %"6", %"8"
  %add18 = add nsw i32 %temp.31, %mul17
  %inc = add nuw nsw i32 %k2.02, 1
  %cmp8 = icmp ult i32 %inc, 3
  br i1 %cmp8, label %block5, label %block6

block6:                                           ; preds = %block5
  %inc20 = add nuw nsw i32 %k1.04, 1
  %cmp5 = icmp ult i32 %inc20, 3
  br i1 %cmp5, label %block4, label %block7

block7:                                           ; preds = %block6
  %mul22 = mul nsw i32 %r.06, 30
  %add23 = add nuw nsw i32 %mul22, %c.05
  %"11" = zext i32 %add23 to i64
  %arrayidx25 = getelementptr inbounds i32, i32* %sol, i64 %"11"
  store i32 %add18, i32* %arrayidx25, align 4
  %inc27 = add nuw nsw i32 %c.05, 1
  %cmp2 = icmp ult i32 %inc27, 28
  br i1 %cmp2, label %block3, label %block8

block8:                                           ; preds = %block7
  %inc30 = add nuw nsw i32 %r.06, 1
  %cmp = icmp ult i32 %inc30, 28
  br i1 %cmp, label %block2, label %block9

block9:                                           ; preds = %block8
  ret i32 %add18
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %orig = alloca [1 x [900 x i32]], align 16
  %sol = alloca [1 x [900 x i32]], align 16
  %filter = alloca [1 x [10 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc19, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.body3, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.body3 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 100
  %0 = zext i32 %j.01 to i64
  %1 = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %orig, i64 0, i64 0, i64 %0
  store i32 %rem, i32* %1, align 4
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 900
  br i1 %cmp2, label %for.body3, label %for.end

for.end:                                          ; preds = %for.body3
  br label %for.body9

for.body9:                                        ; preds = %for.body9, %for.end
  %j6.02 = phi i32 [ 0, %for.end ], [ %inc17, %for.body9 ]
  %call10 = call i32 @rand() #3
  %rem11 = srem i32 %call10, 100
  %2 = zext i32 %j6.02 to i64
  %3 = getelementptr inbounds [1 x [10 x i32]], [1 x [10 x i32]]* %filter, i64 0, i64 0, i64 %2
  store i32 %rem11, i32* %3, align 4
  %inc17 = add nuw nsw i32 %j6.02, 1
  %cmp8 = icmp ult i32 %inc17, 10
  br i1 %cmp8, label %for.body9, label %for.inc19

for.inc19:                                        ; preds = %for.body9
  br i1 false, label %for.body, label %for.end21

for.end21:                                        ; preds = %for.inc19
  %arraydecay = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %orig, i64 0, i64 0, i64 0
  %arraydecay27 = getelementptr inbounds [1 x [900 x i32]], [1 x [900 x i32]]* %sol, i64 0, i64 0, i64 0
  %arraydecay30 = getelementptr inbounds [1 x [10 x i32]], [1 x [10 x i32]]* %filter, i64 0, i64 0, i64 0
  %call31 = call i32 @_Z10stencil_2dPiS_S_(i32* nonnull %arraydecay, i32* nonnull %arraydecay27, i32* nonnull %arraydecay30)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z10stencil_2dPiS_S_ finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 472
Saved bits during backward passes : 0
Saved bits in constants : 146
Used bits after OB : 538, vs. Originaly used bits : 1156
 => Reduction of used bits : 4.653979e+01


Done 
Optimize
buffers buffers -filename=./reports/stencil_2d -timeout=60****************************************
dataflow graph name: ./reports/stencil_2d
milp solver: cbc
delay: 0, period: 5
timeout: 60
set optimization: true
first MG optimization: false
****************************************
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB9
Setting BB frequencies...
BB1 : 1
BB2 : 28
BB3 : 784
BB4 : 2352
BB5 : 7056
BB6 : 2352
BB7 : 784
BB8 : 28
BB9 : 1

Adding elastic buffers with period=5 and buffer_delay=0

======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 25 
Arcs in the CFDFC:
	4->5:2352
	5->6:2352
	6->4:1568
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 17 
Arcs in the CFDFC:
	5->5:4704
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 3
ILP time: [ms] 13 
Arcs in the CFDFC:
	3->4:784
	4->5:784
	5->6:784
	6->7:784
	7->3:756
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 4
ILP time: [ms] 19 
Arcs in the CFDFC:
	2->3:28
	3->4:28
	4->5:28
	5->6:28
	6->7:28
	7->8:28
	8->2:27
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 5
ILP time: [ms] 10 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 13377, Total Frequency = 13385, Coverage = 0.999402
*******************

determining buffer from/to MC_LSQ units to/from loads.
----------------------
buffers on MG borders
----------------------
Adding buffer in branch_0:out1 -> phi_1:in2 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branch_24:out2 -> phi_n15:in1 | slots: 1, trans: 0 | BB8 -> BB9
Adding buffer in branchC_26:out1 -> phiC_16:in1 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branchC_33:out2 -> phiC_23:in1 | slots: 1, trans: 0 | BB8 -> BB9

Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...

-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0
 creating throughput vars for sub_mg1
 creating throughput vars for sub_mg2
 creating throughput vars for sub_mg3
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 92035 

************************
*** Throughput for MG 0 in disjoint MG 0: 0.50 ***
************************
************************
*** Throughput for MG 1 in disjoint MG 0: 1.00 ***
************************
************************
*** Throughput for MG 2 in disjoint MG 0: 0.33 ***
************************
************************
*** Throughput for MG 3 in disjoint MG 0: 0.08 ***
************************
Adding buffer in phi_1:out1 -> branch_2:in1 | slots: 1, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in phi_6:out1 -> branch_8:in1 | slots: 2, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in phi_9:out1 -> add_23:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in add_11:out1 -> load_14:in2 | slots: 1, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in add_31:out1 -> store_0:in2 | slots: 2, trans: 1 | BB7 -> BB7 (inner)
Adding buffer in phi_n3:out1 -> fork_6:in1 | slots: 1, trans: 0 | BB7 -> BB7 (inner)
Adding buffer in phi_n4:out1 -> fork_7:in1 | slots: 1, trans: 0 | BB7 -> BB7 (inner)
Adding buffer in phi_n6:out1 -> branch_10:in1 | slots: 1, trans: 0 | BB4 -> BB4 (inner)
Adding buffer in phi_n14:out1 -> fork_14:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_0:out1 -> add_11:in2 | slots: 4, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_0:out2 -> add_18:in2 | slots: 4, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_3:out2 -> branch_17:in1 | slots: 1, trans: 1 | BB6 -> BB6 (inner)
Adding buffer in fork_7:out1 -> add_31:in2 | slots: 2, trans: 1 | BB7 -> BB7 (inner)
Adding buffer in fork_12:out2 -> add_15:in2 | slots: 1, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_13:out2 -> branch_15:in1 | slots: 1, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_14:out1 -> add_17:in2 | slots: 2, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in branch_1:out1 -> phi_3:in2 | slots: 1, trans: 1 | BB2 -> BB3
Adding buffer in fork_16:out1 -> branch_2:in2 | slots: 1, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_18:out4 -> branch_8:in2 | slots: 4, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in fork_18:out2 -> branch_10:in2 | slots: 1, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in branch_13:out1 -> phi_8:in3 | slots: 2, trans: 0 | BB5 -> BB5
Adding buffer in branch_14:out2 -> phi_n8:in1 | slots: 1, trans: 0 | BB5 -> BB6
Adding buffer in branch_14:out1 -> phi_n12:in2 | slots: 2, trans: 0 | BB5 -> BB5
Adding buffer in branch_15:out1 -> phi_n13:in2 | slots: 2, trans: 0 | BB5 -> BB5
Adding buffer in fork_19:out5 -> branch_12:in2 | slots: 10, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_19:out2 -> branch_15:in2 | slots: 1, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_19:out1 -> branch_16:in2 | slots: 2, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in fork_20:out4 -> branch_17:in2 | slots: 1, trans: 0 | BB6 -> BB6 (inner)
Adding buffer in fork_20:out3 -> branch_18:in2 | slots: 5, trans: 0 | BB6 -> BB6 (inner)
Adding buffer in fork_20:out1 -> branch_20:in2 | slots: 1, trans: 1 | BB6 -> BB6 (inner)
Adding buffer in branch_21:out1 -> phi_3:in3 | slots: 1, trans: 0 | BB7 -> BB3
Adding buffer in branch_22:out2 -> phi_n0:in1 | slots: 1, trans: 0 | BB7 -> BB8
Adding buffer in fork_21:out2 -> branch_22:in2 | slots: 1, trans: 0 | BB7 -> BB7 (inner)
Adding buffer in fork_21:out1 -> branch_23:in2 | slots: 5, trans: 1 | BB7 -> BB7 (inner)
Adding buffer in fork_21:out4 -> branchC_32:in2 | slots: 1, trans: 0 | BB7 -> BB7 (inner)
Adding buffer in branchC_27:out1 -> phiC_17:in1 | slots: 1, trans: 0 | BB2 -> BB3
Adding buffer in branchC_30:out1 -> phiC_19:in2 | slots: 2, trans: 0 | BB5 -> BB5
Adding buffer in phiC_20:out1 -> branchC_31:in1 | slots: 1, trans: 1 | BB6 -> BB6 (inner)
Adding buffer in branchC_31:out1 -> phiC_18:in2 | slots: 1, trans: 0 | BB6 -> BB4
Adding buffer in forkC_31:out2 -> branchC_32:in1 | slots: 1, trans: 0 | BB7 -> BB7 (inner)
Adding buffer in fork_36:out2 -> phi_6:in1 | slots: 4, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in fork_37:out2 -> phi_9:in1 | slots: 9, trans: 1 | BB5 -> BB5 (inner)

*** Throughput achieved in sub MG 0: 0.50 ***


*** Throughput achieved in sub MG 1: 1.00 ***


*** Throughput achieved in sub MG 2: 0.33 ***


*** Throughput achieved in sub MG 3: 0.08 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 44 

***************************
Total MILP time: [ms] 92079
***************************
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/stencil_2d_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/stencil_2d_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|            branch_0|              Branch|         2|         2|
|         3|             start_0|               Entry|         1|         1|
|         4|            forkC_24|                Fork|         1|         3|
|         5|          branchC_26|              Branch|         2|         2|
|         6|             fork_25|                Fork|         1|         2|
|         7|           Buffer_17|              Buffer|         1|         1|
|         8|           Buffer_38|              Buffer|         1|         1|
|         9|               phi_1|                 Mux|         3|         1|
|        10|        brCst_block2|            Constant|         1|         1|
|        11|               cst_1|            Constant|         1|         1|
|        12|            branch_1|              Branch|         2|         2|
|        13|            branch_2|              Branch|         2|         2|
|        14|             fork_16|                Fork|         1|         3|
|        15|             phiC_16|          CntrlMerge|         2|         2|
|        16|            forkC_26|                Fork|         1|         3|
|        17|          branchC_27|              Branch|         2|         2|
|        18|            Buffer_1|              Buffer|         1|         1|
|        19|           Buffer_18|                TEHB|         1|         1|
|        20|           Buffer_19|                TEHB|         1|         1|
|        21|           Buffer_39|              Buffer|         1|         1|
|        22|               phi_3|                 Mux|         3|         1|
|        23|        brCst_block3|            Constant|         1|         1|
|        24|               cst_2|            Constant|         1|         1|
|        25|               cst_3|            Constant|         1|         1|
|        26|              phi_n2|               Merge|         2|         1|
|        27|            branch_3|              Branch|         2|         2|
|        28|            branch_4|              Branch|         2|         2|
|        29|            branch_5|              Branch|         2|         2|
|        30|            branch_6|              Branch|         2|         2|
|        31|             fork_17|                Fork|         1|         5|
|        32|             phiC_17|          CntrlMerge|         2|         2|
|        33|            forkC_27|                Fork|         1|         4|
|        34|          branchC_28|              Branch|         2|         2|
|        35|               phi_5|                 Mux|         3|         1|
|        36|               phi_6|                 Mux|         3|         1|
|        37|        brCst_block4|            Constant|         1|         1|
|        38|               cst_4|            Constant|         1|         1|
|        39|              phi_n6|               Merge|         2|         1|
|        40|              phi_n7|               Merge|         2|         1|
|        41|            branch_7|              Branch|         2|         2|
|        42|            branch_8|              Branch|         2|         2|
|        43|            branch_9|              Branch|         2|         2|
|        44|           branch_10|              Branch|         2|         2|
|        45|           branch_11|              Branch|         2|         2|
|        46|             fork_18|                Fork|         1|         6|
|        47|             phiC_18|          CntrlMerge|         2|         2|
|        48|            forkC_28|                Fork|         1|         3|
|        49|          branchC_29|              Branch|         2|         2|
|        50|             fork_36|                Fork|         1|         2|
|        51|            Buffer_2|                TEHB|         1|         1|
|        52|            Buffer_8|              Buffer|         1|         1|
|        53|           Buffer_20|               tFifo|         1|         1|
|        54|           Buffer_21|                TEHB|         1|         1|
|        55|           Buffer_45|               tFifo|         1|         1|
|        56|               phi_8|                 Mux|         3|         1|
|        57|               phi_9|                 Mux|         3|         1|
|        58|               cst_5|            Constant|         1|         1|
|        59|              mul_10|            Operator|         2|         1|
|        60|              add_11|            Operator|         2|         1|
|        61|             load_14|            Operator|         2|         2|
|        62|              add_15|            Operator|         2|         1|
|        63|               cst_6|            Constant|         1|         1|
|        64|              mul_16|            Operator|         2|         1|
|        65|              add_17|            Operator|         2|         1|
|        66|              add_18|            Operator|         2|         1|
|        67|             load_21|            Operator|         2|         2|
|        68|              mul_22|            Operator|         2|         1|
|        69|              add_23|            Operator|         2|         1|
|        70|               cst_7|            Constant|         1|         1|
|        71|              add_24|            Operator|         2|         1|
|        72|               cst_8|            Constant|         1|         1|
|        73|             icmp_25|            Operator|         2|         1|
|        74|             phi_n12|               Merge|         2|         1|
|        75|             phi_n13|               Merge|         2|         1|
|        76|             phi_n14|               Merge|         2|         1|
|        77|              fork_0|                Fork|         1|         3|
|        78|              fork_2|                Fork|         1|         2|
|        79|             fork_12|                Fork|         1|         3|
|        80|             fork_13|                Fork|         1|         2|
|        81|             fork_14|                Fork|         1|         2|
|        82|           branch_12|              Branch|         2|         2|
|        83|           branch_13|              Branch|         2|         2|
|        84|           branch_14|              Branch|         2|         2|
|        85|           branch_15|              Branch|         2|         2|
|        86|           branch_16|              Branch|         2|         2|
|        87|             fork_19|                Fork|         1|         6|
|        88|             phiC_19|          CntrlMerge|         2|         2|
|        89|          branchC_30|              Branch|         2|         2|
|        90|            source_0|              Source|         0|         1|
|        91|            source_1|              Source|         0|         1|
|        92|            source_2|              Source|         0|         1|
|        93|            source_3|              Source|         0|         1|
|        94|             fork_37|                Fork|         1|         2|
|        95|            Buffer_3|              Buffer|         1|         1|
|        96|            Buffer_4|                TEHB|         1|         1|
|        97|            Buffer_9|              Buffer|         1|         1|
|        98|           Buffer_10|               tFifo|         1|         1|
|        99|           Buffer_11|               tFifo|         1|         1|
|       100|           Buffer_14|                TEHB|         1|         1|
|       101|           Buffer_15|                TEHB|         1|         1|
|       102|           Buffer_16|               tFifo|         1|         1|
|       103|           Buffer_22|              Buffer|         1|         1|
|       104|           Buffer_23|              Buffer|         1|         1|
|       105|           Buffer_24|              Buffer|         1|         1|
|       106|           Buffer_25|              Buffer|         1|         1|
|       107|           Buffer_26|               tFifo|         1|         1|
|       108|           Buffer_27|                TEHB|         1|         1|
|       109|           Buffer_28|               tFifo|         1|         1|
|       110|           Buffer_40|              Buffer|         1|         1|
|       111|           Buffer_46|               tFifo|         1|         1|
|       112|               cst_9|            Constant|         1|         1|
|       113|              add_27|            Operator|         2|         1|
|       114|              cst_10|            Constant|         1|         1|
|       115|             icmp_28|            Operator|         2|         1|
|       116|              phi_n8|               Merge|         1|         1|
|       117|              phi_n9|               Merge|         1|         1|
|       118|             phi_n10|               Merge|         1|         1|
|       119|             phi_n11|               Merge|         1|         1|
|       120|              fork_3|                Fork|         1|         2|
|       121|           branch_17|              Branch|         2|         2|
|       122|           branch_18|              Branch|         2|         2|
|       123|           branch_19|              Branch|         2|         2|
|       124|           branch_20|              Branch|         2|         2|
|       125|             fork_20|                Fork|         1|         5|
|       126|             phiC_20|               Merge|         1|         1|
|       127|          branchC_31|              Branch|         2|         2|
|       128|            source_4|              Source|         0|         1|
|       129|            source_5|              Source|         0|         1|
|       130|           Buffer_12|                TEHB|         1|         1|
|       131|           Buffer_29|              Buffer|         1|         1|
|       132|           Buffer_30|               nFifo|         1|         1|
|       133|           Buffer_31|                TEHB|         1|         1|
|       134|           Buffer_41|                TEHB|         1|         1|
|       135|           Buffer_42|              Buffer|         1|         1|
|       136|              cst_11|            Constant|         1|         1|
|       137|              mul_30|            Operator|         2|         1|
|       138|              add_31|            Operator|         2|         1|
|       139|             store_0|            Operator|         2|         2|
|       140|              cst_12|            Constant|         1|         1|
|       141|              add_34|            Operator|         2|         1|
|       142|              cst_13|            Constant|         1|         1|
|       143|             icmp_35|            Operator|         2|         1|
|       144|              phi_n3|               Merge|         1|         1|
|       145|              phi_n4|               Merge|         1|         1|
|       146|              phi_n5|               Merge|         1|         1|
|       147|              fork_4|                Fork|         1|         2|
|       148|              fork_6|                Fork|         1|         2|
|       149|              fork_7|                Fork|         1|         2|
|       150|              fork_8|                Fork|         1|         2|
|       151|           branch_21|              Branch|         2|         2|
|       152|           branch_22|              Branch|         2|         2|
|       153|           branch_23|              Branch|         2|         2|
|       154|             fork_21|                Fork|         1|         4|
|       155|              cst_16|            Constant|         1|         1|
|       156|             phiC_21|               Merge|         1|         1|
|       157|            forkC_31|                Fork|         1|         2|
|       158|          branchC_32|              Branch|         2|         2|
|       159|            source_6|              Source|         0|         1|
|       160|            source_7|              Source|         0|         1|
|       161|            source_8|              Source|         0|         1|
|       162|            Buffer_5|               tFifo|         1|         1|
|       163|            Buffer_6|              Buffer|         1|         1|
|       164|            Buffer_7|              Buffer|         1|         1|
|       165|           Buffer_13|               tFifo|         1|         1|
|       166|           Buffer_32|              Buffer|         1|         1|
|       167|           Buffer_33|              Buffer|         1|         1|
|       168|           Buffer_34|              Buffer|         1|         1|
|       169|           Buffer_35|               tFifo|         1|         1|
|       170|           Buffer_36|              Buffer|         1|         1|
|       171|           Buffer_43|              Buffer|         1|         1|
|       172|              cst_14|            Constant|         1|         1|
|       173|              add_37|            Operator|         2|         1|
|       174|              cst_15|            Constant|         1|         1|
|       175|             icmp_38|            Operator|         2|         1|
|       176|              phi_n0|               Merge|         1|         1|
|       177|              phi_n1|               Merge|         1|         1|
|       178|              fork_5|                Fork|         1|         2|
|       179|           branch_24|              Branch|         2|         2|
|       180|           branch_25|              Branch|         2|         2|
|       181|             fork_22|                Fork|         1|         3|
|       182|             phiC_22|               Merge|         1|         1|
|       183|          branchC_33|              Branch|         2|         2|
|       184|            source_9|              Source|         0|         1|
|       185|           source_10|              Source|         0|         1|
|       186|           Buffer_37|              Buffer|         1|         1|
|       187|           Buffer_44|              Buffer|         1|         1|
|       188|               ret_0|            Operator|         1|         1|
|       189|             phi_n15|               Merge|         1|         1|
|       190|             phiC_23|               Merge|         1|         1|
|       191|           MC_filter|                  MC|         4|         2|
|       192|             MC_orig|                  MC|         4|         2|
|       193|              MC_sol|                  MC|         4|         2|
|       194|               end_0|                Exit|         4|         1|
|       195|              sink_0|                Sink|         1|         0|
|       196|              sink_1|                Sink|         1|         0|
|       197|              sink_2|                Sink|         1|         0|
|       198|              sink_3|                Sink|         1|         0|
|       199|              sink_4|                Sink|         1|         0|
|       200|              sink_5|                Sink|         1|         0|
|       201|              sink_6|                Sink|         1|         0|
|       202|              sink_7|                Sink|         1|         0|
|       203|              sink_8|                Sink|         1|         0|
|       204|              sink_9|                Sink|         1|         0|
|       205|             sink_10|                Sink|         1|         0|
|       206|             sink_11|                Sink|         1|         0|
|       207|             sink_12|                Sink|         1|         0|
|       208|             sink_13|                Sink|         1|         0|
|       209|             sink_14|                Sink|         1|         0|
|       210|             sink_15|                Sink|         1|         0|
|       211|             sink_16|                Sink|         1|         0|
|       212|             sink_17|                Sink|         1|         0|
|       213|             sink_18|                Sink|         1|         0|
|       214|             sink_19|                Sink|         1|         0|
|       215|             sink_20|                Sink|         1|         0|
|       216|             sink_21|                Sink|         1|         0|
|       217|             sink_22|                Sink|         1|         0|
+--------------------------------------------------------------------------+
Generating ./reports/stencil_2d_optimized.vhd

Done



Done 
Exit...
Goodbye!


examples/stencil_2d
stencil_2d
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t orig[900]
array length 900
[INFO  CAnalyzer] Parameter identified: orig of type in_int_t[900].
[INFO  CAnalyzer] Parsing parameter out_int_t sol[900]
array length 900
[INFO  CAnalyzer] Parameter identified: sol of type out_int_t[900].
[INFO  CAnalyzer] Parsing parameter in_int_t filter[10]
array length 10
[INFO  CAnalyzer] Parameter identified: filter of type in_int_t[10].
i0
[INFO  CAnalyzer] Actual type of "orig" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "sol" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "filter" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_stencil_2d.c -I../C_SRC -o ../C_SRC/hls_verify_stencil_2d.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_stencil_2d.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity stencil_2d
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 20:21:13 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:13 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity merge
# -- Loading entity transpFIFO
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(4953): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(4953): Unknown expanded name.
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(4986): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(4986): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5028): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5028): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5043): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5043): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5091): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5091): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5118): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5118): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5145): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5145): Unknown expanded name.
# -- Loading entity source
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5706): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5706): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5733): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(5733): Unknown expanded name.
# -- Loading entity nontranspFifo
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6054): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6054): Unknown expanded name.
# -- Loading entity mc_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6099): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6099): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6126): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6126): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6528): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6528): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6555): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6555): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6735): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(6735): Unknown expanded name.
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd(7086): VHDL Compiler exiting
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 46, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity stencil_2d
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(142): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(142): Unknown expanded name.
# -- Loading entity two_port_RAM
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(382): VHDL Compiler exiting
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity merge
# -- Loading entity transpFIFO
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity mc_load_op
# -- Loading entity icmp_ult_op
# -- Loading entity source
# -- Loading entity nontranspFifo
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of stencil_2d_optimized.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:14 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity stencil_2d
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 20:21:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_stencil_2d_tb.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/stencil_2d_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity stencil_2d
# -- Compiling architecture behavioral of stencil_2d
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity merge
# -- Loading entity transpFIFO
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity mc_load_op
# -- Loading entity icmp_ult_op
# -- Loading entity source
# -- Loading entity nontranspFifo
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity stencil_2d_tb
# -- Compiling architecture behav of stencil_2d_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd(94): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity stencil_2d
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 12 compiles, 0 failed with no errors.
# vsim stencil_2d_tb 
# Start time: 20:21:15 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.stencil_2d_tb(behav)
# Loading ieee.math_real(body)
# Loading work.stencil_2d(behavioral)
# Loading work.const(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.merge(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.add_op(arch)
# Loading work.mc_load_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.source(arch)
# Loading work.nontranspfifo(arch)
# Loading work.mc_store_op(arch)
# Loading work.ret_op(arch)
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.sink(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 36293 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_16/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_17/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_18/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/phiC_19/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_0/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_3/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_5/dataOutArray(0)(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_6/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_7/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_8/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_9/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/source_10/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/filter_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/filter_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/orig_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/orig_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/sol_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /stencil_2d_tb/duv/sol_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /stencil_2d_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_38
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_35
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/icmp_25
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 98 ns  Iteration: 6  Instance: /stencil_2d_tb/duv/phi_6
# ** Note: simulation done!
#    Time: 44198 ns  Iteration: 1  Instance: /stencil_2d_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 44198 ns  Iteration: 1  Process: /stencil_2d_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd line 308
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/stencil_2d/sim/VHDL_SRC/hls_verify_stencil_2d_tb.vhd line 308
# End time: 20:22:08 on Apr 12,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 124

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
output_sol.dat
