set moduleName cnn_Pipeline_VITIS_LOOP_67_11
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {cnn_Pipeline_VITIS_LOOP_67_11}
set C_modelType { void 0 }
set C_modelArgList {
	{ flattened_output_13 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_12 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_11 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_10 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_9 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_8 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_7 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_6 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_5 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_4 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_3 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_2 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output_1 int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ flattened_output int 15 regular {array 168 { 0 0 } 0 1 }  }
	{ output_conv_0 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_1 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_2 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_3 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_4 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_5 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_6 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_7 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_8 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_9 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_10 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_11 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_12 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_13 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_14 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_15 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_16 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_17 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_18 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_19 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_20 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_21 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_22 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_23 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_24 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_25 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_26 int 15 regular {array 28 { 1 3 } 1 1 }  }
	{ output_conv_0_27 int 15 regular {array 28 { 1 3 } 1 1 }  }
}
set hasAXIMCache 0
set AXIMCacheInstList { }
set C_modelArgMapList {[ 
	{ "Name" : "flattened_output_13", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_12", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_11", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_10", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_9", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_8", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_7", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_6", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_5", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_4", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_3", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_2", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output_1", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "flattened_output", "interface" : "memory", "bitwidth" : 15, "direction" : "WRITEONLY"} , 
 	{ "Name" : "output_conv_0", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_1", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_2", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_3", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_4", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_5", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_6", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_7", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_8", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_9", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_10", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_11", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_12", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_13", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_14", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_15", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_16", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_17", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_18", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_19", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_20", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_21", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_22", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_23", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_24", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_25", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_26", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} , 
 	{ "Name" : "output_conv_0_27", "interface" : "memory", "bitwidth" : 15, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 202
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ flattened_output_13_address0 sc_out sc_lv 8 signal 0 } 
	{ flattened_output_13_ce0 sc_out sc_logic 1 signal 0 } 
	{ flattened_output_13_we0 sc_out sc_logic 1 signal 0 } 
	{ flattened_output_13_d0 sc_out sc_lv 15 signal 0 } 
	{ flattened_output_13_address1 sc_out sc_lv 8 signal 0 } 
	{ flattened_output_13_ce1 sc_out sc_logic 1 signal 0 } 
	{ flattened_output_13_we1 sc_out sc_logic 1 signal 0 } 
	{ flattened_output_13_d1 sc_out sc_lv 15 signal 0 } 
	{ flattened_output_12_address0 sc_out sc_lv 8 signal 1 } 
	{ flattened_output_12_ce0 sc_out sc_logic 1 signal 1 } 
	{ flattened_output_12_we0 sc_out sc_logic 1 signal 1 } 
	{ flattened_output_12_d0 sc_out sc_lv 15 signal 1 } 
	{ flattened_output_12_address1 sc_out sc_lv 8 signal 1 } 
	{ flattened_output_12_ce1 sc_out sc_logic 1 signal 1 } 
	{ flattened_output_12_we1 sc_out sc_logic 1 signal 1 } 
	{ flattened_output_12_d1 sc_out sc_lv 15 signal 1 } 
	{ flattened_output_11_address0 sc_out sc_lv 8 signal 2 } 
	{ flattened_output_11_ce0 sc_out sc_logic 1 signal 2 } 
	{ flattened_output_11_we0 sc_out sc_logic 1 signal 2 } 
	{ flattened_output_11_d0 sc_out sc_lv 15 signal 2 } 
	{ flattened_output_11_address1 sc_out sc_lv 8 signal 2 } 
	{ flattened_output_11_ce1 sc_out sc_logic 1 signal 2 } 
	{ flattened_output_11_we1 sc_out sc_logic 1 signal 2 } 
	{ flattened_output_11_d1 sc_out sc_lv 15 signal 2 } 
	{ flattened_output_10_address0 sc_out sc_lv 8 signal 3 } 
	{ flattened_output_10_ce0 sc_out sc_logic 1 signal 3 } 
	{ flattened_output_10_we0 sc_out sc_logic 1 signal 3 } 
	{ flattened_output_10_d0 sc_out sc_lv 15 signal 3 } 
	{ flattened_output_10_address1 sc_out sc_lv 8 signal 3 } 
	{ flattened_output_10_ce1 sc_out sc_logic 1 signal 3 } 
	{ flattened_output_10_we1 sc_out sc_logic 1 signal 3 } 
	{ flattened_output_10_d1 sc_out sc_lv 15 signal 3 } 
	{ flattened_output_9_address0 sc_out sc_lv 8 signal 4 } 
	{ flattened_output_9_ce0 sc_out sc_logic 1 signal 4 } 
	{ flattened_output_9_we0 sc_out sc_logic 1 signal 4 } 
	{ flattened_output_9_d0 sc_out sc_lv 15 signal 4 } 
	{ flattened_output_9_address1 sc_out sc_lv 8 signal 4 } 
	{ flattened_output_9_ce1 sc_out sc_logic 1 signal 4 } 
	{ flattened_output_9_we1 sc_out sc_logic 1 signal 4 } 
	{ flattened_output_9_d1 sc_out sc_lv 15 signal 4 } 
	{ flattened_output_8_address0 sc_out sc_lv 8 signal 5 } 
	{ flattened_output_8_ce0 sc_out sc_logic 1 signal 5 } 
	{ flattened_output_8_we0 sc_out sc_logic 1 signal 5 } 
	{ flattened_output_8_d0 sc_out sc_lv 15 signal 5 } 
	{ flattened_output_8_address1 sc_out sc_lv 8 signal 5 } 
	{ flattened_output_8_ce1 sc_out sc_logic 1 signal 5 } 
	{ flattened_output_8_we1 sc_out sc_logic 1 signal 5 } 
	{ flattened_output_8_d1 sc_out sc_lv 15 signal 5 } 
	{ flattened_output_7_address0 sc_out sc_lv 8 signal 6 } 
	{ flattened_output_7_ce0 sc_out sc_logic 1 signal 6 } 
	{ flattened_output_7_we0 sc_out sc_logic 1 signal 6 } 
	{ flattened_output_7_d0 sc_out sc_lv 15 signal 6 } 
	{ flattened_output_7_address1 sc_out sc_lv 8 signal 6 } 
	{ flattened_output_7_ce1 sc_out sc_logic 1 signal 6 } 
	{ flattened_output_7_we1 sc_out sc_logic 1 signal 6 } 
	{ flattened_output_7_d1 sc_out sc_lv 15 signal 6 } 
	{ flattened_output_6_address0 sc_out sc_lv 8 signal 7 } 
	{ flattened_output_6_ce0 sc_out sc_logic 1 signal 7 } 
	{ flattened_output_6_we0 sc_out sc_logic 1 signal 7 } 
	{ flattened_output_6_d0 sc_out sc_lv 15 signal 7 } 
	{ flattened_output_6_address1 sc_out sc_lv 8 signal 7 } 
	{ flattened_output_6_ce1 sc_out sc_logic 1 signal 7 } 
	{ flattened_output_6_we1 sc_out sc_logic 1 signal 7 } 
	{ flattened_output_6_d1 sc_out sc_lv 15 signal 7 } 
	{ flattened_output_5_address0 sc_out sc_lv 8 signal 8 } 
	{ flattened_output_5_ce0 sc_out sc_logic 1 signal 8 } 
	{ flattened_output_5_we0 sc_out sc_logic 1 signal 8 } 
	{ flattened_output_5_d0 sc_out sc_lv 15 signal 8 } 
	{ flattened_output_5_address1 sc_out sc_lv 8 signal 8 } 
	{ flattened_output_5_ce1 sc_out sc_logic 1 signal 8 } 
	{ flattened_output_5_we1 sc_out sc_logic 1 signal 8 } 
	{ flattened_output_5_d1 sc_out sc_lv 15 signal 8 } 
	{ flattened_output_4_address0 sc_out sc_lv 8 signal 9 } 
	{ flattened_output_4_ce0 sc_out sc_logic 1 signal 9 } 
	{ flattened_output_4_we0 sc_out sc_logic 1 signal 9 } 
	{ flattened_output_4_d0 sc_out sc_lv 15 signal 9 } 
	{ flattened_output_4_address1 sc_out sc_lv 8 signal 9 } 
	{ flattened_output_4_ce1 sc_out sc_logic 1 signal 9 } 
	{ flattened_output_4_we1 sc_out sc_logic 1 signal 9 } 
	{ flattened_output_4_d1 sc_out sc_lv 15 signal 9 } 
	{ flattened_output_3_address0 sc_out sc_lv 8 signal 10 } 
	{ flattened_output_3_ce0 sc_out sc_logic 1 signal 10 } 
	{ flattened_output_3_we0 sc_out sc_logic 1 signal 10 } 
	{ flattened_output_3_d0 sc_out sc_lv 15 signal 10 } 
	{ flattened_output_3_address1 sc_out sc_lv 8 signal 10 } 
	{ flattened_output_3_ce1 sc_out sc_logic 1 signal 10 } 
	{ flattened_output_3_we1 sc_out sc_logic 1 signal 10 } 
	{ flattened_output_3_d1 sc_out sc_lv 15 signal 10 } 
	{ flattened_output_2_address0 sc_out sc_lv 8 signal 11 } 
	{ flattened_output_2_ce0 sc_out sc_logic 1 signal 11 } 
	{ flattened_output_2_we0 sc_out sc_logic 1 signal 11 } 
	{ flattened_output_2_d0 sc_out sc_lv 15 signal 11 } 
	{ flattened_output_2_address1 sc_out sc_lv 8 signal 11 } 
	{ flattened_output_2_ce1 sc_out sc_logic 1 signal 11 } 
	{ flattened_output_2_we1 sc_out sc_logic 1 signal 11 } 
	{ flattened_output_2_d1 sc_out sc_lv 15 signal 11 } 
	{ flattened_output_1_address0 sc_out sc_lv 8 signal 12 } 
	{ flattened_output_1_ce0 sc_out sc_logic 1 signal 12 } 
	{ flattened_output_1_we0 sc_out sc_logic 1 signal 12 } 
	{ flattened_output_1_d0 sc_out sc_lv 15 signal 12 } 
	{ flattened_output_1_address1 sc_out sc_lv 8 signal 12 } 
	{ flattened_output_1_ce1 sc_out sc_logic 1 signal 12 } 
	{ flattened_output_1_we1 sc_out sc_logic 1 signal 12 } 
	{ flattened_output_1_d1 sc_out sc_lv 15 signal 12 } 
	{ flattened_output_address0 sc_out sc_lv 8 signal 13 } 
	{ flattened_output_ce0 sc_out sc_logic 1 signal 13 } 
	{ flattened_output_we0 sc_out sc_logic 1 signal 13 } 
	{ flattened_output_d0 sc_out sc_lv 15 signal 13 } 
	{ flattened_output_address1 sc_out sc_lv 8 signal 13 } 
	{ flattened_output_ce1 sc_out sc_logic 1 signal 13 } 
	{ flattened_output_we1 sc_out sc_logic 1 signal 13 } 
	{ flattened_output_d1 sc_out sc_lv 15 signal 13 } 
	{ output_conv_0_address0 sc_out sc_lv 5 signal 14 } 
	{ output_conv_0_ce0 sc_out sc_logic 1 signal 14 } 
	{ output_conv_0_q0 sc_in sc_lv 15 signal 14 } 
	{ output_conv_0_1_address0 sc_out sc_lv 5 signal 15 } 
	{ output_conv_0_1_ce0 sc_out sc_logic 1 signal 15 } 
	{ output_conv_0_1_q0 sc_in sc_lv 15 signal 15 } 
	{ output_conv_0_2_address0 sc_out sc_lv 5 signal 16 } 
	{ output_conv_0_2_ce0 sc_out sc_logic 1 signal 16 } 
	{ output_conv_0_2_q0 sc_in sc_lv 15 signal 16 } 
	{ output_conv_0_3_address0 sc_out sc_lv 5 signal 17 } 
	{ output_conv_0_3_ce0 sc_out sc_logic 1 signal 17 } 
	{ output_conv_0_3_q0 sc_in sc_lv 15 signal 17 } 
	{ output_conv_0_4_address0 sc_out sc_lv 5 signal 18 } 
	{ output_conv_0_4_ce0 sc_out sc_logic 1 signal 18 } 
	{ output_conv_0_4_q0 sc_in sc_lv 15 signal 18 } 
	{ output_conv_0_5_address0 sc_out sc_lv 5 signal 19 } 
	{ output_conv_0_5_ce0 sc_out sc_logic 1 signal 19 } 
	{ output_conv_0_5_q0 sc_in sc_lv 15 signal 19 } 
	{ output_conv_0_6_address0 sc_out sc_lv 5 signal 20 } 
	{ output_conv_0_6_ce0 sc_out sc_logic 1 signal 20 } 
	{ output_conv_0_6_q0 sc_in sc_lv 15 signal 20 } 
	{ output_conv_0_7_address0 sc_out sc_lv 5 signal 21 } 
	{ output_conv_0_7_ce0 sc_out sc_logic 1 signal 21 } 
	{ output_conv_0_7_q0 sc_in sc_lv 15 signal 21 } 
	{ output_conv_0_8_address0 sc_out sc_lv 5 signal 22 } 
	{ output_conv_0_8_ce0 sc_out sc_logic 1 signal 22 } 
	{ output_conv_0_8_q0 sc_in sc_lv 15 signal 22 } 
	{ output_conv_0_9_address0 sc_out sc_lv 5 signal 23 } 
	{ output_conv_0_9_ce0 sc_out sc_logic 1 signal 23 } 
	{ output_conv_0_9_q0 sc_in sc_lv 15 signal 23 } 
	{ output_conv_0_10_address0 sc_out sc_lv 5 signal 24 } 
	{ output_conv_0_10_ce0 sc_out sc_logic 1 signal 24 } 
	{ output_conv_0_10_q0 sc_in sc_lv 15 signal 24 } 
	{ output_conv_0_11_address0 sc_out sc_lv 5 signal 25 } 
	{ output_conv_0_11_ce0 sc_out sc_logic 1 signal 25 } 
	{ output_conv_0_11_q0 sc_in sc_lv 15 signal 25 } 
	{ output_conv_0_12_address0 sc_out sc_lv 5 signal 26 } 
	{ output_conv_0_12_ce0 sc_out sc_logic 1 signal 26 } 
	{ output_conv_0_12_q0 sc_in sc_lv 15 signal 26 } 
	{ output_conv_0_13_address0 sc_out sc_lv 5 signal 27 } 
	{ output_conv_0_13_ce0 sc_out sc_logic 1 signal 27 } 
	{ output_conv_0_13_q0 sc_in sc_lv 15 signal 27 } 
	{ output_conv_0_14_address0 sc_out sc_lv 5 signal 28 } 
	{ output_conv_0_14_ce0 sc_out sc_logic 1 signal 28 } 
	{ output_conv_0_14_q0 sc_in sc_lv 15 signal 28 } 
	{ output_conv_0_15_address0 sc_out sc_lv 5 signal 29 } 
	{ output_conv_0_15_ce0 sc_out sc_logic 1 signal 29 } 
	{ output_conv_0_15_q0 sc_in sc_lv 15 signal 29 } 
	{ output_conv_0_16_address0 sc_out sc_lv 5 signal 30 } 
	{ output_conv_0_16_ce0 sc_out sc_logic 1 signal 30 } 
	{ output_conv_0_16_q0 sc_in sc_lv 15 signal 30 } 
	{ output_conv_0_17_address0 sc_out sc_lv 5 signal 31 } 
	{ output_conv_0_17_ce0 sc_out sc_logic 1 signal 31 } 
	{ output_conv_0_17_q0 sc_in sc_lv 15 signal 31 } 
	{ output_conv_0_18_address0 sc_out sc_lv 5 signal 32 } 
	{ output_conv_0_18_ce0 sc_out sc_logic 1 signal 32 } 
	{ output_conv_0_18_q0 sc_in sc_lv 15 signal 32 } 
	{ output_conv_0_19_address0 sc_out sc_lv 5 signal 33 } 
	{ output_conv_0_19_ce0 sc_out sc_logic 1 signal 33 } 
	{ output_conv_0_19_q0 sc_in sc_lv 15 signal 33 } 
	{ output_conv_0_20_address0 sc_out sc_lv 5 signal 34 } 
	{ output_conv_0_20_ce0 sc_out sc_logic 1 signal 34 } 
	{ output_conv_0_20_q0 sc_in sc_lv 15 signal 34 } 
	{ output_conv_0_21_address0 sc_out sc_lv 5 signal 35 } 
	{ output_conv_0_21_ce0 sc_out sc_logic 1 signal 35 } 
	{ output_conv_0_21_q0 sc_in sc_lv 15 signal 35 } 
	{ output_conv_0_22_address0 sc_out sc_lv 5 signal 36 } 
	{ output_conv_0_22_ce0 sc_out sc_logic 1 signal 36 } 
	{ output_conv_0_22_q0 sc_in sc_lv 15 signal 36 } 
	{ output_conv_0_23_address0 sc_out sc_lv 5 signal 37 } 
	{ output_conv_0_23_ce0 sc_out sc_logic 1 signal 37 } 
	{ output_conv_0_23_q0 sc_in sc_lv 15 signal 37 } 
	{ output_conv_0_24_address0 sc_out sc_lv 5 signal 38 } 
	{ output_conv_0_24_ce0 sc_out sc_logic 1 signal 38 } 
	{ output_conv_0_24_q0 sc_in sc_lv 15 signal 38 } 
	{ output_conv_0_25_address0 sc_out sc_lv 5 signal 39 } 
	{ output_conv_0_25_ce0 sc_out sc_logic 1 signal 39 } 
	{ output_conv_0_25_q0 sc_in sc_lv 15 signal 39 } 
	{ output_conv_0_26_address0 sc_out sc_lv 5 signal 40 } 
	{ output_conv_0_26_ce0 sc_out sc_logic 1 signal 40 } 
	{ output_conv_0_26_q0 sc_in sc_lv 15 signal 40 } 
	{ output_conv_0_27_address0 sc_out sc_lv 5 signal 41 } 
	{ output_conv_0_27_ce0 sc_out sc_logic 1 signal 41 } 
	{ output_conv_0_27_q0 sc_in sc_lv 15 signal 41 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "flattened_output_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "address0" }} , 
 	{ "name": "flattened_output_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "ce0" }} , 
 	{ "name": "flattened_output_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "we0" }} , 
 	{ "name": "flattened_output_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "d0" }} , 
 	{ "name": "flattened_output_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "address1" }} , 
 	{ "name": "flattened_output_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "ce1" }} , 
 	{ "name": "flattened_output_13_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "we1" }} , 
 	{ "name": "flattened_output_13_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_13", "role": "d1" }} , 
 	{ "name": "flattened_output_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "address0" }} , 
 	{ "name": "flattened_output_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "ce0" }} , 
 	{ "name": "flattened_output_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "we0" }} , 
 	{ "name": "flattened_output_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "d0" }} , 
 	{ "name": "flattened_output_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "address1" }} , 
 	{ "name": "flattened_output_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "ce1" }} , 
 	{ "name": "flattened_output_12_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "we1" }} , 
 	{ "name": "flattened_output_12_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_12", "role": "d1" }} , 
 	{ "name": "flattened_output_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "address0" }} , 
 	{ "name": "flattened_output_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "ce0" }} , 
 	{ "name": "flattened_output_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "we0" }} , 
 	{ "name": "flattened_output_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "d0" }} , 
 	{ "name": "flattened_output_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "address1" }} , 
 	{ "name": "flattened_output_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "ce1" }} , 
 	{ "name": "flattened_output_11_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "we1" }} , 
 	{ "name": "flattened_output_11_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_11", "role": "d1" }} , 
 	{ "name": "flattened_output_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "address0" }} , 
 	{ "name": "flattened_output_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "ce0" }} , 
 	{ "name": "flattened_output_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "we0" }} , 
 	{ "name": "flattened_output_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "d0" }} , 
 	{ "name": "flattened_output_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "address1" }} , 
 	{ "name": "flattened_output_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "ce1" }} , 
 	{ "name": "flattened_output_10_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "we1" }} , 
 	{ "name": "flattened_output_10_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_10", "role": "d1" }} , 
 	{ "name": "flattened_output_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "address0" }} , 
 	{ "name": "flattened_output_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "ce0" }} , 
 	{ "name": "flattened_output_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "we0" }} , 
 	{ "name": "flattened_output_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "d0" }} , 
 	{ "name": "flattened_output_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "address1" }} , 
 	{ "name": "flattened_output_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "ce1" }} , 
 	{ "name": "flattened_output_9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "we1" }} , 
 	{ "name": "flattened_output_9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_9", "role": "d1" }} , 
 	{ "name": "flattened_output_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "address0" }} , 
 	{ "name": "flattened_output_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "ce0" }} , 
 	{ "name": "flattened_output_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "we0" }} , 
 	{ "name": "flattened_output_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "d0" }} , 
 	{ "name": "flattened_output_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "address1" }} , 
 	{ "name": "flattened_output_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "ce1" }} , 
 	{ "name": "flattened_output_8_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "we1" }} , 
 	{ "name": "flattened_output_8_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_8", "role": "d1" }} , 
 	{ "name": "flattened_output_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "address0" }} , 
 	{ "name": "flattened_output_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "ce0" }} , 
 	{ "name": "flattened_output_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "we0" }} , 
 	{ "name": "flattened_output_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "d0" }} , 
 	{ "name": "flattened_output_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "address1" }} , 
 	{ "name": "flattened_output_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "ce1" }} , 
 	{ "name": "flattened_output_7_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "we1" }} , 
 	{ "name": "flattened_output_7_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_7", "role": "d1" }} , 
 	{ "name": "flattened_output_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "address0" }} , 
 	{ "name": "flattened_output_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "ce0" }} , 
 	{ "name": "flattened_output_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "we0" }} , 
 	{ "name": "flattened_output_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "d0" }} , 
 	{ "name": "flattened_output_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "address1" }} , 
 	{ "name": "flattened_output_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "ce1" }} , 
 	{ "name": "flattened_output_6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "we1" }} , 
 	{ "name": "flattened_output_6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_6", "role": "d1" }} , 
 	{ "name": "flattened_output_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "address0" }} , 
 	{ "name": "flattened_output_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "ce0" }} , 
 	{ "name": "flattened_output_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "we0" }} , 
 	{ "name": "flattened_output_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "d0" }} , 
 	{ "name": "flattened_output_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "address1" }} , 
 	{ "name": "flattened_output_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "ce1" }} , 
 	{ "name": "flattened_output_5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "we1" }} , 
 	{ "name": "flattened_output_5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_5", "role": "d1" }} , 
 	{ "name": "flattened_output_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "address0" }} , 
 	{ "name": "flattened_output_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "ce0" }} , 
 	{ "name": "flattened_output_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "we0" }} , 
 	{ "name": "flattened_output_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "d0" }} , 
 	{ "name": "flattened_output_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "address1" }} , 
 	{ "name": "flattened_output_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "ce1" }} , 
 	{ "name": "flattened_output_4_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "we1" }} , 
 	{ "name": "flattened_output_4_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_4", "role": "d1" }} , 
 	{ "name": "flattened_output_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "address0" }} , 
 	{ "name": "flattened_output_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "ce0" }} , 
 	{ "name": "flattened_output_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "we0" }} , 
 	{ "name": "flattened_output_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "d0" }} , 
 	{ "name": "flattened_output_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "address1" }} , 
 	{ "name": "flattened_output_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "ce1" }} , 
 	{ "name": "flattened_output_3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "we1" }} , 
 	{ "name": "flattened_output_3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_3", "role": "d1" }} , 
 	{ "name": "flattened_output_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "address0" }} , 
 	{ "name": "flattened_output_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "ce0" }} , 
 	{ "name": "flattened_output_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "we0" }} , 
 	{ "name": "flattened_output_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "d0" }} , 
 	{ "name": "flattened_output_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "address1" }} , 
 	{ "name": "flattened_output_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "ce1" }} , 
 	{ "name": "flattened_output_2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "we1" }} , 
 	{ "name": "flattened_output_2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_2", "role": "d1" }} , 
 	{ "name": "flattened_output_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "address0" }} , 
 	{ "name": "flattened_output_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "ce0" }} , 
 	{ "name": "flattened_output_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "we0" }} , 
 	{ "name": "flattened_output_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "d0" }} , 
 	{ "name": "flattened_output_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "address1" }} , 
 	{ "name": "flattened_output_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "ce1" }} , 
 	{ "name": "flattened_output_1_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "we1" }} , 
 	{ "name": "flattened_output_1_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output_1", "role": "d1" }} , 
 	{ "name": "flattened_output_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output", "role": "address0" }} , 
 	{ "name": "flattened_output_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output", "role": "ce0" }} , 
 	{ "name": "flattened_output_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output", "role": "we0" }} , 
 	{ "name": "flattened_output_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output", "role": "d0" }} , 
 	{ "name": "flattened_output_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "flattened_output", "role": "address1" }} , 
 	{ "name": "flattened_output_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output", "role": "ce1" }} , 
 	{ "name": "flattened_output_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "flattened_output", "role": "we1" }} , 
 	{ "name": "flattened_output_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "flattened_output", "role": "d1" }} , 
 	{ "name": "output_conv_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0", "role": "address0" }} , 
 	{ "name": "output_conv_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0", "role": "ce0" }} , 
 	{ "name": "output_conv_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0", "role": "q0" }} , 
 	{ "name": "output_conv_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_1", "role": "address0" }} , 
 	{ "name": "output_conv_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_1", "role": "ce0" }} , 
 	{ "name": "output_conv_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_1", "role": "q0" }} , 
 	{ "name": "output_conv_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_2", "role": "address0" }} , 
 	{ "name": "output_conv_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_2", "role": "ce0" }} , 
 	{ "name": "output_conv_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_2", "role": "q0" }} , 
 	{ "name": "output_conv_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_3", "role": "address0" }} , 
 	{ "name": "output_conv_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_3", "role": "ce0" }} , 
 	{ "name": "output_conv_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_3", "role": "q0" }} , 
 	{ "name": "output_conv_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_4", "role": "address0" }} , 
 	{ "name": "output_conv_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_4", "role": "ce0" }} , 
 	{ "name": "output_conv_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_4", "role": "q0" }} , 
 	{ "name": "output_conv_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_5", "role": "address0" }} , 
 	{ "name": "output_conv_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_5", "role": "ce0" }} , 
 	{ "name": "output_conv_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_5", "role": "q0" }} , 
 	{ "name": "output_conv_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_6", "role": "address0" }} , 
 	{ "name": "output_conv_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_6", "role": "ce0" }} , 
 	{ "name": "output_conv_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_6", "role": "q0" }} , 
 	{ "name": "output_conv_0_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_7", "role": "address0" }} , 
 	{ "name": "output_conv_0_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_7", "role": "ce0" }} , 
 	{ "name": "output_conv_0_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_7", "role": "q0" }} , 
 	{ "name": "output_conv_0_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_8", "role": "address0" }} , 
 	{ "name": "output_conv_0_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_8", "role": "ce0" }} , 
 	{ "name": "output_conv_0_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_8", "role": "q0" }} , 
 	{ "name": "output_conv_0_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_9", "role": "address0" }} , 
 	{ "name": "output_conv_0_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_9", "role": "ce0" }} , 
 	{ "name": "output_conv_0_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_9", "role": "q0" }} , 
 	{ "name": "output_conv_0_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_10", "role": "address0" }} , 
 	{ "name": "output_conv_0_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_10", "role": "ce0" }} , 
 	{ "name": "output_conv_0_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_10", "role": "q0" }} , 
 	{ "name": "output_conv_0_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_11", "role": "address0" }} , 
 	{ "name": "output_conv_0_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_11", "role": "ce0" }} , 
 	{ "name": "output_conv_0_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_11", "role": "q0" }} , 
 	{ "name": "output_conv_0_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_12", "role": "address0" }} , 
 	{ "name": "output_conv_0_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_12", "role": "ce0" }} , 
 	{ "name": "output_conv_0_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_12", "role": "q0" }} , 
 	{ "name": "output_conv_0_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_13", "role": "address0" }} , 
 	{ "name": "output_conv_0_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_13", "role": "ce0" }} , 
 	{ "name": "output_conv_0_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_13", "role": "q0" }} , 
 	{ "name": "output_conv_0_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_14", "role": "address0" }} , 
 	{ "name": "output_conv_0_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_14", "role": "ce0" }} , 
 	{ "name": "output_conv_0_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_14", "role": "q0" }} , 
 	{ "name": "output_conv_0_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_15", "role": "address0" }} , 
 	{ "name": "output_conv_0_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_15", "role": "ce0" }} , 
 	{ "name": "output_conv_0_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_15", "role": "q0" }} , 
 	{ "name": "output_conv_0_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_16", "role": "address0" }} , 
 	{ "name": "output_conv_0_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_16", "role": "ce0" }} , 
 	{ "name": "output_conv_0_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_16", "role": "q0" }} , 
 	{ "name": "output_conv_0_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_17", "role": "address0" }} , 
 	{ "name": "output_conv_0_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_17", "role": "ce0" }} , 
 	{ "name": "output_conv_0_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_17", "role": "q0" }} , 
 	{ "name": "output_conv_0_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_18", "role": "address0" }} , 
 	{ "name": "output_conv_0_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_18", "role": "ce0" }} , 
 	{ "name": "output_conv_0_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_18", "role": "q0" }} , 
 	{ "name": "output_conv_0_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_19", "role": "address0" }} , 
 	{ "name": "output_conv_0_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_19", "role": "ce0" }} , 
 	{ "name": "output_conv_0_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_19", "role": "q0" }} , 
 	{ "name": "output_conv_0_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_20", "role": "address0" }} , 
 	{ "name": "output_conv_0_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_20", "role": "ce0" }} , 
 	{ "name": "output_conv_0_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_20", "role": "q0" }} , 
 	{ "name": "output_conv_0_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_21", "role": "address0" }} , 
 	{ "name": "output_conv_0_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_21", "role": "ce0" }} , 
 	{ "name": "output_conv_0_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_21", "role": "q0" }} , 
 	{ "name": "output_conv_0_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_22", "role": "address0" }} , 
 	{ "name": "output_conv_0_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_22", "role": "ce0" }} , 
 	{ "name": "output_conv_0_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_22", "role": "q0" }} , 
 	{ "name": "output_conv_0_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_23", "role": "address0" }} , 
 	{ "name": "output_conv_0_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_23", "role": "ce0" }} , 
 	{ "name": "output_conv_0_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_23", "role": "q0" }} , 
 	{ "name": "output_conv_0_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_24", "role": "address0" }} , 
 	{ "name": "output_conv_0_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_24", "role": "ce0" }} , 
 	{ "name": "output_conv_0_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_24", "role": "q0" }} , 
 	{ "name": "output_conv_0_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_25", "role": "address0" }} , 
 	{ "name": "output_conv_0_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_25", "role": "ce0" }} , 
 	{ "name": "output_conv_0_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_25", "role": "q0" }} , 
 	{ "name": "output_conv_0_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_26", "role": "address0" }} , 
 	{ "name": "output_conv_0_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_26", "role": "ce0" }} , 
 	{ "name": "output_conv_0_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_26", "role": "q0" }} , 
 	{ "name": "output_conv_0_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "output_conv_0_27", "role": "address0" }} , 
 	{ "name": "output_conv_0_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_conv_0_27", "role": "ce0" }} , 
 	{ "name": "output_conv_0_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":15, "type": "signal", "bundle":{"name": "output_conv_0_27", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "cnn_Pipeline_VITIS_LOOP_67_11",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30", "EstimateLatencyMax" : "30",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "flattened_output_13", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_12", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_11", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_10", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_9", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_8", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_7", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "flattened_output", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "output_conv_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "output_conv_0_27", "Type" : "Memory", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_67_11", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	cnn_Pipeline_VITIS_LOOP_67_11 {
		flattened_output_13 {Type O LastRead -1 FirstWrite 1}
		flattened_output_12 {Type O LastRead -1 FirstWrite 1}
		flattened_output_11 {Type O LastRead -1 FirstWrite 1}
		flattened_output_10 {Type O LastRead -1 FirstWrite 1}
		flattened_output_9 {Type O LastRead -1 FirstWrite 1}
		flattened_output_8 {Type O LastRead -1 FirstWrite 1}
		flattened_output_7 {Type O LastRead -1 FirstWrite 1}
		flattened_output_6 {Type O LastRead -1 FirstWrite 1}
		flattened_output_5 {Type O LastRead -1 FirstWrite 1}
		flattened_output_4 {Type O LastRead -1 FirstWrite 1}
		flattened_output_3 {Type O LastRead -1 FirstWrite 1}
		flattened_output_2 {Type O LastRead -1 FirstWrite 1}
		flattened_output_1 {Type O LastRead -1 FirstWrite 1}
		flattened_output {Type O LastRead -1 FirstWrite 1}
		output_conv_0 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_1 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_2 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_3 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_4 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_5 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_6 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_7 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_8 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_9 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_10 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_11 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_12 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_13 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_14 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_15 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_16 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_17 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_18 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_19 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_20 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_21 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_22 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_23 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_24 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_25 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_26 {Type I LastRead 0 FirstWrite -1}
		output_conv_0_27 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "30", "Max" : "30"}
	, {"Name" : "Interval", "Min" : "30", "Max" : "30"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	flattened_output_13 { ap_memory {  { flattened_output_13_address0 mem_address 1 8 }  { flattened_output_13_ce0 mem_ce 1 1 }  { flattened_output_13_we0 mem_we 1 1 }  { flattened_output_13_d0 mem_din 1 15 }  { flattened_output_13_address1 MemPortADDR2 1 8 }  { flattened_output_13_ce1 MemPortCE2 1 1 }  { flattened_output_13_we1 MemPortWE2 1 1 }  { flattened_output_13_d1 MemPortDIN2 1 15 } } }
	flattened_output_12 { ap_memory {  { flattened_output_12_address0 mem_address 1 8 }  { flattened_output_12_ce0 mem_ce 1 1 }  { flattened_output_12_we0 mem_we 1 1 }  { flattened_output_12_d0 mem_din 1 15 }  { flattened_output_12_address1 MemPortADDR2 1 8 }  { flattened_output_12_ce1 MemPortCE2 1 1 }  { flattened_output_12_we1 MemPortWE2 1 1 }  { flattened_output_12_d1 MemPortDIN2 1 15 } } }
	flattened_output_11 { ap_memory {  { flattened_output_11_address0 mem_address 1 8 }  { flattened_output_11_ce0 mem_ce 1 1 }  { flattened_output_11_we0 mem_we 1 1 }  { flattened_output_11_d0 mem_din 1 15 }  { flattened_output_11_address1 MemPortADDR2 1 8 }  { flattened_output_11_ce1 MemPortCE2 1 1 }  { flattened_output_11_we1 MemPortWE2 1 1 }  { flattened_output_11_d1 MemPortDIN2 1 15 } } }
	flattened_output_10 { ap_memory {  { flattened_output_10_address0 mem_address 1 8 }  { flattened_output_10_ce0 mem_ce 1 1 }  { flattened_output_10_we0 mem_we 1 1 }  { flattened_output_10_d0 mem_din 1 15 }  { flattened_output_10_address1 MemPortADDR2 1 8 }  { flattened_output_10_ce1 MemPortCE2 1 1 }  { flattened_output_10_we1 MemPortWE2 1 1 }  { flattened_output_10_d1 MemPortDIN2 1 15 } } }
	flattened_output_9 { ap_memory {  { flattened_output_9_address0 mem_address 1 8 }  { flattened_output_9_ce0 mem_ce 1 1 }  { flattened_output_9_we0 mem_we 1 1 }  { flattened_output_9_d0 mem_din 1 15 }  { flattened_output_9_address1 MemPortADDR2 1 8 }  { flattened_output_9_ce1 MemPortCE2 1 1 }  { flattened_output_9_we1 MemPortWE2 1 1 }  { flattened_output_9_d1 MemPortDIN2 1 15 } } }
	flattened_output_8 { ap_memory {  { flattened_output_8_address0 mem_address 1 8 }  { flattened_output_8_ce0 mem_ce 1 1 }  { flattened_output_8_we0 mem_we 1 1 }  { flattened_output_8_d0 mem_din 1 15 }  { flattened_output_8_address1 MemPortADDR2 1 8 }  { flattened_output_8_ce1 MemPortCE2 1 1 }  { flattened_output_8_we1 MemPortWE2 1 1 }  { flattened_output_8_d1 MemPortDIN2 1 15 } } }
	flattened_output_7 { ap_memory {  { flattened_output_7_address0 mem_address 1 8 }  { flattened_output_7_ce0 mem_ce 1 1 }  { flattened_output_7_we0 mem_we 1 1 }  { flattened_output_7_d0 mem_din 1 15 }  { flattened_output_7_address1 MemPortADDR2 1 8 }  { flattened_output_7_ce1 MemPortCE2 1 1 }  { flattened_output_7_we1 MemPortWE2 1 1 }  { flattened_output_7_d1 MemPortDIN2 1 15 } } }
	flattened_output_6 { ap_memory {  { flattened_output_6_address0 mem_address 1 8 }  { flattened_output_6_ce0 mem_ce 1 1 }  { flattened_output_6_we0 mem_we 1 1 }  { flattened_output_6_d0 mem_din 1 15 }  { flattened_output_6_address1 MemPortADDR2 1 8 }  { flattened_output_6_ce1 MemPortCE2 1 1 }  { flattened_output_6_we1 MemPortWE2 1 1 }  { flattened_output_6_d1 MemPortDIN2 1 15 } } }
	flattened_output_5 { ap_memory {  { flattened_output_5_address0 mem_address 1 8 }  { flattened_output_5_ce0 mem_ce 1 1 }  { flattened_output_5_we0 mem_we 1 1 }  { flattened_output_5_d0 mem_din 1 15 }  { flattened_output_5_address1 MemPortADDR2 1 8 }  { flattened_output_5_ce1 MemPortCE2 1 1 }  { flattened_output_5_we1 MemPortWE2 1 1 }  { flattened_output_5_d1 MemPortDIN2 1 15 } } }
	flattened_output_4 { ap_memory {  { flattened_output_4_address0 mem_address 1 8 }  { flattened_output_4_ce0 mem_ce 1 1 }  { flattened_output_4_we0 mem_we 1 1 }  { flattened_output_4_d0 mem_din 1 15 }  { flattened_output_4_address1 MemPortADDR2 1 8 }  { flattened_output_4_ce1 MemPortCE2 1 1 }  { flattened_output_4_we1 MemPortWE2 1 1 }  { flattened_output_4_d1 MemPortDIN2 1 15 } } }
	flattened_output_3 { ap_memory {  { flattened_output_3_address0 mem_address 1 8 }  { flattened_output_3_ce0 mem_ce 1 1 }  { flattened_output_3_we0 mem_we 1 1 }  { flattened_output_3_d0 mem_din 1 15 }  { flattened_output_3_address1 MemPortADDR2 1 8 }  { flattened_output_3_ce1 MemPortCE2 1 1 }  { flattened_output_3_we1 MemPortWE2 1 1 }  { flattened_output_3_d1 MemPortDIN2 1 15 } } }
	flattened_output_2 { ap_memory {  { flattened_output_2_address0 mem_address 1 8 }  { flattened_output_2_ce0 mem_ce 1 1 }  { flattened_output_2_we0 mem_we 1 1 }  { flattened_output_2_d0 mem_din 1 15 }  { flattened_output_2_address1 MemPortADDR2 1 8 }  { flattened_output_2_ce1 MemPortCE2 1 1 }  { flattened_output_2_we1 MemPortWE2 1 1 }  { flattened_output_2_d1 MemPortDIN2 1 15 } } }
	flattened_output_1 { ap_memory {  { flattened_output_1_address0 mem_address 1 8 }  { flattened_output_1_ce0 mem_ce 1 1 }  { flattened_output_1_we0 mem_we 1 1 }  { flattened_output_1_d0 mem_din 1 15 }  { flattened_output_1_address1 MemPortADDR2 1 8 }  { flattened_output_1_ce1 MemPortCE2 1 1 }  { flattened_output_1_we1 MemPortWE2 1 1 }  { flattened_output_1_d1 MemPortDIN2 1 15 } } }
	flattened_output { ap_memory {  { flattened_output_address0 mem_address 1 8 }  { flattened_output_ce0 mem_ce 1 1 }  { flattened_output_we0 mem_we 1 1 }  { flattened_output_d0 mem_din 1 15 }  { flattened_output_address1 MemPortADDR2 1 8 }  { flattened_output_ce1 MemPortCE2 1 1 }  { flattened_output_we1 MemPortWE2 1 1 }  { flattened_output_d1 MemPortDIN2 1 15 } } }
	output_conv_0 { ap_memory {  { output_conv_0_address0 mem_address 1 5 }  { output_conv_0_ce0 mem_ce 1 1 }  { output_conv_0_q0 in_data 0 15 } } }
	output_conv_0_1 { ap_memory {  { output_conv_0_1_address0 mem_address 1 5 }  { output_conv_0_1_ce0 mem_ce 1 1 }  { output_conv_0_1_q0 in_data 0 15 } } }
	output_conv_0_2 { ap_memory {  { output_conv_0_2_address0 mem_address 1 5 }  { output_conv_0_2_ce0 mem_ce 1 1 }  { output_conv_0_2_q0 in_data 0 15 } } }
	output_conv_0_3 { ap_memory {  { output_conv_0_3_address0 mem_address 1 5 }  { output_conv_0_3_ce0 mem_ce 1 1 }  { output_conv_0_3_q0 in_data 0 15 } } }
	output_conv_0_4 { ap_memory {  { output_conv_0_4_address0 mem_address 1 5 }  { output_conv_0_4_ce0 mem_ce 1 1 }  { output_conv_0_4_q0 in_data 0 15 } } }
	output_conv_0_5 { ap_memory {  { output_conv_0_5_address0 mem_address 1 5 }  { output_conv_0_5_ce0 mem_ce 1 1 }  { output_conv_0_5_q0 in_data 0 15 } } }
	output_conv_0_6 { ap_memory {  { output_conv_0_6_address0 mem_address 1 5 }  { output_conv_0_6_ce0 mem_ce 1 1 }  { output_conv_0_6_q0 in_data 0 15 } } }
	output_conv_0_7 { ap_memory {  { output_conv_0_7_address0 mem_address 1 5 }  { output_conv_0_7_ce0 mem_ce 1 1 }  { output_conv_0_7_q0 in_data 0 15 } } }
	output_conv_0_8 { ap_memory {  { output_conv_0_8_address0 mem_address 1 5 }  { output_conv_0_8_ce0 mem_ce 1 1 }  { output_conv_0_8_q0 in_data 0 15 } } }
	output_conv_0_9 { ap_memory {  { output_conv_0_9_address0 mem_address 1 5 }  { output_conv_0_9_ce0 mem_ce 1 1 }  { output_conv_0_9_q0 in_data 0 15 } } }
	output_conv_0_10 { ap_memory {  { output_conv_0_10_address0 mem_address 1 5 }  { output_conv_0_10_ce0 mem_ce 1 1 }  { output_conv_0_10_q0 in_data 0 15 } } }
	output_conv_0_11 { ap_memory {  { output_conv_0_11_address0 mem_address 1 5 }  { output_conv_0_11_ce0 mem_ce 1 1 }  { output_conv_0_11_q0 in_data 0 15 } } }
	output_conv_0_12 { ap_memory {  { output_conv_0_12_address0 mem_address 1 5 }  { output_conv_0_12_ce0 mem_ce 1 1 }  { output_conv_0_12_q0 in_data 0 15 } } }
	output_conv_0_13 { ap_memory {  { output_conv_0_13_address0 mem_address 1 5 }  { output_conv_0_13_ce0 mem_ce 1 1 }  { output_conv_0_13_q0 in_data 0 15 } } }
	output_conv_0_14 { ap_memory {  { output_conv_0_14_address0 mem_address 1 5 }  { output_conv_0_14_ce0 mem_ce 1 1 }  { output_conv_0_14_q0 in_data 0 15 } } }
	output_conv_0_15 { ap_memory {  { output_conv_0_15_address0 mem_address 1 5 }  { output_conv_0_15_ce0 mem_ce 1 1 }  { output_conv_0_15_q0 in_data 0 15 } } }
	output_conv_0_16 { ap_memory {  { output_conv_0_16_address0 mem_address 1 5 }  { output_conv_0_16_ce0 mem_ce 1 1 }  { output_conv_0_16_q0 in_data 0 15 } } }
	output_conv_0_17 { ap_memory {  { output_conv_0_17_address0 mem_address 1 5 }  { output_conv_0_17_ce0 mem_ce 1 1 }  { output_conv_0_17_q0 in_data 0 15 } } }
	output_conv_0_18 { ap_memory {  { output_conv_0_18_address0 mem_address 1 5 }  { output_conv_0_18_ce0 mem_ce 1 1 }  { output_conv_0_18_q0 in_data 0 15 } } }
	output_conv_0_19 { ap_memory {  { output_conv_0_19_address0 mem_address 1 5 }  { output_conv_0_19_ce0 mem_ce 1 1 }  { output_conv_0_19_q0 in_data 0 15 } } }
	output_conv_0_20 { ap_memory {  { output_conv_0_20_address0 mem_address 1 5 }  { output_conv_0_20_ce0 mem_ce 1 1 }  { output_conv_0_20_q0 in_data 0 15 } } }
	output_conv_0_21 { ap_memory {  { output_conv_0_21_address0 mem_address 1 5 }  { output_conv_0_21_ce0 mem_ce 1 1 }  { output_conv_0_21_q0 in_data 0 15 } } }
	output_conv_0_22 { ap_memory {  { output_conv_0_22_address0 mem_address 1 5 }  { output_conv_0_22_ce0 mem_ce 1 1 }  { output_conv_0_22_q0 in_data 0 15 } } }
	output_conv_0_23 { ap_memory {  { output_conv_0_23_address0 mem_address 1 5 }  { output_conv_0_23_ce0 mem_ce 1 1 }  { output_conv_0_23_q0 in_data 0 15 } } }
	output_conv_0_24 { ap_memory {  { output_conv_0_24_address0 mem_address 1 5 }  { output_conv_0_24_ce0 mem_ce 1 1 }  { output_conv_0_24_q0 in_data 0 15 } } }
	output_conv_0_25 { ap_memory {  { output_conv_0_25_address0 mem_address 1 5 }  { output_conv_0_25_ce0 mem_ce 1 1 }  { output_conv_0_25_q0 in_data 0 15 } } }
	output_conv_0_26 { ap_memory {  { output_conv_0_26_address0 mem_address 1 5 }  { output_conv_0_26_ce0 mem_ce 1 1 }  { output_conv_0_26_q0 in_data 0 15 } } }
	output_conv_0_27 { ap_memory {  { output_conv_0_27_address0 mem_address 1 5 }  { output_conv_0_27_ce0 mem_ce 1 1 }  { output_conv_0_27_q0 in_data 0 15 } } }
}
