INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/finiteStateMachine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'finiteStateMachine'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchronizer'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/timeParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timeParameters'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/walkRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'walkRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Semester 7/HDL/traffic light/TrafficLight/TrafficLight.srcs/sources_1/new/trafficControllerMain.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trafficControllerMain'
