#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001818b739f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001818b9edb00_0 .net "PC", 31 0, L_000001818ba6e2b0;  1 drivers
v000001818b9ee000_0 .net "cycles_consumed", 31 0, v000001818b9ec2a0_0;  1 drivers
v000001818b9ec340_0 .var "input_clk", 0 0;
v000001818b9ed380_0 .var "rst", 0 0;
S_000001818b7496a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001818b739f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001818b92fd10 .functor NOR 1, v000001818b9ec340_0, v000001818b9ddc10_0, C4<0>, C4<0>;
L_000001818b92fae0 .functor AND 1, v000001818b9c3150_0, v000001818b9c3b50_0, C4<1>, C4<1>;
L_000001818b930020 .functor AND 1, L_000001818b92fae0, L_000001818b9ed420, C4<1>, C4<1>;
L_000001818b930090 .functor AND 1, v000001818b9b15f0_0, v000001818b9b1a50_0, C4<1>, C4<1>;
L_000001818b9309c0 .functor AND 1, L_000001818b930090, L_000001818b9ed7e0, C4<1>, C4<1>;
L_000001818b930bf0 .functor AND 1, v000001818b9dd530_0, v000001818b9dd030_0, C4<1>, C4<1>;
L_000001818b930720 .functor AND 1, L_000001818b930bf0, L_000001818b9edd80, C4<1>, C4<1>;
L_000001818b930a30 .functor AND 1, v000001818b9c3150_0, v000001818b9c3b50_0, C4<1>, C4<1>;
L_000001818b9304f0 .functor AND 1, L_000001818b930a30, L_000001818b9ede20, C4<1>, C4<1>;
L_000001818b930c60 .functor AND 1, v000001818b9b15f0_0, v000001818b9b1a50_0, C4<1>, C4<1>;
L_000001818b930f70 .functor AND 1, L_000001818b930c60, L_000001818b9ee460, C4<1>, C4<1>;
L_000001818b930aa0 .functor AND 1, v000001818b9dd530_0, v000001818b9dd030_0, C4<1>, C4<1>;
L_000001818b930db0 .functor AND 1, L_000001818b930aa0, L_000001818b9edec0, C4<1>, C4<1>;
L_000001818b9f5470 .functor NOT 1, L_000001818b92fd10, C4<0>, C4<0>, C4<0>;
L_000001818b9f4980 .functor NOT 1, L_000001818b92fd10, C4<0>, C4<0>, C4<0>;
L_000001818ba5b540 .functor NOT 1, L_000001818b92fd10, C4<0>, C4<0>, C4<0>;
L_000001818ba5be70 .functor NOT 1, L_000001818b92fd10, C4<0>, C4<0>, C4<0>;
L_000001818ba5bd90 .functor NOT 1, L_000001818b92fd10, C4<0>, C4<0>, C4<0>;
L_000001818ba6e2b0 .functor BUFZ 32, v000001818b9da1f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9df830_0 .net "EX1_ALU_OPER1", 31 0, L_000001818b9f60b0;  1 drivers
v000001818b9df8d0_0 .net "EX1_ALU_OPER2", 31 0, L_000001818ba5a820;  1 drivers
v000001818b9df970_0 .net "EX1_PC", 31 0, v000001818b9c1cb0_0;  1 drivers
v000001818b9e0cd0_0 .net "EX1_PFC", 31 0, v000001818b9c2110_0;  1 drivers
v000001818b9e0b90_0 .net "EX1_PFC_to_IF", 31 0, L_000001818b9f3640;  1 drivers
v000001818b9e0ff0_0 .net "EX1_forward_to_B", 31 0, v000001818b9c29d0_0;  1 drivers
v000001818b9df290_0 .net "EX1_is_beq", 0 0, v000001818b9c2750_0;  1 drivers
v000001818b9ded90_0 .net "EX1_is_bne", 0 0, v000001818b9c1490_0;  1 drivers
v000001818b9dfab0_0 .net "EX1_is_jal", 0 0, v000001818b9c0950_0;  1 drivers
v000001818b9e0d70_0 .net "EX1_is_jr", 0 0, v000001818b9c1a30_0;  1 drivers
v000001818b9dff10_0 .net "EX1_is_oper2_immed", 0 0, v000001818b9c1530_0;  1 drivers
v000001818b9e04b0_0 .net "EX1_memread", 0 0, v000001818b9c1c10_0;  1 drivers
v000001818b9e07d0_0 .net "EX1_memwrite", 0 0, v000001818b9c2610_0;  1 drivers
v000001818b9df3d0_0 .net "EX1_opcode", 11 0, v000001818b9c15d0_0;  1 drivers
v000001818b9e0870_0 .net "EX1_predicted", 0 0, v000001818b9c27f0_0;  1 drivers
v000001818b9dfc90_0 .net "EX1_rd_ind", 4 0, v000001818b9c1ad0_0;  1 drivers
v000001818b9df1f0_0 .net "EX1_rd_indzero", 0 0, v000001818b9c1030_0;  1 drivers
v000001818b9e0050_0 .net "EX1_regwrite", 0 0, v000001818b9c2930_0;  1 drivers
v000001818b9df010_0 .net "EX1_rs1", 31 0, v000001818b9c2070_0;  1 drivers
v000001818b9e0190_0 .net "EX1_rs1_ind", 4 0, v000001818b9c1670_0;  1 drivers
v000001818b9e0690_0 .net "EX1_rs2", 31 0, v000001818b9c2570_0;  1 drivers
v000001818b9deed0_0 .net "EX1_rs2_ind", 4 0, v000001818b9c1710_0;  1 drivers
v000001818b9df330_0 .net "EX1_rs2_out", 31 0, L_000001818ba5aac0;  1 drivers
v000001818b9dffb0_0 .net "EX2_ALU_OPER1", 31 0, v000001818b9c38d0_0;  1 drivers
v000001818b9df0b0_0 .net "EX2_ALU_OPER2", 31 0, v000001818b9c3470_0;  1 drivers
v000001818b9dea70_0 .net "EX2_ALU_OUT", 31 0, L_000001818b9f1980;  1 drivers
v000001818b9df150_0 .net "EX2_PC", 31 0, v000001818b9c3f10_0;  1 drivers
v000001818b9e00f0_0 .net "EX2_PFC_to_IF", 31 0, v000001818b9c4190_0;  1 drivers
v000001818b9df6f0_0 .net "EX2_forward_to_B", 31 0, v000001818b9c3010_0;  1 drivers
v000001818b9dfb50_0 .net "EX2_is_beq", 0 0, v000001818b9c3790_0;  1 drivers
v000001818b9e0230_0 .net "EX2_is_bne", 0 0, v000001818b9c3510_0;  1 drivers
v000001818b9e0910_0 .net "EX2_is_jal", 0 0, v000001818b9c4230_0;  1 drivers
v000001818b9dfd30_0 .net "EX2_is_jr", 0 0, v000001818b9c35b0_0;  1 drivers
v000001818b9dfa10_0 .net "EX2_is_oper2_immed", 0 0, v000001818b9c42d0_0;  1 drivers
v000001818b9df470_0 .net "EX2_memread", 0 0, v000001818b9c4410_0;  1 drivers
v000001818b9e02d0_0 .net "EX2_memwrite", 0 0, v000001818b9c3830_0;  1 drivers
v000001818b9e0e10_0 .net "EX2_opcode", 11 0, v000001818b9c4550_0;  1 drivers
v000001818b9decf0_0 .net "EX2_predicted", 0 0, v000001818b9c3970_0;  1 drivers
v000001818b9df510_0 .net "EX2_rd_ind", 4 0, v000001818b9c36f0_0;  1 drivers
v000001818b9e1090_0 .net "EX2_rd_indzero", 0 0, v000001818b9c3b50_0;  1 drivers
v000001818b9e0550_0 .net "EX2_regwrite", 0 0, v000001818b9c3150_0;  1 drivers
v000001818b9df5b0_0 .net "EX2_rs1", 31 0, v000001818b9c45f0_0;  1 drivers
v000001818b9e0eb0_0 .net "EX2_rs1_ind", 4 0, v000001818b9c3290_0;  1 drivers
v000001818b9df650_0 .net "EX2_rs2_ind", 4 0, v000001818b9c3bf0_0;  1 drivers
v000001818b9e05f0_0 .net "EX2_rs2_out", 31 0, v000001818b9c3c90_0;  1 drivers
v000001818b9de930_0 .net "ID_INST", 31 0, v000001818b9c80c0_0;  1 drivers
v000001818b9df790_0 .net "ID_PC", 31 0, v000001818b9c8200_0;  1 drivers
v000001818b9e09b0_0 .net "ID_PFC_to_EX", 31 0, L_000001818b9f0080;  1 drivers
v000001818b9e0370_0 .net "ID_PFC_to_IF", 31 0, L_000001818b9ef360;  1 drivers
v000001818b9dfbf0_0 .net "ID_forward_to_B", 31 0, L_000001818b9ef7c0;  1 drivers
v000001818b9e0410_0 .net "ID_is_beq", 0 0, L_000001818b9f0d00;  1 drivers
v000001818b9e0730_0 .net "ID_is_bne", 0 0, L_000001818b9ee960;  1 drivers
v000001818b9e0a50_0 .net "ID_is_j", 0 0, L_000001818b9f04e0;  1 drivers
v000001818b9e0af0_0 .net "ID_is_jal", 0 0, L_000001818b9eea00;  1 drivers
v000001818b9e0f50_0 .net "ID_is_jr", 0 0, L_000001818b9f0e40;  1 drivers
v000001818b9de9d0_0 .net "ID_is_oper2_immed", 0 0, L_000001818b9f5780;  1 drivers
v000001818b9deb10_0 .net "ID_memread", 0 0, L_000001818b9ef9a0;  1 drivers
v000001818b9debb0_0 .net "ID_memwrite", 0 0, L_000001818b9efae0;  1 drivers
v000001818b9dec50_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  1 drivers
v000001818b9dee30_0 .net "ID_predicted", 0 0, v000001818b9cb680_0;  1 drivers
v000001818b9e1810_0 .net "ID_rd_ind", 4 0, v000001818b9db2d0_0;  1 drivers
v000001818b9e14f0_0 .net "ID_regwrite", 0 0, L_000001818b9efc20;  1 drivers
v000001818b9e1770_0 .net "ID_rs1", 31 0, v000001818b9c6720_0;  1 drivers
v000001818b9e1590_0 .net "ID_rs1_ind", 4 0, v000001818b9daf10_0;  1 drivers
v000001818b9e1630_0 .net "ID_rs2", 31 0, v000001818b9c7800_0;  1 drivers
v000001818b9e13b0_0 .net "ID_rs2_ind", 4 0, v000001818b9d99d0_0;  1 drivers
v000001818b9e1310_0 .net "IF_INST", 31 0, L_000001818b9f5d30;  1 drivers
v000001818b9e1450_0 .net "IF_pc", 31 0, v000001818b9da1f0_0;  1 drivers
v000001818b9e1270_0 .net "MEM_ALU_OUT", 31 0, v000001818b9b12d0_0;  1 drivers
v000001818b9e16d0_0 .net "MEM_Data_mem_out", 31 0, v000001818b9dc950_0;  1 drivers
v000001818b9e1130_0 .net "MEM_memread", 0 0, v000001818b9b2ef0_0;  1 drivers
v000001818b9e11d0_0 .net "MEM_memwrite", 0 0, v000001818b9b17d0_0;  1 drivers
v000001818b9f3b40_0 .net "MEM_opcode", 11 0, v000001818b9b2310_0;  1 drivers
v000001818b9f38c0_0 .net "MEM_rd_ind", 4 0, v000001818b9b2810_0;  1 drivers
v000001818b9f3dc0_0 .net "MEM_rd_indzero", 0 0, v000001818b9b1a50_0;  1 drivers
v000001818b9f36e0_0 .net "MEM_regwrite", 0 0, v000001818b9b15f0_0;  1 drivers
v000001818b9f3780_0 .net "MEM_rs2", 31 0, v000001818b9b3170_0;  1 drivers
v000001818b9f3820_0 .net "PC", 31 0, L_000001818ba6e2b0;  alias, 1 drivers
v000001818b9f3be0_0 .net "STALL_ID1_FLUSH", 0 0, v000001818b9cc940_0;  1 drivers
v000001818b9f3c80_0 .net "STALL_ID2_FLUSH", 0 0, v000001818b9cc9e0_0;  1 drivers
v000001818b9f3d20_0 .net "STALL_IF_FLUSH", 0 0, v000001818b9ccbc0_0;  1 drivers
v000001818b9f3aa0_0 .net "WB_ALU_OUT", 31 0, v000001818b9dd3f0_0;  1 drivers
v000001818b9f3960_0 .net "WB_Data_mem_out", 31 0, v000001818b9ddad0_0;  1 drivers
v000001818b9f3a00_0 .net "WB_memread", 0 0, v000001818b9dcef0_0;  1 drivers
v000001818b9ec980_0 .net "WB_rd_ind", 4 0, v000001818b9dd490_0;  1 drivers
v000001818b9eca20_0 .net "WB_rd_indzero", 0 0, v000001818b9dd030_0;  1 drivers
v000001818b9ec480_0 .net "WB_regwrite", 0 0, v000001818b9dd530_0;  1 drivers
v000001818b9ecca0_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  1 drivers
v000001818b9ed060_0 .net *"_ivl_1", 0 0, L_000001818b92fae0;  1 drivers
v000001818b9ecac0_0 .net *"_ivl_13", 0 0, L_000001818b930bf0;  1 drivers
v000001818b9ec020_0 .net *"_ivl_14", 0 0, L_000001818b9edd80;  1 drivers
v000001818b9ecb60_0 .net *"_ivl_19", 0 0, L_000001818b930a30;  1 drivers
v000001818b9ecc00_0 .net *"_ivl_2", 0 0, L_000001818b9ed420;  1 drivers
v000001818b9ed880_0 .net *"_ivl_20", 0 0, L_000001818b9ede20;  1 drivers
v000001818b9ec840_0 .net *"_ivl_25", 0 0, L_000001818b930c60;  1 drivers
v000001818b9ed920_0 .net *"_ivl_26", 0 0, L_000001818b9ee460;  1 drivers
v000001818b9ec700_0 .net *"_ivl_31", 0 0, L_000001818b930aa0;  1 drivers
v000001818b9ecd40_0 .net *"_ivl_32", 0 0, L_000001818b9edec0;  1 drivers
v000001818b9ed240_0 .net *"_ivl_40", 31 0, L_000001818b9f06c0;  1 drivers
L_000001818ba10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ecde0_0 .net *"_ivl_43", 26 0, L_000001818ba10c58;  1 drivers
L_000001818ba10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ec8e0_0 .net/2u *"_ivl_44", 31 0, L_000001818ba10ca0;  1 drivers
v000001818b9ec3e0_0 .net *"_ivl_52", 31 0, L_000001818ba62b30;  1 drivers
L_000001818ba10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ec520_0 .net *"_ivl_55", 26 0, L_000001818ba10d30;  1 drivers
L_000001818ba10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ee3c0_0 .net/2u *"_ivl_56", 31 0, L_000001818ba10d78;  1 drivers
v000001818b9ebf80_0 .net *"_ivl_7", 0 0, L_000001818b930090;  1 drivers
v000001818b9ed600_0 .net *"_ivl_8", 0 0, L_000001818b9ed7e0;  1 drivers
v000001818b9ec5c0_0 .net "alu_selA", 1 0, L_000001818b9ed4c0;  1 drivers
v000001818b9edf60_0 .net "alu_selB", 1 0, L_000001818b9ee0a0;  1 drivers
v000001818b9ece80_0 .net "clk", 0 0, L_000001818b92fd10;  1 drivers
v000001818b9ec2a0_0 .var "cycles_consumed", 31 0;
v000001818b9ecf20_0 .net "exhaz", 0 0, L_000001818b9309c0;  1 drivers
v000001818b9ec660_0 .net "exhaz2", 0 0, L_000001818b930f70;  1 drivers
v000001818b9eda60_0 .net "hlt", 0 0, v000001818b9ddc10_0;  1 drivers
v000001818b9ed9c0_0 .net "idhaz", 0 0, L_000001818b930020;  1 drivers
v000001818b9ec7a0_0 .net "idhaz2", 0 0, L_000001818b9304f0;  1 drivers
v000001818b9ecfc0_0 .net "if_id_write", 0 0, v000001818b9ccb20_0;  1 drivers
v000001818b9ed100_0 .net "input_clk", 0 0, v000001818b9ec340_0;  1 drivers
v000001818b9ed560_0 .net "is_branch_and_taken", 0 0, L_000001818b9f52b0;  1 drivers
v000001818b9ed2e0_0 .net "memhaz", 0 0, L_000001818b930720;  1 drivers
v000001818b9edba0_0 .net "memhaz2", 0 0, L_000001818b930db0;  1 drivers
v000001818b9ed6a0_0 .net "pc_src", 2 0, L_000001818b9eed20;  1 drivers
v000001818b9edc40_0 .net "pc_write", 0 0, v000001818b9ccc60_0;  1 drivers
v000001818b9ed740_0 .net "rst", 0 0, v000001818b9ed380_0;  1 drivers
v000001818b9ed1a0_0 .net "store_rs2_forward", 1 0, L_000001818b9ee140;  1 drivers
v000001818b9edce0_0 .net "wdata_to_reg_file", 31 0, L_000001818ba5bd20;  1 drivers
E_000001818b9474f0/0 .event negedge, v000001818b9cad20_0;
E_000001818b9474f0/1 .event posedge, v000001818b9b19b0_0;
E_000001818b9474f0 .event/or E_000001818b9474f0/0, E_000001818b9474f0/1;
L_000001818b9ed420 .cmp/eq 5, v000001818b9c36f0_0, v000001818b9c1670_0;
L_000001818b9ed7e0 .cmp/eq 5, v000001818b9b2810_0, v000001818b9c1670_0;
L_000001818b9edd80 .cmp/eq 5, v000001818b9dd490_0, v000001818b9c1670_0;
L_000001818b9ede20 .cmp/eq 5, v000001818b9c36f0_0, v000001818b9c1710_0;
L_000001818b9ee460 .cmp/eq 5, v000001818b9b2810_0, v000001818b9c1710_0;
L_000001818b9edec0 .cmp/eq 5, v000001818b9dd490_0, v000001818b9c1710_0;
L_000001818b9f06c0 .concat [ 5 27 0 0], v000001818b9db2d0_0, L_000001818ba10c58;
L_000001818b9efea0 .cmp/ne 32, L_000001818b9f06c0, L_000001818ba10ca0;
L_000001818ba62b30 .concat [ 5 27 0 0], v000001818b9c36f0_0, L_000001818ba10d30;
L_000001818ba61550 .cmp/ne 32, L_000001818ba62b30, L_000001818ba10d78;
S_000001818b80d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001818b92fd80 .functor NOT 1, L_000001818b9309c0, C4<0>, C4<0>, C4<0>;
L_000001818b930cd0 .functor AND 1, L_000001818b930720, L_000001818b92fd80, C4<1>, C4<1>;
L_000001818b930790 .functor OR 1, L_000001818b930020, L_000001818b930cd0, C4<0>, C4<0>;
L_000001818b931280 .functor OR 1, L_000001818b930020, L_000001818b9309c0, C4<0>, C4<0>;
v000001818b955d60_0 .net *"_ivl_12", 0 0, L_000001818b931280;  1 drivers
v000001818b957520_0 .net *"_ivl_2", 0 0, L_000001818b92fd80;  1 drivers
v000001818b9575c0_0 .net *"_ivl_5", 0 0, L_000001818b930cd0;  1 drivers
v000001818b956f80_0 .net *"_ivl_7", 0 0, L_000001818b930790;  1 drivers
v000001818b9559a0_0 .net "alu_selA", 1 0, L_000001818b9ed4c0;  alias, 1 drivers
v000001818b956080_0 .net "exhaz", 0 0, L_000001818b9309c0;  alias, 1 drivers
v000001818b9569e0_0 .net "idhaz", 0 0, L_000001818b930020;  alias, 1 drivers
v000001818b955a40_0 .net "memhaz", 0 0, L_000001818b930720;  alias, 1 drivers
L_000001818b9ed4c0 .concat8 [ 1 1 0 0], L_000001818b930790, L_000001818b931280;
S_000001818b80d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001818b9302c0 .functor NOT 1, L_000001818b930f70, C4<0>, C4<0>, C4<0>;
L_000001818b9312f0 .functor AND 1, L_000001818b930db0, L_000001818b9302c0, C4<1>, C4<1>;
L_000001818b930410 .functor OR 1, L_000001818b9304f0, L_000001818b9312f0, C4<0>, C4<0>;
L_000001818b930640 .functor NOT 1, v000001818b9c1530_0, C4<0>, C4<0>, C4<0>;
L_000001818b930e20 .functor AND 1, L_000001818b930410, L_000001818b930640, C4<1>, C4<1>;
L_000001818b931050 .functor OR 1, L_000001818b9304f0, L_000001818b930f70, C4<0>, C4<0>;
L_000001818b930b80 .functor NOT 1, v000001818b9c1530_0, C4<0>, C4<0>, C4<0>;
L_000001818b930800 .functor AND 1, L_000001818b931050, L_000001818b930b80, C4<1>, C4<1>;
v000001818b956260_0 .net "EX1_is_oper2_immed", 0 0, v000001818b9c1530_0;  alias, 1 drivers
v000001818b956bc0_0 .net *"_ivl_11", 0 0, L_000001818b930e20;  1 drivers
v000001818b955ae0_0 .net *"_ivl_16", 0 0, L_000001818b931050;  1 drivers
v000001818b957660_0 .net *"_ivl_17", 0 0, L_000001818b930b80;  1 drivers
v000001818b956620_0 .net *"_ivl_2", 0 0, L_000001818b9302c0;  1 drivers
v000001818b9561c0_0 .net *"_ivl_20", 0 0, L_000001818b930800;  1 drivers
v000001818b957700_0 .net *"_ivl_5", 0 0, L_000001818b9312f0;  1 drivers
v000001818b956e40_0 .net *"_ivl_7", 0 0, L_000001818b930410;  1 drivers
v000001818b956a80_0 .net *"_ivl_8", 0 0, L_000001818b930640;  1 drivers
v000001818b955e00_0 .net "alu_selB", 1 0, L_000001818b9ee0a0;  alias, 1 drivers
v000001818b956300_0 .net "exhaz", 0 0, L_000001818b930f70;  alias, 1 drivers
v000001818b9563a0_0 .net "idhaz", 0 0, L_000001818b9304f0;  alias, 1 drivers
v000001818b956440_0 .net "memhaz", 0 0, L_000001818b930db0;  alias, 1 drivers
L_000001818b9ee0a0 .concat8 [ 1 1 0 0], L_000001818b930e20, L_000001818b930800;
S_000001818b8069c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001818b930f00 .functor NOT 1, L_000001818b930f70, C4<0>, C4<0>, C4<0>;
L_000001818b9308e0 .functor AND 1, L_000001818b930db0, L_000001818b930f00, C4<1>, C4<1>;
L_000001818b930fe0 .functor OR 1, L_000001818b9304f0, L_000001818b9308e0, C4<0>, C4<0>;
L_000001818b9310c0 .functor OR 1, L_000001818b9304f0, L_000001818b930f70, C4<0>, C4<0>;
v000001818b9564e0_0 .net *"_ivl_12", 0 0, L_000001818b9310c0;  1 drivers
v000001818b956580_0 .net *"_ivl_2", 0 0, L_000001818b930f00;  1 drivers
v000001818b956760_0 .net *"_ivl_5", 0 0, L_000001818b9308e0;  1 drivers
v000001818b956940_0 .net *"_ivl_7", 0 0, L_000001818b930fe0;  1 drivers
v000001818b956c60_0 .net "exhaz", 0 0, L_000001818b930f70;  alias, 1 drivers
v000001818b957020_0 .net "idhaz", 0 0, L_000001818b9304f0;  alias, 1 drivers
v000001818b8d5c20_0 .net "memhaz", 0 0, L_000001818b930db0;  alias, 1 drivers
v000001818b8d6bc0_0 .net "store_rs2_forward", 1 0, L_000001818b9ee140;  alias, 1 drivers
L_000001818b9ee140 .concat8 [ 1 1 0 0], L_000001818b930fe0, L_000001818b9310c0;
S_000001818b806b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001818b8d6260_0 .net "EX_ALU_OUT", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b8d5ea0_0 .net "EX_memread", 0 0, v000001818b9c4410_0;  alias, 1 drivers
v000001818b8bcab0_0 .net "EX_memwrite", 0 0, v000001818b9c3830_0;  alias, 1 drivers
v000001818b8bcdd0_0 .net "EX_opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
v000001818b9b1910_0 .net "EX_rd_ind", 4 0, v000001818b9c36f0_0;  alias, 1 drivers
v000001818b9b1af0_0 .net "EX_rd_indzero", 0 0, L_000001818ba61550;  1 drivers
v000001818b9b1f50_0 .net "EX_regwrite", 0 0, v000001818b9c3150_0;  alias, 1 drivers
v000001818b9b2e50_0 .net "EX_rs2_out", 31 0, v000001818b9c3c90_0;  alias, 1 drivers
v000001818b9b12d0_0 .var "MEM_ALU_OUT", 31 0;
v000001818b9b2ef0_0 .var "MEM_memread", 0 0;
v000001818b9b17d0_0 .var "MEM_memwrite", 0 0;
v000001818b9b2310_0 .var "MEM_opcode", 11 0;
v000001818b9b2810_0 .var "MEM_rd_ind", 4 0;
v000001818b9b1a50_0 .var "MEM_rd_indzero", 0 0;
v000001818b9b15f0_0 .var "MEM_regwrite", 0 0;
v000001818b9b3170_0 .var "MEM_rs2", 31 0;
v000001818b9b28b0_0 .net "clk", 0 0, L_000001818ba5be70;  1 drivers
v000001818b9b19b0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b9475f0 .event posedge, v000001818b9b19b0_0, v000001818b9b28b0_0;
S_000001818b729ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001818b711470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b7114a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b7114e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b711518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b711550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b711588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b7115c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b7115f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b711630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b711668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b7116a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b7116d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b711710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b711748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b711780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b7117b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b7117f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b711828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b711860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b711898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b7118d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b711908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b711940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b711978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b7119b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001818ba5a350 .functor XOR 1, L_000001818ba5a2e0, v000001818b9c3970_0, C4<0>, C4<0>;
L_000001818ba5a4a0 .functor NOT 1, L_000001818ba5a350, C4<0>, C4<0>, C4<0>;
L_000001818ba5bbd0 .functor OR 1, v000001818b9ed380_0, L_000001818ba5a4a0, C4<0>, C4<0>;
L_000001818ba5be00 .functor NOT 1, L_000001818ba5bbd0, C4<0>, C4<0>, C4<0>;
v000001818b9b52e0_0 .net "ALU_OP", 3 0, v000001818b9b5ec0_0;  1 drivers
v000001818b9b6e60_0 .net "BranchDecision", 0 0, L_000001818ba5a2e0;  1 drivers
v000001818b9b6000_0 .net "CF", 0 0, v000001818b9b6780_0;  1 drivers
v000001818b9b65a0_0 .net "EX_opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
v000001818b9b6140_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  alias, 1 drivers
v000001818b9b5600_0 .net "ZF", 0 0, L_000001818ba5a580;  1 drivers
L_000001818ba10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001818b9b7180_0 .net/2u *"_ivl_0", 31 0, L_000001818ba10ce8;  1 drivers
v000001818b9b68c0_0 .net *"_ivl_11", 0 0, L_000001818ba5bbd0;  1 drivers
v000001818b9b6820_0 .net *"_ivl_2", 31 0, L_000001818b9f27e0;  1 drivers
v000001818b9b6640_0 .net *"_ivl_6", 0 0, L_000001818ba5a350;  1 drivers
v000001818b9b6320_0 .net *"_ivl_8", 0 0, L_000001818ba5a4a0;  1 drivers
v000001818b9b7220_0 .net "alu_out", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b9b5c40_0 .net "alu_outw", 31 0, v000001818b9b60a0_0;  1 drivers
v000001818b9b6d20_0 .net "is_beq", 0 0, v000001818b9c3790_0;  alias, 1 drivers
v000001818b9b70e0_0 .net "is_bne", 0 0, v000001818b9c3510_0;  alias, 1 drivers
v000001818b9b6a00_0 .net "is_jal", 0 0, v000001818b9c4230_0;  alias, 1 drivers
v000001818b9b5880_0 .net "oper1", 31 0, v000001818b9c38d0_0;  alias, 1 drivers
v000001818b9b5ce0_0 .net "oper2", 31 0, v000001818b9c3470_0;  alias, 1 drivers
v000001818b9b63c0_0 .net "pc", 31 0, v000001818b9c3f10_0;  alias, 1 drivers
v000001818b9b5d80_0 .net "predicted", 0 0, v000001818b9c3970_0;  alias, 1 drivers
v000001818b9b5420_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
L_000001818b9f27e0 .arith/sum 32, v000001818b9c3f10_0, L_000001818ba10ce8;
L_000001818b9f1980 .functor MUXZ 32, v000001818b9b60a0_0, L_000001818b9f27e0, v000001818b9c4230_0, C4<>;
S_000001818b729c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001818b729ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001818ba5a120 .functor AND 1, v000001818b9c3790_0, L_000001818ba5a0b0, C4<1>, C4<1>;
L_000001818ba5a190 .functor NOT 1, L_000001818ba5a0b0, C4<0>, C4<0>, C4<0>;
L_000001818ba5a270 .functor AND 1, v000001818b9c3510_0, L_000001818ba5a190, C4<1>, C4<1>;
L_000001818ba5a2e0 .functor OR 1, L_000001818ba5a120, L_000001818ba5a270, C4<0>, C4<0>;
v000001818b9b6280_0 .net "BranchDecision", 0 0, L_000001818ba5a2e0;  alias, 1 drivers
v000001818b9b6500_0 .net *"_ivl_2", 0 0, L_000001818ba5a190;  1 drivers
v000001818b9b5b00_0 .net "is_beq", 0 0, v000001818b9c3790_0;  alias, 1 drivers
v000001818b9b61e0_0 .net "is_beq_taken", 0 0, L_000001818ba5a120;  1 drivers
v000001818b9b51a0_0 .net "is_bne", 0 0, v000001818b9c3510_0;  alias, 1 drivers
v000001818b9b5380_0 .net "is_bne_taken", 0 0, L_000001818ba5a270;  1 drivers
v000001818b9b6fa0_0 .net "is_eq", 0 0, L_000001818ba5a0b0;  1 drivers
v000001818b9b5ba0_0 .net "oper1", 31 0, v000001818b9c38d0_0;  alias, 1 drivers
v000001818b9b4fc0_0 .net "oper2", 31 0, v000001818b9c3470_0;  alias, 1 drivers
S_000001818b773170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001818b729c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001818ba5ba80 .functor XOR 1, L_000001818b9f2ba0, L_000001818b9f2880, C4<0>, C4<0>;
L_000001818ba5add0 .functor XOR 1, L_000001818b9f1660, L_000001818b9f35a0, C4<0>, C4<0>;
L_000001818ba5a900 .functor XOR 1, L_000001818b9f29c0, L_000001818b9f1ca0, C4<0>, C4<0>;
L_000001818ba5b8c0 .functor XOR 1, L_000001818b9f1340, L_000001818b9f1200, C4<0>, C4<0>;
L_000001818ba5b5b0 .functor XOR 1, L_000001818b9f2a60, L_000001818b9f12a0, C4<0>, C4<0>;
L_000001818ba5a890 .functor XOR 1, L_000001818b9f1f20, L_000001818b9f2ce0, C4<0>, C4<0>;
L_000001818ba5a3c0 .functor XOR 1, L_000001818ba5f4d0, L_000001818ba5e530, C4<0>, C4<0>;
L_000001818ba5a970 .functor XOR 1, L_000001818ba5e350, L_000001818ba60150, C4<0>, C4<0>;
L_000001818ba5a9e0 .functor XOR 1, L_000001818ba5e670, L_000001818ba60650, C4<0>, C4<0>;
L_000001818ba5aeb0 .functor XOR 1, L_000001818ba5fe30, L_000001818ba5e170, C4<0>, C4<0>;
L_000001818ba5b0e0 .functor XOR 1, L_000001818ba60290, L_000001818ba5e850, C4<0>, C4<0>;
L_000001818ba5b460 .functor XOR 1, L_000001818ba5e5d0, L_000001818ba5f110, C4<0>, C4<0>;
L_000001818ba5ab30 .functor XOR 1, L_000001818ba5ec10, L_000001818ba5f930, C4<0>, C4<0>;
L_000001818ba5a5f0 .functor XOR 1, L_000001818ba5ead0, L_000001818ba5f2f0, C4<0>, C4<0>;
L_000001818ba5b310 .functor XOR 1, L_000001818ba5ecb0, L_000001818ba5f9d0, C4<0>, C4<0>;
L_000001818ba5aba0 .functor XOR 1, L_000001818ba5eb70, L_000001818ba5f390, C4<0>, C4<0>;
L_000001818ba5b3f0 .functor XOR 1, L_000001818ba5edf0, L_000001818ba5fcf0, C4<0>, C4<0>;
L_000001818ba5acf0 .functor XOR 1, L_000001818ba5e030, L_000001818ba5f750, C4<0>, C4<0>;
L_000001818ba5a430 .functor XOR 1, L_000001818ba601f0, L_000001818ba5f6b0, C4<0>, C4<0>;
L_000001818ba5b1c0 .functor XOR 1, L_000001818ba5e710, L_000001818ba5ee90, C4<0>, C4<0>;
L_000001818ba5b700 .functor XOR 1, L_000001818ba5ff70, L_000001818ba5ed50, C4<0>, C4<0>;
L_000001818ba5b4d0 .functor XOR 1, L_000001818ba5e7b0, L_000001818ba5fb10, C4<0>, C4<0>;
L_000001818ba5b230 .functor XOR 1, L_000001818ba5e990, L_000001818ba600b0, C4<0>, C4<0>;
L_000001818ba5b620 .functor XOR 1, L_000001818ba5f430, L_000001818ba5f610, C4<0>, C4<0>;
L_000001818ba5b770 .functor XOR 1, L_000001818ba5fa70, L_000001818ba5ef30, C4<0>, C4<0>;
L_000001818ba5b930 .functor XOR 1, L_000001818ba5efd0, L_000001818ba5e8f0, C4<0>, C4<0>;
L_000001818ba59fd0 .functor XOR 1, L_000001818ba5fbb0, L_000001818ba5ea30, C4<0>, C4<0>;
L_000001818ba5b9a0 .functor XOR 1, L_000001818ba5f7f0, L_000001818ba5f070, C4<0>, C4<0>;
L_000001818ba5ba10 .functor XOR 1, L_000001818ba5f1b0, L_000001818ba5e0d0, C4<0>, C4<0>;
L_000001818ba5baf0 .functor XOR 1, L_000001818ba60330, L_000001818ba5e3f0, C4<0>, C4<0>;
L_000001818ba59f60 .functor XOR 1, L_000001818ba60010, L_000001818ba603d0, C4<0>, C4<0>;
L_000001818ba5a040 .functor XOR 1, L_000001818ba5e490, L_000001818ba5f250, C4<0>, C4<0>;
L_000001818ba5a0b0/0/0 .functor OR 1, L_000001818ba60510, L_000001818ba5fc50, L_000001818ba5f890, L_000001818ba5f570;
L_000001818ba5a0b0/0/4 .functor OR 1, L_000001818ba5fd90, L_000001818ba5fed0, L_000001818ba605b0, L_000001818ba606f0;
L_000001818ba5a0b0/0/8 .functor OR 1, L_000001818ba5df90, L_000001818ba5e210, L_000001818ba5e2b0, L_000001818ba60b50;
L_000001818ba5a0b0/0/12 .functor OR 1, L_000001818ba61c30, L_000001818ba61190, L_000001818ba628b0, L_000001818ba612d0;
L_000001818ba5a0b0/0/16 .functor OR 1, L_000001818ba60bf0, L_000001818ba623b0, L_000001818ba60d30, L_000001818ba61d70;
L_000001818ba5a0b0/0/20 .functor OR 1, L_000001818ba626d0, L_000001818ba61370, L_000001818ba62270, L_000001818ba614b0;
L_000001818ba5a0b0/0/24 .functor OR 1, L_000001818ba61230, L_000001818ba61410, L_000001818ba61e10, L_000001818ba62e50;
L_000001818ba5a0b0/0/28 .functor OR 1, L_000001818ba62310, L_000001818ba62950, L_000001818ba62450, L_000001818ba61ff0;
L_000001818ba5a0b0/1/0 .functor OR 1, L_000001818ba5a0b0/0/0, L_000001818ba5a0b0/0/4, L_000001818ba5a0b0/0/8, L_000001818ba5a0b0/0/12;
L_000001818ba5a0b0/1/4 .functor OR 1, L_000001818ba5a0b0/0/16, L_000001818ba5a0b0/0/20, L_000001818ba5a0b0/0/24, L_000001818ba5a0b0/0/28;
L_000001818ba5a0b0 .functor NOR 1, L_000001818ba5a0b0/1/0, L_000001818ba5a0b0/1/4, C4<0>, C4<0>;
v000001818b9b1230_0 .net *"_ivl_0", 0 0, L_000001818ba5ba80;  1 drivers
v000001818b9b21d0_0 .net *"_ivl_101", 0 0, L_000001818ba5fcf0;  1 drivers
v000001818b9b2130_0 .net *"_ivl_102", 0 0, L_000001818ba5acf0;  1 drivers
v000001818b9b2630_0 .net *"_ivl_105", 0 0, L_000001818ba5e030;  1 drivers
v000001818b9b2db0_0 .net *"_ivl_107", 0 0, L_000001818ba5f750;  1 drivers
v000001818b9b1e10_0 .net *"_ivl_108", 0 0, L_000001818ba5a430;  1 drivers
v000001818b9b3210_0 .net *"_ivl_11", 0 0, L_000001818b9f35a0;  1 drivers
v000001818b9b0f10_0 .net *"_ivl_111", 0 0, L_000001818ba601f0;  1 drivers
v000001818b9b3530_0 .net *"_ivl_113", 0 0, L_000001818ba5f6b0;  1 drivers
v000001818b9b2f90_0 .net *"_ivl_114", 0 0, L_000001818ba5b1c0;  1 drivers
v000001818b9b1870_0 .net *"_ivl_117", 0 0, L_000001818ba5e710;  1 drivers
v000001818b9b32b0_0 .net *"_ivl_119", 0 0, L_000001818ba5ee90;  1 drivers
v000001818b9b1c30_0 .net *"_ivl_12", 0 0, L_000001818ba5a900;  1 drivers
v000001818b9b2a90_0 .net *"_ivl_120", 0 0, L_000001818ba5b700;  1 drivers
v000001818b9b0fb0_0 .net *"_ivl_123", 0 0, L_000001818ba5ff70;  1 drivers
v000001818b9b33f0_0 .net *"_ivl_125", 0 0, L_000001818ba5ed50;  1 drivers
v000001818b9b2270_0 .net *"_ivl_126", 0 0, L_000001818ba5b4d0;  1 drivers
v000001818b9b3350_0 .net *"_ivl_129", 0 0, L_000001818ba5e7b0;  1 drivers
v000001818b9b2950_0 .net *"_ivl_131", 0 0, L_000001818ba5fb10;  1 drivers
v000001818b9b1cd0_0 .net *"_ivl_132", 0 0, L_000001818ba5b230;  1 drivers
v000001818b9b1eb0_0 .net *"_ivl_135", 0 0, L_000001818ba5e990;  1 drivers
v000001818b9b14b0_0 .net *"_ivl_137", 0 0, L_000001818ba600b0;  1 drivers
v000001818b9b3030_0 .net *"_ivl_138", 0 0, L_000001818ba5b620;  1 drivers
v000001818b9b23b0_0 .net *"_ivl_141", 0 0, L_000001818ba5f430;  1 drivers
v000001818b9b30d0_0 .net *"_ivl_143", 0 0, L_000001818ba5f610;  1 drivers
v000001818b9b29f0_0 .net *"_ivl_144", 0 0, L_000001818ba5b770;  1 drivers
v000001818b9b1d70_0 .net *"_ivl_147", 0 0, L_000001818ba5fa70;  1 drivers
v000001818b9b3670_0 .net *"_ivl_149", 0 0, L_000001818ba5ef30;  1 drivers
v000001818b9b26d0_0 .net *"_ivl_15", 0 0, L_000001818b9f29c0;  1 drivers
v000001818b9b1190_0 .net *"_ivl_150", 0 0, L_000001818ba5b930;  1 drivers
v000001818b9b3490_0 .net *"_ivl_153", 0 0, L_000001818ba5efd0;  1 drivers
v000001818b9b1370_0 .net *"_ivl_155", 0 0, L_000001818ba5e8f0;  1 drivers
v000001818b9b2b30_0 .net *"_ivl_156", 0 0, L_000001818ba59fd0;  1 drivers
v000001818b9b1ff0_0 .net *"_ivl_159", 0 0, L_000001818ba5fbb0;  1 drivers
v000001818b9b2090_0 .net *"_ivl_161", 0 0, L_000001818ba5ea30;  1 drivers
v000001818b9b35d0_0 .net *"_ivl_162", 0 0, L_000001818ba5b9a0;  1 drivers
v000001818b9b2450_0 .net *"_ivl_165", 0 0, L_000001818ba5f7f0;  1 drivers
v000001818b9b1050_0 .net *"_ivl_167", 0 0, L_000001818ba5f070;  1 drivers
v000001818b9b2bd0_0 .net *"_ivl_168", 0 0, L_000001818ba5ba10;  1 drivers
v000001818b9b24f0_0 .net *"_ivl_17", 0 0, L_000001818b9f1ca0;  1 drivers
v000001818b9b2590_0 .net *"_ivl_171", 0 0, L_000001818ba5f1b0;  1 drivers
v000001818b9b2770_0 .net *"_ivl_173", 0 0, L_000001818ba5e0d0;  1 drivers
v000001818b9b10f0_0 .net *"_ivl_174", 0 0, L_000001818ba5baf0;  1 drivers
v000001818b9b2c70_0 .net *"_ivl_177", 0 0, L_000001818ba60330;  1 drivers
v000001818b9b2d10_0 .net *"_ivl_179", 0 0, L_000001818ba5e3f0;  1 drivers
v000001818b9b1410_0 .net *"_ivl_18", 0 0, L_000001818ba5b8c0;  1 drivers
v000001818b9b1550_0 .net *"_ivl_180", 0 0, L_000001818ba59f60;  1 drivers
v000001818b9b1690_0 .net *"_ivl_183", 0 0, L_000001818ba60010;  1 drivers
v000001818b9b1730_0 .net *"_ivl_185", 0 0, L_000001818ba603d0;  1 drivers
v000001818b9b4250_0 .net *"_ivl_186", 0 0, L_000001818ba5a040;  1 drivers
v000001818b9b4c50_0 .net *"_ivl_190", 0 0, L_000001818ba5e490;  1 drivers
v000001818b9b3d50_0 .net *"_ivl_192", 0 0, L_000001818ba5f250;  1 drivers
v000001818b9b4b10_0 .net *"_ivl_194", 0 0, L_000001818ba60510;  1 drivers
v000001818b9b3850_0 .net *"_ivl_196", 0 0, L_000001818ba5fc50;  1 drivers
v000001818b9b47f0_0 .net *"_ivl_198", 0 0, L_000001818ba5f890;  1 drivers
v000001818b9b3ad0_0 .net *"_ivl_200", 0 0, L_000001818ba5f570;  1 drivers
v000001818b9b4bb0_0 .net *"_ivl_202", 0 0, L_000001818ba5fd90;  1 drivers
v000001818b9b37b0_0 .net *"_ivl_204", 0 0, L_000001818ba5fed0;  1 drivers
v000001818b9b3a30_0 .net *"_ivl_206", 0 0, L_000001818ba605b0;  1 drivers
v000001818b9b46b0_0 .net *"_ivl_208", 0 0, L_000001818ba606f0;  1 drivers
v000001818b9b42f0_0 .net *"_ivl_21", 0 0, L_000001818b9f1340;  1 drivers
v000001818b9b3f30_0 .net *"_ivl_210", 0 0, L_000001818ba5df90;  1 drivers
v000001818b9b4430_0 .net *"_ivl_212", 0 0, L_000001818ba5e210;  1 drivers
v000001818b9b4110_0 .net *"_ivl_214", 0 0, L_000001818ba5e2b0;  1 drivers
v000001818b9b44d0_0 .net *"_ivl_216", 0 0, L_000001818ba60b50;  1 drivers
v000001818b9b4750_0 .net *"_ivl_218", 0 0, L_000001818ba61c30;  1 drivers
v000001818b9b3fd0_0 .net *"_ivl_220", 0 0, L_000001818ba61190;  1 drivers
v000001818b9b3b70_0 .net *"_ivl_222", 0 0, L_000001818ba628b0;  1 drivers
v000001818b9b4570_0 .net *"_ivl_224", 0 0, L_000001818ba612d0;  1 drivers
v000001818b9b4610_0 .net *"_ivl_226", 0 0, L_000001818ba60bf0;  1 drivers
v000001818b9b4d90_0 .net *"_ivl_228", 0 0, L_000001818ba623b0;  1 drivers
v000001818b9b3df0_0 .net *"_ivl_23", 0 0, L_000001818b9f1200;  1 drivers
v000001818b9b3e90_0 .net *"_ivl_230", 0 0, L_000001818ba60d30;  1 drivers
v000001818b9b3c10_0 .net *"_ivl_232", 0 0, L_000001818ba61d70;  1 drivers
v000001818b9b3cb0_0 .net *"_ivl_234", 0 0, L_000001818ba626d0;  1 drivers
v000001818b9b4070_0 .net *"_ivl_236", 0 0, L_000001818ba61370;  1 drivers
v000001818b9b41b0_0 .net *"_ivl_238", 0 0, L_000001818ba62270;  1 drivers
v000001818b9b4390_0 .net *"_ivl_24", 0 0, L_000001818ba5b5b0;  1 drivers
v000001818b9b4890_0 .net *"_ivl_240", 0 0, L_000001818ba614b0;  1 drivers
v000001818b9b4930_0 .net *"_ivl_242", 0 0, L_000001818ba61230;  1 drivers
v000001818b9b3710_0 .net *"_ivl_244", 0 0, L_000001818ba61410;  1 drivers
v000001818b9b49d0_0 .net *"_ivl_246", 0 0, L_000001818ba61e10;  1 drivers
v000001818b9b4a70_0 .net *"_ivl_248", 0 0, L_000001818ba62e50;  1 drivers
v000001818b9b4cf0_0 .net *"_ivl_250", 0 0, L_000001818ba62310;  1 drivers
v000001818b9b38f0_0 .net *"_ivl_252", 0 0, L_000001818ba62950;  1 drivers
v000001818b9b3990_0 .net *"_ivl_254", 0 0, L_000001818ba62450;  1 drivers
v000001818b8d5e00_0 .net *"_ivl_256", 0 0, L_000001818ba61ff0;  1 drivers
v000001818b9b7860_0 .net *"_ivl_27", 0 0, L_000001818b9f2a60;  1 drivers
v000001818b9b84e0_0 .net *"_ivl_29", 0 0, L_000001818b9f12a0;  1 drivers
v000001818b9b8300_0 .net *"_ivl_3", 0 0, L_000001818b9f2ba0;  1 drivers
v000001818b9b8580_0 .net *"_ivl_30", 0 0, L_000001818ba5a890;  1 drivers
v000001818b9b7cc0_0 .net *"_ivl_33", 0 0, L_000001818b9f1f20;  1 drivers
v000001818b9b83a0_0 .net *"_ivl_35", 0 0, L_000001818b9f2ce0;  1 drivers
v000001818b9b8620_0 .net *"_ivl_36", 0 0, L_000001818ba5a3c0;  1 drivers
v000001818b9b8260_0 .net *"_ivl_39", 0 0, L_000001818ba5f4d0;  1 drivers
v000001818b9b86c0_0 .net *"_ivl_41", 0 0, L_000001818ba5e530;  1 drivers
v000001818b9b7d60_0 .net *"_ivl_42", 0 0, L_000001818ba5a970;  1 drivers
v000001818b9b8b20_0 .net *"_ivl_45", 0 0, L_000001818ba5e350;  1 drivers
v000001818b9b7c20_0 .net *"_ivl_47", 0 0, L_000001818ba60150;  1 drivers
v000001818b9b8760_0 .net *"_ivl_48", 0 0, L_000001818ba5a9e0;  1 drivers
v000001818b9b7e00_0 .net *"_ivl_5", 0 0, L_000001818b9f2880;  1 drivers
v000001818b9b7f40_0 .net *"_ivl_51", 0 0, L_000001818ba5e670;  1 drivers
v000001818b9b7ea0_0 .net *"_ivl_53", 0 0, L_000001818ba60650;  1 drivers
v000001818b9b7fe0_0 .net *"_ivl_54", 0 0, L_000001818ba5aeb0;  1 drivers
v000001818b9b8080_0 .net *"_ivl_57", 0 0, L_000001818ba5fe30;  1 drivers
v000001818b9b8800_0 .net *"_ivl_59", 0 0, L_000001818ba5e170;  1 drivers
v000001818b9b88a0_0 .net *"_ivl_6", 0 0, L_000001818ba5add0;  1 drivers
v000001818b9b7720_0 .net *"_ivl_60", 0 0, L_000001818ba5b0e0;  1 drivers
v000001818b9b8440_0 .net *"_ivl_63", 0 0, L_000001818ba60290;  1 drivers
v000001818b9b8120_0 .net *"_ivl_65", 0 0, L_000001818ba5e850;  1 drivers
v000001818b9b81c0_0 .net *"_ivl_66", 0 0, L_000001818ba5b460;  1 drivers
v000001818b9b7a40_0 .net *"_ivl_69", 0 0, L_000001818ba5e5d0;  1 drivers
v000001818b9b7ae0_0 .net *"_ivl_71", 0 0, L_000001818ba5f110;  1 drivers
v000001818b9b8d00_0 .net *"_ivl_72", 0 0, L_000001818ba5ab30;  1 drivers
v000001818b9b77c0_0 .net *"_ivl_75", 0 0, L_000001818ba5ec10;  1 drivers
v000001818b9b7b80_0 .net *"_ivl_77", 0 0, L_000001818ba5f930;  1 drivers
v000001818b9b8bc0_0 .net *"_ivl_78", 0 0, L_000001818ba5a5f0;  1 drivers
v000001818b9b8940_0 .net *"_ivl_81", 0 0, L_000001818ba5ead0;  1 drivers
v000001818b9b89e0_0 .net *"_ivl_83", 0 0, L_000001818ba5f2f0;  1 drivers
v000001818b9b8a80_0 .net *"_ivl_84", 0 0, L_000001818ba5b310;  1 drivers
v000001818b9b8c60_0 .net *"_ivl_87", 0 0, L_000001818ba5ecb0;  1 drivers
v000001818b9b8da0_0 .net *"_ivl_89", 0 0, L_000001818ba5f9d0;  1 drivers
v000001818b9b7900_0 .net *"_ivl_9", 0 0, L_000001818b9f1660;  1 drivers
v000001818b9b79a0_0 .net *"_ivl_90", 0 0, L_000001818ba5aba0;  1 drivers
v000001818b9b6f00_0 .net *"_ivl_93", 0 0, L_000001818ba5eb70;  1 drivers
v000001818b9b5a60_0 .net *"_ivl_95", 0 0, L_000001818ba5f390;  1 drivers
v000001818b9b66e0_0 .net *"_ivl_96", 0 0, L_000001818ba5b3f0;  1 drivers
v000001818b9b6c80_0 .net *"_ivl_99", 0 0, L_000001818ba5edf0;  1 drivers
v000001818b9b59c0_0 .net "a", 31 0, v000001818b9c38d0_0;  alias, 1 drivers
v000001818b9b5f60_0 .net "b", 31 0, v000001818b9c3470_0;  alias, 1 drivers
v000001818b9b5920_0 .net "out", 0 0, L_000001818ba5a0b0;  alias, 1 drivers
v000001818b9b7040_0 .net "temp", 31 0, L_000001818ba60470;  1 drivers
L_000001818b9f2ba0 .part v000001818b9c38d0_0, 0, 1;
L_000001818b9f2880 .part v000001818b9c3470_0, 0, 1;
L_000001818b9f1660 .part v000001818b9c38d0_0, 1, 1;
L_000001818b9f35a0 .part v000001818b9c3470_0, 1, 1;
L_000001818b9f29c0 .part v000001818b9c38d0_0, 2, 1;
L_000001818b9f1ca0 .part v000001818b9c3470_0, 2, 1;
L_000001818b9f1340 .part v000001818b9c38d0_0, 3, 1;
L_000001818b9f1200 .part v000001818b9c3470_0, 3, 1;
L_000001818b9f2a60 .part v000001818b9c38d0_0, 4, 1;
L_000001818b9f12a0 .part v000001818b9c3470_0, 4, 1;
L_000001818b9f1f20 .part v000001818b9c38d0_0, 5, 1;
L_000001818b9f2ce0 .part v000001818b9c3470_0, 5, 1;
L_000001818ba5f4d0 .part v000001818b9c38d0_0, 6, 1;
L_000001818ba5e530 .part v000001818b9c3470_0, 6, 1;
L_000001818ba5e350 .part v000001818b9c38d0_0, 7, 1;
L_000001818ba60150 .part v000001818b9c3470_0, 7, 1;
L_000001818ba5e670 .part v000001818b9c38d0_0, 8, 1;
L_000001818ba60650 .part v000001818b9c3470_0, 8, 1;
L_000001818ba5fe30 .part v000001818b9c38d0_0, 9, 1;
L_000001818ba5e170 .part v000001818b9c3470_0, 9, 1;
L_000001818ba60290 .part v000001818b9c38d0_0, 10, 1;
L_000001818ba5e850 .part v000001818b9c3470_0, 10, 1;
L_000001818ba5e5d0 .part v000001818b9c38d0_0, 11, 1;
L_000001818ba5f110 .part v000001818b9c3470_0, 11, 1;
L_000001818ba5ec10 .part v000001818b9c38d0_0, 12, 1;
L_000001818ba5f930 .part v000001818b9c3470_0, 12, 1;
L_000001818ba5ead0 .part v000001818b9c38d0_0, 13, 1;
L_000001818ba5f2f0 .part v000001818b9c3470_0, 13, 1;
L_000001818ba5ecb0 .part v000001818b9c38d0_0, 14, 1;
L_000001818ba5f9d0 .part v000001818b9c3470_0, 14, 1;
L_000001818ba5eb70 .part v000001818b9c38d0_0, 15, 1;
L_000001818ba5f390 .part v000001818b9c3470_0, 15, 1;
L_000001818ba5edf0 .part v000001818b9c38d0_0, 16, 1;
L_000001818ba5fcf0 .part v000001818b9c3470_0, 16, 1;
L_000001818ba5e030 .part v000001818b9c38d0_0, 17, 1;
L_000001818ba5f750 .part v000001818b9c3470_0, 17, 1;
L_000001818ba601f0 .part v000001818b9c38d0_0, 18, 1;
L_000001818ba5f6b0 .part v000001818b9c3470_0, 18, 1;
L_000001818ba5e710 .part v000001818b9c38d0_0, 19, 1;
L_000001818ba5ee90 .part v000001818b9c3470_0, 19, 1;
L_000001818ba5ff70 .part v000001818b9c38d0_0, 20, 1;
L_000001818ba5ed50 .part v000001818b9c3470_0, 20, 1;
L_000001818ba5e7b0 .part v000001818b9c38d0_0, 21, 1;
L_000001818ba5fb10 .part v000001818b9c3470_0, 21, 1;
L_000001818ba5e990 .part v000001818b9c38d0_0, 22, 1;
L_000001818ba600b0 .part v000001818b9c3470_0, 22, 1;
L_000001818ba5f430 .part v000001818b9c38d0_0, 23, 1;
L_000001818ba5f610 .part v000001818b9c3470_0, 23, 1;
L_000001818ba5fa70 .part v000001818b9c38d0_0, 24, 1;
L_000001818ba5ef30 .part v000001818b9c3470_0, 24, 1;
L_000001818ba5efd0 .part v000001818b9c38d0_0, 25, 1;
L_000001818ba5e8f0 .part v000001818b9c3470_0, 25, 1;
L_000001818ba5fbb0 .part v000001818b9c38d0_0, 26, 1;
L_000001818ba5ea30 .part v000001818b9c3470_0, 26, 1;
L_000001818ba5f7f0 .part v000001818b9c38d0_0, 27, 1;
L_000001818ba5f070 .part v000001818b9c3470_0, 27, 1;
L_000001818ba5f1b0 .part v000001818b9c38d0_0, 28, 1;
L_000001818ba5e0d0 .part v000001818b9c3470_0, 28, 1;
L_000001818ba60330 .part v000001818b9c38d0_0, 29, 1;
L_000001818ba5e3f0 .part v000001818b9c3470_0, 29, 1;
L_000001818ba60010 .part v000001818b9c38d0_0, 30, 1;
L_000001818ba603d0 .part v000001818b9c3470_0, 30, 1;
LS_000001818ba60470_0_0 .concat8 [ 1 1 1 1], L_000001818ba5ba80, L_000001818ba5add0, L_000001818ba5a900, L_000001818ba5b8c0;
LS_000001818ba60470_0_4 .concat8 [ 1 1 1 1], L_000001818ba5b5b0, L_000001818ba5a890, L_000001818ba5a3c0, L_000001818ba5a970;
LS_000001818ba60470_0_8 .concat8 [ 1 1 1 1], L_000001818ba5a9e0, L_000001818ba5aeb0, L_000001818ba5b0e0, L_000001818ba5b460;
LS_000001818ba60470_0_12 .concat8 [ 1 1 1 1], L_000001818ba5ab30, L_000001818ba5a5f0, L_000001818ba5b310, L_000001818ba5aba0;
LS_000001818ba60470_0_16 .concat8 [ 1 1 1 1], L_000001818ba5b3f0, L_000001818ba5acf0, L_000001818ba5a430, L_000001818ba5b1c0;
LS_000001818ba60470_0_20 .concat8 [ 1 1 1 1], L_000001818ba5b700, L_000001818ba5b4d0, L_000001818ba5b230, L_000001818ba5b620;
LS_000001818ba60470_0_24 .concat8 [ 1 1 1 1], L_000001818ba5b770, L_000001818ba5b930, L_000001818ba59fd0, L_000001818ba5b9a0;
LS_000001818ba60470_0_28 .concat8 [ 1 1 1 1], L_000001818ba5ba10, L_000001818ba5baf0, L_000001818ba59f60, L_000001818ba5a040;
LS_000001818ba60470_1_0 .concat8 [ 4 4 4 4], LS_000001818ba60470_0_0, LS_000001818ba60470_0_4, LS_000001818ba60470_0_8, LS_000001818ba60470_0_12;
LS_000001818ba60470_1_4 .concat8 [ 4 4 4 4], LS_000001818ba60470_0_16, LS_000001818ba60470_0_20, LS_000001818ba60470_0_24, LS_000001818ba60470_0_28;
L_000001818ba60470 .concat8 [ 16 16 0 0], LS_000001818ba60470_1_0, LS_000001818ba60470_1_4;
L_000001818ba5e490 .part v000001818b9c38d0_0, 31, 1;
L_000001818ba5f250 .part v000001818b9c3470_0, 31, 1;
L_000001818ba60510 .part L_000001818ba60470, 0, 1;
L_000001818ba5fc50 .part L_000001818ba60470, 1, 1;
L_000001818ba5f890 .part L_000001818ba60470, 2, 1;
L_000001818ba5f570 .part L_000001818ba60470, 3, 1;
L_000001818ba5fd90 .part L_000001818ba60470, 4, 1;
L_000001818ba5fed0 .part L_000001818ba60470, 5, 1;
L_000001818ba605b0 .part L_000001818ba60470, 6, 1;
L_000001818ba606f0 .part L_000001818ba60470, 7, 1;
L_000001818ba5df90 .part L_000001818ba60470, 8, 1;
L_000001818ba5e210 .part L_000001818ba60470, 9, 1;
L_000001818ba5e2b0 .part L_000001818ba60470, 10, 1;
L_000001818ba60b50 .part L_000001818ba60470, 11, 1;
L_000001818ba61c30 .part L_000001818ba60470, 12, 1;
L_000001818ba61190 .part L_000001818ba60470, 13, 1;
L_000001818ba628b0 .part L_000001818ba60470, 14, 1;
L_000001818ba612d0 .part L_000001818ba60470, 15, 1;
L_000001818ba60bf0 .part L_000001818ba60470, 16, 1;
L_000001818ba623b0 .part L_000001818ba60470, 17, 1;
L_000001818ba60d30 .part L_000001818ba60470, 18, 1;
L_000001818ba61d70 .part L_000001818ba60470, 19, 1;
L_000001818ba626d0 .part L_000001818ba60470, 20, 1;
L_000001818ba61370 .part L_000001818ba60470, 21, 1;
L_000001818ba62270 .part L_000001818ba60470, 22, 1;
L_000001818ba614b0 .part L_000001818ba60470, 23, 1;
L_000001818ba61230 .part L_000001818ba60470, 24, 1;
L_000001818ba61410 .part L_000001818ba60470, 25, 1;
L_000001818ba61e10 .part L_000001818ba60470, 26, 1;
L_000001818ba62e50 .part L_000001818ba60470, 27, 1;
L_000001818ba62310 .part L_000001818ba60470, 28, 1;
L_000001818ba62950 .part L_000001818ba60470, 29, 1;
L_000001818ba62450 .part L_000001818ba60470, 30, 1;
L_000001818ba61ff0 .part L_000001818ba60470, 31, 1;
S_000001818b773300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001818b729ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001818b946ff0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001818ba5a580 .functor NOT 1, L_000001818b9f24c0, C4<0>, C4<0>, C4<0>;
v000001818b9b6960_0 .net "A", 31 0, v000001818b9c38d0_0;  alias, 1 drivers
v000001818b9b6dc0_0 .net "ALUOP", 3 0, v000001818b9b5ec0_0;  alias, 1 drivers
v000001818b9b5e20_0 .net "B", 31 0, v000001818b9c3470_0;  alias, 1 drivers
v000001818b9b6780_0 .var "CF", 0 0;
v000001818b9b4f20_0 .net "ZF", 0 0, L_000001818ba5a580;  alias, 1 drivers
v000001818b9b7540_0 .net *"_ivl_1", 0 0, L_000001818b9f24c0;  1 drivers
v000001818b9b60a0_0 .var "res", 31 0;
E_000001818b9471b0 .event anyedge, v000001818b9b6dc0_0, v000001818b9b59c0_0, v000001818b9b5f60_0, v000001818b9b6780_0;
L_000001818b9f24c0 .reduce/or v000001818b9b60a0_0;
S_000001818b76c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001818b729ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001818b96bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b96bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b96bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b96bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b96bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b96bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b96c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b96c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b96c090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b96c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b96c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b96c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b96c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b96c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b96c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b96c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b96c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b96c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b96c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b96c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b96c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b96c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b96c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b96c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b96c410 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9b5ec0_0 .var "ALU_OP", 3 0;
v000001818b9b6460_0 .net "opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
E_000001818b946e30 .event anyedge, v000001818b8bcdd0_0;
S_000001818b76ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001818b9c26b0_0 .net "EX1_forward_to_B", 31 0, v000001818b9c29d0_0;  alias, 1 drivers
v000001818b9c1b70_0 .net "EX_PFC", 31 0, v000001818b9c2110_0;  alias, 1 drivers
v000001818b9c2b10_0 .net "EX_PFC_to_IF", 31 0, L_000001818b9f3640;  alias, 1 drivers
v000001818b9c0e50_0 .net "alu_selA", 1 0, L_000001818b9ed4c0;  alias, 1 drivers
v000001818b9c10d0_0 .net "alu_selB", 1 0, L_000001818b9ee0a0;  alias, 1 drivers
v000001818b9c1fd0_0 .net "ex_haz", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9c1210_0 .net "id_haz", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b9c0d10_0 .net "is_jr", 0 0, v000001818b9c1a30_0;  alias, 1 drivers
v000001818b9c1990_0 .net "mem_haz", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9c2a70_0 .net "oper1", 31 0, L_000001818b9f60b0;  alias, 1 drivers
v000001818b9c12b0_0 .net "oper2", 31 0, L_000001818ba5a820;  alias, 1 drivers
v000001818b9c24d0_0 .net "pc", 31 0, v000001818b9c1cb0_0;  alias, 1 drivers
v000001818b9c1170_0 .net "rs1", 31 0, v000001818b9c2070_0;  alias, 1 drivers
v000001818b9c1350_0 .net "rs2_in", 31 0, v000001818b9c2570_0;  alias, 1 drivers
v000001818b9c13f0_0 .net "rs2_out", 31 0, L_000001818ba5aac0;  alias, 1 drivers
v000001818b9c0b30_0 .net "store_rs2_forward", 1 0, L_000001818b9ee140;  alias, 1 drivers
L_000001818b9f3640 .functor MUXZ 32, v000001818b9c2110_0, L_000001818b9f60b0, v000001818b9c1a30_0, C4<>;
S_000001818b728230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001818b76ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001818b947930 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001818b9f5940 .functor NOT 1, L_000001818b9f2d80, C4<0>, C4<0>, C4<0>;
L_000001818b9f5b70 .functor NOT 1, L_000001818b9f0ee0, C4<0>, C4<0>, C4<0>;
L_000001818b9f5e10 .functor NOT 1, L_000001818b9f1fc0, C4<0>, C4<0>, C4<0>;
L_000001818b9f5a90 .functor NOT 1, L_000001818b9f33c0, C4<0>, C4<0>, C4<0>;
L_000001818b9f4360 .functor AND 32, L_000001818b9f4fa0, v000001818b9c2070_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f4520 .functor AND 32, L_000001818b9f59b0, L_000001818ba5bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f48a0 .functor OR 32, L_000001818b9f4360, L_000001818b9f4520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818b9f4750 .functor AND 32, L_000001818b9f5a20, v000001818b9b12d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f4830 .functor OR 32, L_000001818b9f48a0, L_000001818b9f4750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818b9f5fd0 .functor AND 32, L_000001818b9f47c0, L_000001818b9f1980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f60b0 .functor OR 32, L_000001818b9f4830, L_000001818b9f5fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9b5060_0 .net *"_ivl_1", 0 0, L_000001818b9f2d80;  1 drivers
v000001818b9b5100_0 .net *"_ivl_13", 0 0, L_000001818b9f1fc0;  1 drivers
v000001818b9b5240_0 .net *"_ivl_14", 0 0, L_000001818b9f5e10;  1 drivers
v000001818b9b5560_0 .net *"_ivl_19", 0 0, L_000001818b9f2100;  1 drivers
v000001818b9b57e0_0 .net *"_ivl_2", 0 0, L_000001818b9f5940;  1 drivers
v000001818b9bc0f0_0 .net *"_ivl_23", 0 0, L_000001818b9f0f80;  1 drivers
v000001818b9bab10_0 .net *"_ivl_27", 0 0, L_000001818b9f33c0;  1 drivers
v000001818b9bb8d0_0 .net *"_ivl_28", 0 0, L_000001818b9f5a90;  1 drivers
v000001818b9bcc30_0 .net *"_ivl_33", 0 0, L_000001818b9f10c0;  1 drivers
v000001818b9ba930_0 .net *"_ivl_37", 0 0, L_000001818b9f1480;  1 drivers
v000001818b9bae30_0 .net *"_ivl_40", 31 0, L_000001818b9f4360;  1 drivers
v000001818b9bbbf0_0 .net *"_ivl_42", 31 0, L_000001818b9f4520;  1 drivers
v000001818b9babb0_0 .net *"_ivl_44", 31 0, L_000001818b9f48a0;  1 drivers
v000001818b9bbb50_0 .net *"_ivl_46", 31 0, L_000001818b9f4750;  1 drivers
v000001818b9bccd0_0 .net *"_ivl_48", 31 0, L_000001818b9f4830;  1 drivers
v000001818b9bb1f0_0 .net *"_ivl_50", 31 0, L_000001818b9f5fd0;  1 drivers
v000001818b9bcaf0_0 .net *"_ivl_7", 0 0, L_000001818b9f0ee0;  1 drivers
v000001818b9bbe70_0 .net *"_ivl_8", 0 0, L_000001818b9f5b70;  1 drivers
v000001818b9bbf10_0 .net "ina", 31 0, v000001818b9c2070_0;  alias, 1 drivers
v000001818b9bb830_0 .net "inb", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9bb290_0 .net "inc", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9bc4b0_0 .net "ind", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b9bad90_0 .net "out", 31 0, L_000001818b9f60b0;  alias, 1 drivers
v000001818b9bc690_0 .net "s0", 31 0, L_000001818b9f4fa0;  1 drivers
v000001818b9bacf0_0 .net "s1", 31 0, L_000001818b9f59b0;  1 drivers
v000001818b9bb970_0 .net "s2", 31 0, L_000001818b9f5a20;  1 drivers
v000001818b9bb330_0 .net "s3", 31 0, L_000001818b9f47c0;  1 drivers
v000001818b9bc410_0 .net "sel", 1 0, L_000001818b9ed4c0;  alias, 1 drivers
L_000001818b9f2d80 .part L_000001818b9ed4c0, 1, 1;
LS_000001818b9f1ac0_0_0 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_4 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_8 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_12 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_16 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_20 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_24 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_0_28 .concat [ 1 1 1 1], L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940, L_000001818b9f5940;
LS_000001818b9f1ac0_1_0 .concat [ 4 4 4 4], LS_000001818b9f1ac0_0_0, LS_000001818b9f1ac0_0_4, LS_000001818b9f1ac0_0_8, LS_000001818b9f1ac0_0_12;
LS_000001818b9f1ac0_1_4 .concat [ 4 4 4 4], LS_000001818b9f1ac0_0_16, LS_000001818b9f1ac0_0_20, LS_000001818b9f1ac0_0_24, LS_000001818b9f1ac0_0_28;
L_000001818b9f1ac0 .concat [ 16 16 0 0], LS_000001818b9f1ac0_1_0, LS_000001818b9f1ac0_1_4;
L_000001818b9f0ee0 .part L_000001818b9ed4c0, 0, 1;
LS_000001818b9f2060_0_0 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_4 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_8 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_12 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_16 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_20 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_24 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_0_28 .concat [ 1 1 1 1], L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70, L_000001818b9f5b70;
LS_000001818b9f2060_1_0 .concat [ 4 4 4 4], LS_000001818b9f2060_0_0, LS_000001818b9f2060_0_4, LS_000001818b9f2060_0_8, LS_000001818b9f2060_0_12;
LS_000001818b9f2060_1_4 .concat [ 4 4 4 4], LS_000001818b9f2060_0_16, LS_000001818b9f2060_0_20, LS_000001818b9f2060_0_24, LS_000001818b9f2060_0_28;
L_000001818b9f2060 .concat [ 16 16 0 0], LS_000001818b9f2060_1_0, LS_000001818b9f2060_1_4;
L_000001818b9f1fc0 .part L_000001818b9ed4c0, 1, 1;
LS_000001818b9f26a0_0_0 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_4 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_8 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_12 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_16 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_20 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_24 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_0_28 .concat [ 1 1 1 1], L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10, L_000001818b9f5e10;
LS_000001818b9f26a0_1_0 .concat [ 4 4 4 4], LS_000001818b9f26a0_0_0, LS_000001818b9f26a0_0_4, LS_000001818b9f26a0_0_8, LS_000001818b9f26a0_0_12;
LS_000001818b9f26a0_1_4 .concat [ 4 4 4 4], LS_000001818b9f26a0_0_16, LS_000001818b9f26a0_0_20, LS_000001818b9f26a0_0_24, LS_000001818b9f26a0_0_28;
L_000001818b9f26a0 .concat [ 16 16 0 0], LS_000001818b9f26a0_1_0, LS_000001818b9f26a0_1_4;
L_000001818b9f2100 .part L_000001818b9ed4c0, 0, 1;
LS_000001818b9f1020_0_0 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_4 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_8 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_12 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_16 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_20 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_24 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_0_28 .concat [ 1 1 1 1], L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100, L_000001818b9f2100;
LS_000001818b9f1020_1_0 .concat [ 4 4 4 4], LS_000001818b9f1020_0_0, LS_000001818b9f1020_0_4, LS_000001818b9f1020_0_8, LS_000001818b9f1020_0_12;
LS_000001818b9f1020_1_4 .concat [ 4 4 4 4], LS_000001818b9f1020_0_16, LS_000001818b9f1020_0_20, LS_000001818b9f1020_0_24, LS_000001818b9f1020_0_28;
L_000001818b9f1020 .concat [ 16 16 0 0], LS_000001818b9f1020_1_0, LS_000001818b9f1020_1_4;
L_000001818b9f0f80 .part L_000001818b9ed4c0, 1, 1;
LS_000001818b9f2240_0_0 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_4 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_8 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_12 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_16 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_20 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_24 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_0_28 .concat [ 1 1 1 1], L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80, L_000001818b9f0f80;
LS_000001818b9f2240_1_0 .concat [ 4 4 4 4], LS_000001818b9f2240_0_0, LS_000001818b9f2240_0_4, LS_000001818b9f2240_0_8, LS_000001818b9f2240_0_12;
LS_000001818b9f2240_1_4 .concat [ 4 4 4 4], LS_000001818b9f2240_0_16, LS_000001818b9f2240_0_20, LS_000001818b9f2240_0_24, LS_000001818b9f2240_0_28;
L_000001818b9f2240 .concat [ 16 16 0 0], LS_000001818b9f2240_1_0, LS_000001818b9f2240_1_4;
L_000001818b9f33c0 .part L_000001818b9ed4c0, 0, 1;
LS_000001818b9f3460_0_0 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_4 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_8 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_12 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_16 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_20 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_24 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_0_28 .concat [ 1 1 1 1], L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90, L_000001818b9f5a90;
LS_000001818b9f3460_1_0 .concat [ 4 4 4 4], LS_000001818b9f3460_0_0, LS_000001818b9f3460_0_4, LS_000001818b9f3460_0_8, LS_000001818b9f3460_0_12;
LS_000001818b9f3460_1_4 .concat [ 4 4 4 4], LS_000001818b9f3460_0_16, LS_000001818b9f3460_0_20, LS_000001818b9f3460_0_24, LS_000001818b9f3460_0_28;
L_000001818b9f3460 .concat [ 16 16 0 0], LS_000001818b9f3460_1_0, LS_000001818b9f3460_1_4;
L_000001818b9f10c0 .part L_000001818b9ed4c0, 1, 1;
LS_000001818b9f1520_0_0 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_4 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_8 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_12 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_16 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_20 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_24 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_0_28 .concat [ 1 1 1 1], L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0, L_000001818b9f10c0;
LS_000001818b9f1520_1_0 .concat [ 4 4 4 4], LS_000001818b9f1520_0_0, LS_000001818b9f1520_0_4, LS_000001818b9f1520_0_8, LS_000001818b9f1520_0_12;
LS_000001818b9f1520_1_4 .concat [ 4 4 4 4], LS_000001818b9f1520_0_16, LS_000001818b9f1520_0_20, LS_000001818b9f1520_0_24, LS_000001818b9f1520_0_28;
L_000001818b9f1520 .concat [ 16 16 0 0], LS_000001818b9f1520_1_0, LS_000001818b9f1520_1_4;
L_000001818b9f1480 .part L_000001818b9ed4c0, 0, 1;
LS_000001818b9f21a0_0_0 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_4 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_8 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_12 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_16 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_20 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_24 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_0_28 .concat [ 1 1 1 1], L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480, L_000001818b9f1480;
LS_000001818b9f21a0_1_0 .concat [ 4 4 4 4], LS_000001818b9f21a0_0_0, LS_000001818b9f21a0_0_4, LS_000001818b9f21a0_0_8, LS_000001818b9f21a0_0_12;
LS_000001818b9f21a0_1_4 .concat [ 4 4 4 4], LS_000001818b9f21a0_0_16, LS_000001818b9f21a0_0_20, LS_000001818b9f21a0_0_24, LS_000001818b9f21a0_0_28;
L_000001818b9f21a0 .concat [ 16 16 0 0], LS_000001818b9f21a0_1_0, LS_000001818b9f21a0_1_4;
S_000001818b7283c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001818b728230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f4fa0 .functor AND 32, L_000001818b9f1ac0, L_000001818b9f2060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9b6aa0_0 .net "in1", 31 0, L_000001818b9f1ac0;  1 drivers
v000001818b9b54c0_0 .net "in2", 31 0, L_000001818b9f2060;  1 drivers
v000001818b9b72c0_0 .net "out", 31 0, L_000001818b9f4fa0;  alias, 1 drivers
S_000001818b761570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001818b728230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f59b0 .functor AND 32, L_000001818b9f26a0, L_000001818b9f1020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9b6b40_0 .net "in1", 31 0, L_000001818b9f26a0;  1 drivers
v000001818b9b56a0_0 .net "in2", 31 0, L_000001818b9f1020;  1 drivers
v000001818b9b7360_0 .net "out", 31 0, L_000001818b9f59b0;  alias, 1 drivers
S_000001818b761700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001818b728230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f5a20 .functor AND 32, L_000001818b9f2240, L_000001818b9f3460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9b6be0_0 .net "in1", 31 0, L_000001818b9f2240;  1 drivers
v000001818b9b7400_0 .net "in2", 31 0, L_000001818b9f3460;  1 drivers
v000001818b9b74a0_0 .net "out", 31 0, L_000001818b9f5a20;  alias, 1 drivers
S_000001818b9b9d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001818b728230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f47c0 .functor AND 32, L_000001818b9f1520, L_000001818b9f21a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9b5740_0 .net "in1", 31 0, L_000001818b9f1520;  1 drivers
v000001818b9b75e0_0 .net "in2", 31 0, L_000001818b9f21a0;  1 drivers
v000001818b9b7680_0 .net "out", 31 0, L_000001818b9f47c0;  alias, 1 drivers
S_000001818b9ba220 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001818b76ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001818b947e30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001818b9f6120 .functor NOT 1, L_000001818b9f1840, C4<0>, C4<0>, C4<0>;
L_000001818b9f6190 .functor NOT 1, L_000001818b9f2740, C4<0>, C4<0>, C4<0>;
L_000001818b9f5ef0 .functor NOT 1, L_000001818b9f22e0, C4<0>, C4<0>, C4<0>;
L_000001818b92fdf0 .functor NOT 1, L_000001818b9f1700, C4<0>, C4<0>, C4<0>;
L_000001818ba5ac10 .functor AND 32, L_000001818b9f6040, v000001818b9c29d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5aa50 .functor AND 32, L_000001818b9f6200, L_000001818ba5bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5b7e0 .functor OR 32, L_000001818ba5ac10, L_000001818ba5aa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818ba5b000 .functor AND 32, L_000001818b9f5f60, v000001818b9b12d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5af20 .functor OR 32, L_000001818ba5b7e0, L_000001818ba5b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818ba5b850 .functor AND 32, L_000001818ba5a200, L_000001818b9f1980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5a820 .functor OR 32, L_000001818ba5af20, L_000001818ba5b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9bcd70_0 .net *"_ivl_1", 0 0, L_000001818b9f1840;  1 drivers
v000001818b9bc7d0_0 .net *"_ivl_13", 0 0, L_000001818b9f22e0;  1 drivers
v000001818b9bce10_0 .net *"_ivl_14", 0 0, L_000001818b9f5ef0;  1 drivers
v000001818b9bc190_0 .net *"_ivl_19", 0 0, L_000001818b9f2ec0;  1 drivers
v000001818b9bc9b0_0 .net *"_ivl_2", 0 0, L_000001818b9f6120;  1 drivers
v000001818b9baed0_0 .net *"_ivl_23", 0 0, L_000001818b9f3320;  1 drivers
v000001818b9bbfb0_0 .net *"_ivl_27", 0 0, L_000001818b9f1700;  1 drivers
v000001818b9bc870_0 .net *"_ivl_28", 0 0, L_000001818b92fdf0;  1 drivers
v000001818b9bb470_0 .net *"_ivl_33", 0 0, L_000001818b9f1b60;  1 drivers
v000001818b9bac50_0 .net *"_ivl_37", 0 0, L_000001818b9f2920;  1 drivers
v000001818b9ba750_0 .net *"_ivl_40", 31 0, L_000001818ba5ac10;  1 drivers
v000001818b9bc910_0 .net *"_ivl_42", 31 0, L_000001818ba5aa50;  1 drivers
v000001818b9bb510_0 .net *"_ivl_44", 31 0, L_000001818ba5b7e0;  1 drivers
v000001818b9baa70_0 .net *"_ivl_46", 31 0, L_000001818ba5b000;  1 drivers
v000001818b9bc050_0 .net *"_ivl_48", 31 0, L_000001818ba5af20;  1 drivers
v000001818b9bbd30_0 .net *"_ivl_50", 31 0, L_000001818ba5b850;  1 drivers
v000001818b9bc230_0 .net *"_ivl_7", 0 0, L_000001818b9f2740;  1 drivers
v000001818b9baf70_0 .net *"_ivl_8", 0 0, L_000001818b9f6190;  1 drivers
v000001818b9bc2d0_0 .net "ina", 31 0, v000001818b9c29d0_0;  alias, 1 drivers
v000001818b9bb150_0 .net "inb", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9bb5b0_0 .net "inc", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9ba7f0_0 .net "ind", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b9bb650_0 .net "out", 31 0, L_000001818ba5a820;  alias, 1 drivers
v000001818b9bca50_0 .net "s0", 31 0, L_000001818b9f6040;  1 drivers
v000001818b9bb6f0_0 .net "s1", 31 0, L_000001818b9f6200;  1 drivers
v000001818b9bc370_0 .net "s2", 31 0, L_000001818b9f5f60;  1 drivers
v000001818b9bb790_0 .net "s3", 31 0, L_000001818ba5a200;  1 drivers
v000001818b9bbdd0_0 .net "sel", 1 0, L_000001818b9ee0a0;  alias, 1 drivers
L_000001818b9f1840 .part L_000001818b9ee0a0, 1, 1;
LS_000001818b9f1160_0_0 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_4 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_8 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_12 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_16 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_20 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_24 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_0_28 .concat [ 1 1 1 1], L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120, L_000001818b9f6120;
LS_000001818b9f1160_1_0 .concat [ 4 4 4 4], LS_000001818b9f1160_0_0, LS_000001818b9f1160_0_4, LS_000001818b9f1160_0_8, LS_000001818b9f1160_0_12;
LS_000001818b9f1160_1_4 .concat [ 4 4 4 4], LS_000001818b9f1160_0_16, LS_000001818b9f1160_0_20, LS_000001818b9f1160_0_24, LS_000001818b9f1160_0_28;
L_000001818b9f1160 .concat [ 16 16 0 0], LS_000001818b9f1160_1_0, LS_000001818b9f1160_1_4;
L_000001818b9f2740 .part L_000001818b9ee0a0, 0, 1;
LS_000001818b9f1e80_0_0 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_4 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_8 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_12 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_16 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_20 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_24 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_0_28 .concat [ 1 1 1 1], L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190, L_000001818b9f6190;
LS_000001818b9f1e80_1_0 .concat [ 4 4 4 4], LS_000001818b9f1e80_0_0, LS_000001818b9f1e80_0_4, LS_000001818b9f1e80_0_8, LS_000001818b9f1e80_0_12;
LS_000001818b9f1e80_1_4 .concat [ 4 4 4 4], LS_000001818b9f1e80_0_16, LS_000001818b9f1e80_0_20, LS_000001818b9f1e80_0_24, LS_000001818b9f1e80_0_28;
L_000001818b9f1e80 .concat [ 16 16 0 0], LS_000001818b9f1e80_1_0, LS_000001818b9f1e80_1_4;
L_000001818b9f22e0 .part L_000001818b9ee0a0, 1, 1;
LS_000001818b9f31e0_0_0 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_4 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_8 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_12 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_16 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_20 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_24 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_0_28 .concat [ 1 1 1 1], L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0, L_000001818b9f5ef0;
LS_000001818b9f31e0_1_0 .concat [ 4 4 4 4], LS_000001818b9f31e0_0_0, LS_000001818b9f31e0_0_4, LS_000001818b9f31e0_0_8, LS_000001818b9f31e0_0_12;
LS_000001818b9f31e0_1_4 .concat [ 4 4 4 4], LS_000001818b9f31e0_0_16, LS_000001818b9f31e0_0_20, LS_000001818b9f31e0_0_24, LS_000001818b9f31e0_0_28;
L_000001818b9f31e0 .concat [ 16 16 0 0], LS_000001818b9f31e0_1_0, LS_000001818b9f31e0_1_4;
L_000001818b9f2ec0 .part L_000001818b9ee0a0, 0, 1;
LS_000001818b9f3140_0_0 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_4 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_8 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_12 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_16 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_20 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_24 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_0_28 .concat [ 1 1 1 1], L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0, L_000001818b9f2ec0;
LS_000001818b9f3140_1_0 .concat [ 4 4 4 4], LS_000001818b9f3140_0_0, LS_000001818b9f3140_0_4, LS_000001818b9f3140_0_8, LS_000001818b9f3140_0_12;
LS_000001818b9f3140_1_4 .concat [ 4 4 4 4], LS_000001818b9f3140_0_16, LS_000001818b9f3140_0_20, LS_000001818b9f3140_0_24, LS_000001818b9f3140_0_28;
L_000001818b9f3140 .concat [ 16 16 0 0], LS_000001818b9f3140_1_0, LS_000001818b9f3140_1_4;
L_000001818b9f3320 .part L_000001818b9ee0a0, 1, 1;
LS_000001818b9f2f60_0_0 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_4 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_8 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_12 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_16 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_20 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_24 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_0_28 .concat [ 1 1 1 1], L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320, L_000001818b9f3320;
LS_000001818b9f2f60_1_0 .concat [ 4 4 4 4], LS_000001818b9f2f60_0_0, LS_000001818b9f2f60_0_4, LS_000001818b9f2f60_0_8, LS_000001818b9f2f60_0_12;
LS_000001818b9f2f60_1_4 .concat [ 4 4 4 4], LS_000001818b9f2f60_0_16, LS_000001818b9f2f60_0_20, LS_000001818b9f2f60_0_24, LS_000001818b9f2f60_0_28;
L_000001818b9f2f60 .concat [ 16 16 0 0], LS_000001818b9f2f60_1_0, LS_000001818b9f2f60_1_4;
L_000001818b9f1700 .part L_000001818b9ee0a0, 0, 1;
LS_000001818b9f15c0_0_0 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_4 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_8 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_12 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_16 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_20 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_24 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_0_28 .concat [ 1 1 1 1], L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0, L_000001818b92fdf0;
LS_000001818b9f15c0_1_0 .concat [ 4 4 4 4], LS_000001818b9f15c0_0_0, LS_000001818b9f15c0_0_4, LS_000001818b9f15c0_0_8, LS_000001818b9f15c0_0_12;
LS_000001818b9f15c0_1_4 .concat [ 4 4 4 4], LS_000001818b9f15c0_0_16, LS_000001818b9f15c0_0_20, LS_000001818b9f15c0_0_24, LS_000001818b9f15c0_0_28;
L_000001818b9f15c0 .concat [ 16 16 0 0], LS_000001818b9f15c0_1_0, LS_000001818b9f15c0_1_4;
L_000001818b9f1b60 .part L_000001818b9ee0a0, 1, 1;
LS_000001818b9f17a0_0_0 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_4 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_8 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_12 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_16 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_20 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_24 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_0_28 .concat [ 1 1 1 1], L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60, L_000001818b9f1b60;
LS_000001818b9f17a0_1_0 .concat [ 4 4 4 4], LS_000001818b9f17a0_0_0, LS_000001818b9f17a0_0_4, LS_000001818b9f17a0_0_8, LS_000001818b9f17a0_0_12;
LS_000001818b9f17a0_1_4 .concat [ 4 4 4 4], LS_000001818b9f17a0_0_16, LS_000001818b9f17a0_0_20, LS_000001818b9f17a0_0_24, LS_000001818b9f17a0_0_28;
L_000001818b9f17a0 .concat [ 16 16 0 0], LS_000001818b9f17a0_1_0, LS_000001818b9f17a0_1_4;
L_000001818b9f2920 .part L_000001818b9ee0a0, 0, 1;
LS_000001818b9f1c00_0_0 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_4 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_8 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_12 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_16 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_20 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_24 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_0_28 .concat [ 1 1 1 1], L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920, L_000001818b9f2920;
LS_000001818b9f1c00_1_0 .concat [ 4 4 4 4], LS_000001818b9f1c00_0_0, LS_000001818b9f1c00_0_4, LS_000001818b9f1c00_0_8, LS_000001818b9f1c00_0_12;
LS_000001818b9f1c00_1_4 .concat [ 4 4 4 4], LS_000001818b9f1c00_0_16, LS_000001818b9f1c00_0_20, LS_000001818b9f1c00_0_24, LS_000001818b9f1c00_0_28;
L_000001818b9f1c00 .concat [ 16 16 0 0], LS_000001818b9f1c00_1_0, LS_000001818b9f1c00_1_4;
S_000001818b9b9a50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001818b9ba220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f6040 .functor AND 32, L_000001818b9f1160, L_000001818b9f1e80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bc730_0 .net "in1", 31 0, L_000001818b9f1160;  1 drivers
v000001818b9bbab0_0 .net "in2", 31 0, L_000001818b9f1e80;  1 drivers
v000001818b9bb010_0 .net "out", 31 0, L_000001818b9f6040;  alias, 1 drivers
S_000001818b9b9730 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001818b9ba220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f6200 .functor AND 32, L_000001818b9f31e0, L_000001818b9f3140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bcb90_0 .net "in1", 31 0, L_000001818b9f31e0;  1 drivers
v000001818b9bb0b0_0 .net "in2", 31 0, L_000001818b9f3140;  1 drivers
v000001818b9bc550_0 .net "out", 31 0, L_000001818b9f6200;  alias, 1 drivers
S_000001818b9ba3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001818b9ba220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818b9f5f60 .functor AND 32, L_000001818b9f2f60, L_000001818b9f15c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bc5f0_0 .net "in1", 31 0, L_000001818b9f2f60;  1 drivers
v000001818b9bceb0_0 .net "in2", 31 0, L_000001818b9f15c0;  1 drivers
v000001818b9bbc90_0 .net "out", 31 0, L_000001818b9f5f60;  alias, 1 drivers
S_000001818b9b9f00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001818b9ba220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818ba5a200 .functor AND 32, L_000001818b9f17a0, L_000001818b9f1c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9ba9d0_0 .net "in1", 31 0, L_000001818b9f17a0;  1 drivers
v000001818b9bba10_0 .net "in2", 31 0, L_000001818b9f1c00;  1 drivers
v000001818b9bb3d0_0 .net "out", 31 0, L_000001818ba5a200;  alias, 1 drivers
S_000001818b9ba540 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001818b76ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001818b947d70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001818ba5a7b0 .functor NOT 1, L_000001818b9f2380, C4<0>, C4<0>, C4<0>;
L_000001818ba5af90 .functor NOT 1, L_000001818b9f2600, C4<0>, C4<0>, C4<0>;
L_000001818ba5b070 .functor NOT 1, L_000001818b9f1de0, C4<0>, C4<0>, C4<0>;
L_000001818ba5a660 .functor NOT 1, L_000001818b9f2420, C4<0>, C4<0>, C4<0>;
L_000001818ba5a6d0 .functor AND 32, L_000001818ba5b150, v000001818b9c2570_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5ae40 .functor AND 32, L_000001818ba5b2a0, L_000001818ba5bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5ac80 .functor OR 32, L_000001818ba5a6d0, L_000001818ba5ae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818ba5b380 .functor AND 32, L_000001818ba5b690, v000001818b9b12d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5a740 .functor OR 32, L_000001818ba5ac80, L_000001818ba5b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818ba5a510 .functor AND 32, L_000001818ba5ad60, L_000001818b9f1980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5aac0 .functor OR 32, L_000001818ba5a740, L_000001818ba5a510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9be030_0 .net *"_ivl_1", 0 0, L_000001818b9f2380;  1 drivers
v000001818b9bcff0_0 .net *"_ivl_13", 0 0, L_000001818b9f1de0;  1 drivers
v000001818b9bdc70_0 .net *"_ivl_14", 0 0, L_000001818ba5b070;  1 drivers
v000001818b9bd090_0 .net *"_ivl_19", 0 0, L_000001818b9f30a0;  1 drivers
v000001818b9bd630_0 .net *"_ivl_2", 0 0, L_000001818ba5a7b0;  1 drivers
v000001818b9be530_0 .net *"_ivl_23", 0 0, L_000001818b9f2b00;  1 drivers
v000001818b9be490_0 .net *"_ivl_27", 0 0, L_000001818b9f2420;  1 drivers
v000001818b9be2b0_0 .net *"_ivl_28", 0 0, L_000001818ba5a660;  1 drivers
v000001818b9bd6d0_0 .net *"_ivl_33", 0 0, L_000001818b9f2c40;  1 drivers
v000001818b9be5d0_0 .net *"_ivl_37", 0 0, L_000001818b9f13e0;  1 drivers
v000001818b9bd950_0 .net *"_ivl_40", 31 0, L_000001818ba5a6d0;  1 drivers
v000001818b9be170_0 .net *"_ivl_42", 31 0, L_000001818ba5ae40;  1 drivers
v000001818b9bd130_0 .net *"_ivl_44", 31 0, L_000001818ba5ac80;  1 drivers
v000001818b9bd1d0_0 .net *"_ivl_46", 31 0, L_000001818ba5b380;  1 drivers
v000001818b9bdf90_0 .net *"_ivl_48", 31 0, L_000001818ba5a740;  1 drivers
v000001818b9bd9f0_0 .net *"_ivl_50", 31 0, L_000001818ba5a510;  1 drivers
v000001818b9be350_0 .net *"_ivl_7", 0 0, L_000001818b9f2600;  1 drivers
v000001818b9bda90_0 .net *"_ivl_8", 0 0, L_000001818ba5af90;  1 drivers
v000001818b9bdd10_0 .net "ina", 31 0, v000001818b9c2570_0;  alias, 1 drivers
v000001818b9bdb30_0 .net "inb", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9bd450_0 .net "inc", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9bdbd0_0 .net "ind", 31 0, L_000001818b9f1980;  alias, 1 drivers
v000001818b9bd4f0_0 .net "out", 31 0, L_000001818ba5aac0;  alias, 1 drivers
v000001818b9bddb0_0 .net "s0", 31 0, L_000001818ba5b150;  1 drivers
v000001818b9bdef0_0 .net "s1", 31 0, L_000001818ba5b2a0;  1 drivers
v000001818b9be3f0_0 .net "s2", 31 0, L_000001818ba5b690;  1 drivers
v000001818b9c18f0_0 .net "s3", 31 0, L_000001818ba5ad60;  1 drivers
v000001818b9c1f30_0 .net "sel", 1 0, L_000001818b9ee140;  alias, 1 drivers
L_000001818b9f2380 .part L_000001818b9ee140, 1, 1;
LS_000001818b9f1d40_0_0 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_4 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_8 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_12 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_16 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_20 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_24 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_0_28 .concat [ 1 1 1 1], L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0, L_000001818ba5a7b0;
LS_000001818b9f1d40_1_0 .concat [ 4 4 4 4], LS_000001818b9f1d40_0_0, LS_000001818b9f1d40_0_4, LS_000001818b9f1d40_0_8, LS_000001818b9f1d40_0_12;
LS_000001818b9f1d40_1_4 .concat [ 4 4 4 4], LS_000001818b9f1d40_0_16, LS_000001818b9f1d40_0_20, LS_000001818b9f1d40_0_24, LS_000001818b9f1d40_0_28;
L_000001818b9f1d40 .concat [ 16 16 0 0], LS_000001818b9f1d40_1_0, LS_000001818b9f1d40_1_4;
L_000001818b9f2600 .part L_000001818b9ee140, 0, 1;
LS_000001818b9f3500_0_0 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_4 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_8 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_12 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_16 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_20 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_24 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_0_28 .concat [ 1 1 1 1], L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90, L_000001818ba5af90;
LS_000001818b9f3500_1_0 .concat [ 4 4 4 4], LS_000001818b9f3500_0_0, LS_000001818b9f3500_0_4, LS_000001818b9f3500_0_8, LS_000001818b9f3500_0_12;
LS_000001818b9f3500_1_4 .concat [ 4 4 4 4], LS_000001818b9f3500_0_16, LS_000001818b9f3500_0_20, LS_000001818b9f3500_0_24, LS_000001818b9f3500_0_28;
L_000001818b9f3500 .concat [ 16 16 0 0], LS_000001818b9f3500_1_0, LS_000001818b9f3500_1_4;
L_000001818b9f1de0 .part L_000001818b9ee140, 1, 1;
LS_000001818b9f3000_0_0 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_4 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_8 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_12 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_16 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_20 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_24 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_0_28 .concat [ 1 1 1 1], L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070, L_000001818ba5b070;
LS_000001818b9f3000_1_0 .concat [ 4 4 4 4], LS_000001818b9f3000_0_0, LS_000001818b9f3000_0_4, LS_000001818b9f3000_0_8, LS_000001818b9f3000_0_12;
LS_000001818b9f3000_1_4 .concat [ 4 4 4 4], LS_000001818b9f3000_0_16, LS_000001818b9f3000_0_20, LS_000001818b9f3000_0_24, LS_000001818b9f3000_0_28;
L_000001818b9f3000 .concat [ 16 16 0 0], LS_000001818b9f3000_1_0, LS_000001818b9f3000_1_4;
L_000001818b9f30a0 .part L_000001818b9ee140, 0, 1;
LS_000001818b9f2e20_0_0 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_4 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_8 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_12 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_16 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_20 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_24 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_0_28 .concat [ 1 1 1 1], L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0, L_000001818b9f30a0;
LS_000001818b9f2e20_1_0 .concat [ 4 4 4 4], LS_000001818b9f2e20_0_0, LS_000001818b9f2e20_0_4, LS_000001818b9f2e20_0_8, LS_000001818b9f2e20_0_12;
LS_000001818b9f2e20_1_4 .concat [ 4 4 4 4], LS_000001818b9f2e20_0_16, LS_000001818b9f2e20_0_20, LS_000001818b9f2e20_0_24, LS_000001818b9f2e20_0_28;
L_000001818b9f2e20 .concat [ 16 16 0 0], LS_000001818b9f2e20_1_0, LS_000001818b9f2e20_1_4;
L_000001818b9f2b00 .part L_000001818b9ee140, 1, 1;
LS_000001818b9f2560_0_0 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_4 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_8 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_12 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_16 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_20 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_24 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_0_28 .concat [ 1 1 1 1], L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00, L_000001818b9f2b00;
LS_000001818b9f2560_1_0 .concat [ 4 4 4 4], LS_000001818b9f2560_0_0, LS_000001818b9f2560_0_4, LS_000001818b9f2560_0_8, LS_000001818b9f2560_0_12;
LS_000001818b9f2560_1_4 .concat [ 4 4 4 4], LS_000001818b9f2560_0_16, LS_000001818b9f2560_0_20, LS_000001818b9f2560_0_24, LS_000001818b9f2560_0_28;
L_000001818b9f2560 .concat [ 16 16 0 0], LS_000001818b9f2560_1_0, LS_000001818b9f2560_1_4;
L_000001818b9f2420 .part L_000001818b9ee140, 0, 1;
LS_000001818b9f1a20_0_0 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_4 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_8 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_12 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_16 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_20 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_24 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_0_28 .concat [ 1 1 1 1], L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660, L_000001818ba5a660;
LS_000001818b9f1a20_1_0 .concat [ 4 4 4 4], LS_000001818b9f1a20_0_0, LS_000001818b9f1a20_0_4, LS_000001818b9f1a20_0_8, LS_000001818b9f1a20_0_12;
LS_000001818b9f1a20_1_4 .concat [ 4 4 4 4], LS_000001818b9f1a20_0_16, LS_000001818b9f1a20_0_20, LS_000001818b9f1a20_0_24, LS_000001818b9f1a20_0_28;
L_000001818b9f1a20 .concat [ 16 16 0 0], LS_000001818b9f1a20_1_0, LS_000001818b9f1a20_1_4;
L_000001818b9f2c40 .part L_000001818b9ee140, 1, 1;
LS_000001818b9f18e0_0_0 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_4 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_8 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_12 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_16 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_20 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_24 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_0_28 .concat [ 1 1 1 1], L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40, L_000001818b9f2c40;
LS_000001818b9f18e0_1_0 .concat [ 4 4 4 4], LS_000001818b9f18e0_0_0, LS_000001818b9f18e0_0_4, LS_000001818b9f18e0_0_8, LS_000001818b9f18e0_0_12;
LS_000001818b9f18e0_1_4 .concat [ 4 4 4 4], LS_000001818b9f18e0_0_16, LS_000001818b9f18e0_0_20, LS_000001818b9f18e0_0_24, LS_000001818b9f18e0_0_28;
L_000001818b9f18e0 .concat [ 16 16 0 0], LS_000001818b9f18e0_1_0, LS_000001818b9f18e0_1_4;
L_000001818b9f13e0 .part L_000001818b9ee140, 0, 1;
LS_000001818b9f3280_0_0 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_4 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_8 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_12 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_16 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_20 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_24 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_0_28 .concat [ 1 1 1 1], L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0, L_000001818b9f13e0;
LS_000001818b9f3280_1_0 .concat [ 4 4 4 4], LS_000001818b9f3280_0_0, LS_000001818b9f3280_0_4, LS_000001818b9f3280_0_8, LS_000001818b9f3280_0_12;
LS_000001818b9f3280_1_4 .concat [ 4 4 4 4], LS_000001818b9f3280_0_16, LS_000001818b9f3280_0_20, LS_000001818b9f3280_0_24, LS_000001818b9f3280_0_28;
L_000001818b9f3280 .concat [ 16 16 0 0], LS_000001818b9f3280_1_0, LS_000001818b9f3280_1_4;
S_000001818b9b9be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001818b9ba540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818ba5b150 .functor AND 32, L_000001818b9f1d40, L_000001818b9f3500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9ba890_0 .net "in1", 31 0, L_000001818b9f1d40;  1 drivers
v000001818b9bd270_0 .net "in2", 31 0, L_000001818b9f3500;  1 drivers
v000001818b9be210_0 .net "out", 31 0, L_000001818ba5b150;  alias, 1 drivers
S_000001818b9ba090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001818b9ba540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818ba5b2a0 .functor AND 32, L_000001818b9f3000, L_000001818b9f2e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bd810_0 .net "in1", 31 0, L_000001818b9f3000;  1 drivers
v000001818b9bd590_0 .net "in2", 31 0, L_000001818b9f2e20;  1 drivers
v000001818b9bd8b0_0 .net "out", 31 0, L_000001818ba5b2a0;  alias, 1 drivers
S_000001818b9b98c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001818b9ba540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818ba5b690 .functor AND 32, L_000001818b9f2560, L_000001818b9f1a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bd310_0 .net "in1", 31 0, L_000001818b9f2560;  1 drivers
v000001818b9be0d0_0 .net "in2", 31 0, L_000001818b9f1a20;  1 drivers
v000001818b9bde50_0 .net "out", 31 0, L_000001818ba5b690;  alias, 1 drivers
S_000001818b9c0370 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001818b9ba540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001818ba5ad60 .functor AND 32, L_000001818b9f18e0, L_000001818b9f3280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001818b9bcf50_0 .net "in1", 31 0, L_000001818b9f18e0;  1 drivers
v000001818b9bd770_0 .net "in2", 31 0, L_000001818b9f3280;  1 drivers
v000001818b9bd3b0_0 .net "out", 31 0, L_000001818ba5ad60;  alias, 1 drivers
S_000001818b9bea70 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001818b9c4720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9c4758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9c4790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9c47c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9c4800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9c4838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9c4870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9c48a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9c48e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9c4918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9c4950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9c4988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9c49c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9c49f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9c4a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9c4a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9c4aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9c4ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9c4b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9c4b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9c4b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9c4bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9c4bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9c4c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9c4c60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9c1cb0_0 .var "EX1_PC", 31 0;
v000001818b9c2110_0 .var "EX1_PFC", 31 0;
v000001818b9c29d0_0 .var "EX1_forward_to_B", 31 0;
v000001818b9c2750_0 .var "EX1_is_beq", 0 0;
v000001818b9c1490_0 .var "EX1_is_bne", 0 0;
v000001818b9c0950_0 .var "EX1_is_jal", 0 0;
v000001818b9c1a30_0 .var "EX1_is_jr", 0 0;
v000001818b9c1530_0 .var "EX1_is_oper2_immed", 0 0;
v000001818b9c1c10_0 .var "EX1_memread", 0 0;
v000001818b9c2610_0 .var "EX1_memwrite", 0 0;
v000001818b9c15d0_0 .var "EX1_opcode", 11 0;
v000001818b9c27f0_0 .var "EX1_predicted", 0 0;
v000001818b9c1ad0_0 .var "EX1_rd_ind", 4 0;
v000001818b9c1030_0 .var "EX1_rd_indzero", 0 0;
v000001818b9c2930_0 .var "EX1_regwrite", 0 0;
v000001818b9c2070_0 .var "EX1_rs1", 31 0;
v000001818b9c1670_0 .var "EX1_rs1_ind", 4 0;
v000001818b9c2570_0 .var "EX1_rs2", 31 0;
v000001818b9c1710_0 .var "EX1_rs2_ind", 4 0;
v000001818b9c2d90_0 .net "FLUSH", 0 0, v000001818b9cc940_0;  alias, 1 drivers
v000001818b9c1d50_0 .net "ID_PC", 31 0, v000001818b9c8200_0;  alias, 1 drivers
v000001818b9c2890_0 .net "ID_PFC_to_EX", 31 0, L_000001818b9f0080;  alias, 1 drivers
v000001818b9c21b0_0 .net "ID_forward_to_B", 31 0, L_000001818b9ef7c0;  alias, 1 drivers
v000001818b9c17b0_0 .net "ID_is_beq", 0 0, L_000001818b9f0d00;  alias, 1 drivers
v000001818b9c2bb0_0 .net "ID_is_bne", 0 0, L_000001818b9ee960;  alias, 1 drivers
v000001818b9c1df0_0 .net "ID_is_jal", 0 0, L_000001818b9eea00;  alias, 1 drivers
v000001818b9c1e90_0 .net "ID_is_jr", 0 0, L_000001818b9f0e40;  alias, 1 drivers
v000001818b9c2250_0 .net "ID_is_oper2_immed", 0 0, L_000001818b9f5780;  alias, 1 drivers
v000001818b9c1850_0 .net "ID_memread", 0 0, L_000001818b9ef9a0;  alias, 1 drivers
v000001818b9c2c50_0 .net "ID_memwrite", 0 0, L_000001818b9efae0;  alias, 1 drivers
v000001818b9c22f0_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
v000001818b9c2390_0 .net "ID_predicted", 0 0, v000001818b9cb680_0;  alias, 1 drivers
v000001818b9c2cf0_0 .net "ID_rd_ind", 4 0, v000001818b9db2d0_0;  alias, 1 drivers
v000001818b9c2430_0 .net "ID_rd_indzero", 0 0, L_000001818b9efea0;  1 drivers
v000001818b9c2e30_0 .net "ID_regwrite", 0 0, L_000001818b9efc20;  alias, 1 drivers
v000001818b9c2ed0_0 .net "ID_rs1", 31 0, v000001818b9c6720_0;  alias, 1 drivers
v000001818b9c0770_0 .net "ID_rs1_ind", 4 0, v000001818b9daf10_0;  alias, 1 drivers
v000001818b9c0810_0 .net "ID_rs2", 31 0, v000001818b9c7800_0;  alias, 1 drivers
v000001818b9c08b0_0 .net "ID_rs2_ind", 4 0, v000001818b9d99d0_0;  alias, 1 drivers
v000001818b9c09f0_0 .net "clk", 0 0, L_000001818b9f4980;  1 drivers
v000001818b9c0c70_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b948170 .event posedge, v000001818b9b19b0_0, v000001818b9c09f0_0;
S_000001818b9be750 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001818b9c4ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9c4cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9c4d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9c4d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9c4d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9c4db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9c4df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9c4e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9c4e60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9c4e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9c4ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9c4f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9c4f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9c4f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9c4fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9c4fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9c5020 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9c5058 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9c5090 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9c50c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9c5100 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9c5138 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9c5170 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9c51a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9c51e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9c0a90_0 .net "EX1_ALU_OPER1", 31 0, L_000001818b9f60b0;  alias, 1 drivers
v000001818b9c0bd0_0 .net "EX1_ALU_OPER2", 31 0, L_000001818ba5a820;  alias, 1 drivers
v000001818b9c0db0_0 .net "EX1_PC", 31 0, v000001818b9c1cb0_0;  alias, 1 drivers
v000001818b9c0ef0_0 .net "EX1_PFC_to_IF", 31 0, L_000001818b9f3640;  alias, 1 drivers
v000001818b9c0f90_0 .net "EX1_forward_to_B", 31 0, v000001818b9c29d0_0;  alias, 1 drivers
v000001818b9c30b0_0 .net "EX1_is_beq", 0 0, v000001818b9c2750_0;  alias, 1 drivers
v000001818b9c2f70_0 .net "EX1_is_bne", 0 0, v000001818b9c1490_0;  alias, 1 drivers
v000001818b9c3d30_0 .net "EX1_is_jal", 0 0, v000001818b9c0950_0;  alias, 1 drivers
v000001818b9c33d0_0 .net "EX1_is_jr", 0 0, v000001818b9c1a30_0;  alias, 1 drivers
v000001818b9c44b0_0 .net "EX1_is_oper2_immed", 0 0, v000001818b9c1530_0;  alias, 1 drivers
v000001818b9c31f0_0 .net "EX1_memread", 0 0, v000001818b9c1c10_0;  alias, 1 drivers
v000001818b9c40f0_0 .net "EX1_memwrite", 0 0, v000001818b9c2610_0;  alias, 1 drivers
v000001818b9c3330_0 .net "EX1_opcode", 11 0, v000001818b9c15d0_0;  alias, 1 drivers
v000001818b9c3fb0_0 .net "EX1_predicted", 0 0, v000001818b9c27f0_0;  alias, 1 drivers
v000001818b9c3e70_0 .net "EX1_rd_ind", 4 0, v000001818b9c1ad0_0;  alias, 1 drivers
v000001818b9c4370_0 .net "EX1_rd_indzero", 0 0, v000001818b9c1030_0;  alias, 1 drivers
v000001818b9c3ab0_0 .net "EX1_regwrite", 0 0, v000001818b9c2930_0;  alias, 1 drivers
v000001818b9c3650_0 .net "EX1_rs1", 31 0, v000001818b9c2070_0;  alias, 1 drivers
v000001818b9c3a10_0 .net "EX1_rs1_ind", 4 0, v000001818b9c1670_0;  alias, 1 drivers
v000001818b9c3dd0_0 .net "EX1_rs2_ind", 4 0, v000001818b9c1710_0;  alias, 1 drivers
v000001818b9c4050_0 .net "EX1_rs2_out", 31 0, L_000001818ba5aac0;  alias, 1 drivers
v000001818b9c38d0_0 .var "EX2_ALU_OPER1", 31 0;
v000001818b9c3470_0 .var "EX2_ALU_OPER2", 31 0;
v000001818b9c3f10_0 .var "EX2_PC", 31 0;
v000001818b9c4190_0 .var "EX2_PFC_to_IF", 31 0;
v000001818b9c3010_0 .var "EX2_forward_to_B", 31 0;
v000001818b9c3790_0 .var "EX2_is_beq", 0 0;
v000001818b9c3510_0 .var "EX2_is_bne", 0 0;
v000001818b9c4230_0 .var "EX2_is_jal", 0 0;
v000001818b9c35b0_0 .var "EX2_is_jr", 0 0;
v000001818b9c42d0_0 .var "EX2_is_oper2_immed", 0 0;
v000001818b9c4410_0 .var "EX2_memread", 0 0;
v000001818b9c3830_0 .var "EX2_memwrite", 0 0;
v000001818b9c4550_0 .var "EX2_opcode", 11 0;
v000001818b9c3970_0 .var "EX2_predicted", 0 0;
v000001818b9c36f0_0 .var "EX2_rd_ind", 4 0;
v000001818b9c3b50_0 .var "EX2_rd_indzero", 0 0;
v000001818b9c3150_0 .var "EX2_regwrite", 0 0;
v000001818b9c45f0_0 .var "EX2_rs1", 31 0;
v000001818b9c3290_0 .var "EX2_rs1_ind", 4 0;
v000001818b9c3bf0_0 .var "EX2_rs2_ind", 4 0;
v000001818b9c3c90_0 .var "EX2_rs2_out", 31 0;
v000001818b9caa00_0 .net "FLUSH", 0 0, v000001818b9cc9e0_0;  alias, 1 drivers
v000001818b9ca3c0_0 .net "clk", 0 0, L_000001818ba5b540;  1 drivers
v000001818b9ca8c0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b947fb0 .event posedge, v000001818b9b19b0_0, v000001818b9ca3c0_0;
S_000001818b9c0050 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001818b9cd230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9cd268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9cd2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9cd2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9cd310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9cd348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9cd380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9cd3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9cd3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9cd428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9cd460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9cd498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9cd4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9cd508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9cd540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9cd578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9cd5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9cd5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9cd620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9cd658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9cd690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9cd6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9cd700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9cd738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9cd770 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001818b9f5550 .functor OR 1, L_000001818b9f0d00, L_000001818b9ee960, C4<0>, C4<0>;
L_000001818b9f52b0 .functor AND 1, L_000001818b9f5550, L_000001818b9f4c90, C4<1>, C4<1>;
L_000001818b9f4ad0 .functor OR 1, L_000001818b9f0d00, L_000001818b9ee960, C4<0>, C4<0>;
L_000001818b9f4c20 .functor AND 1, L_000001818b9f4ad0, L_000001818b9f4c90, C4<1>, C4<1>;
L_000001818b9f44b0 .functor OR 1, L_000001818b9f0d00, L_000001818b9ee960, C4<0>, C4<0>;
L_000001818b9f5320 .functor AND 1, L_000001818b9f44b0, v000001818b9cb680_0, C4<1>, C4<1>;
v000001818b9c9600_0 .net "EX1_memread", 0 0, v000001818b9c1c10_0;  alias, 1 drivers
v000001818b9c9ba0_0 .net "EX1_opcode", 11 0, v000001818b9c15d0_0;  alias, 1 drivers
v000001818b9c8840_0 .net "EX1_rd_ind", 4 0, v000001818b9c1ad0_0;  alias, 1 drivers
v000001818b9c8480_0 .net "EX1_rd_indzero", 0 0, v000001818b9c1030_0;  alias, 1 drivers
v000001818b9c8160_0 .net "EX2_memread", 0 0, v000001818b9c4410_0;  alias, 1 drivers
v000001818b9c8b60_0 .net "EX2_opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
v000001818b9c9d80_0 .net "EX2_rd_ind", 4 0, v000001818b9c36f0_0;  alias, 1 drivers
v000001818b9c8a20_0 .net "EX2_rd_indzero", 0 0, v000001818b9c3b50_0;  alias, 1 drivers
v000001818b9c9740_0 .net "ID_EX1_flush", 0 0, v000001818b9cc940_0;  alias, 1 drivers
v000001818b9c8520_0 .net "ID_EX2_flush", 0 0, v000001818b9cc9e0_0;  alias, 1 drivers
v000001818b9c94c0_0 .net "ID_is_beq", 0 0, L_000001818b9f0d00;  alias, 1 drivers
v000001818b9c7ee0_0 .net "ID_is_bne", 0 0, L_000001818b9ee960;  alias, 1 drivers
v000001818b9c9920_0 .net "ID_is_j", 0 0, L_000001818b9f04e0;  alias, 1 drivers
v000001818b9c8de0_0 .net "ID_is_jal", 0 0, L_000001818b9eea00;  alias, 1 drivers
v000001818b9c8980_0 .net "ID_is_jr", 0 0, L_000001818b9f0e40;  alias, 1 drivers
v000001818b9c82a0_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
v000001818b9c8f20_0 .net "ID_rs1_ind", 4 0, v000001818b9daf10_0;  alias, 1 drivers
v000001818b9c7c60_0 .net "ID_rs2_ind", 4 0, v000001818b9d99d0_0;  alias, 1 drivers
v000001818b9c9ce0_0 .net "IF_ID_flush", 0 0, v000001818b9ccbc0_0;  alias, 1 drivers
v000001818b9c9060_0 .net "IF_ID_write", 0 0, v000001818b9ccb20_0;  alias, 1 drivers
v000001818b9ca140_0 .net "PC_src", 2 0, L_000001818b9eed20;  alias, 1 drivers
v000001818b9c83e0_0 .net "PFC_to_EX", 31 0, L_000001818b9f0080;  alias, 1 drivers
v000001818b9c9e20_0 .net "PFC_to_IF", 31 0, L_000001818b9ef360;  alias, 1 drivers
v000001818b9c85c0_0 .net "WB_rd_ind", 4 0, v000001818b9dd490_0;  alias, 1 drivers
v000001818b9c96a0_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  alias, 1 drivers
v000001818b9c99c0_0 .net *"_ivl_11", 0 0, L_000001818b9f4c20;  1 drivers
v000001818b9c8660_0 .net *"_ivl_13", 9 0, L_000001818b9ef180;  1 drivers
v000001818b9c9a60_0 .net *"_ivl_15", 9 0, L_000001818b9eefa0;  1 drivers
v000001818b9c9420_0 .net *"_ivl_16", 9 0, L_000001818b9efa40;  1 drivers
v000001818b9c9ec0_0 .net *"_ivl_19", 9 0, L_000001818b9ef220;  1 drivers
v000001818b9c9380_0 .net *"_ivl_20", 9 0, L_000001818b9eebe0;  1 drivers
v000001818b9c8700_0 .net *"_ivl_25", 0 0, L_000001818b9f44b0;  1 drivers
v000001818b9c87a0_0 .net *"_ivl_27", 0 0, L_000001818b9f5320;  1 drivers
v000001818b9c97e0_0 .net *"_ivl_29", 9 0, L_000001818b9f0b20;  1 drivers
v000001818b9c88e0_0 .net *"_ivl_3", 0 0, L_000001818b9f5550;  1 drivers
L_000001818ba101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001818b9c9b00_0 .net/2u *"_ivl_30", 9 0, L_000001818ba101f0;  1 drivers
v000001818b9c8ca0_0 .net *"_ivl_32", 9 0, L_000001818b9f0440;  1 drivers
v000001818b9c9c40_0 .net *"_ivl_35", 9 0, L_000001818b9f0620;  1 drivers
v000001818b9c9560_0 .net *"_ivl_37", 9 0, L_000001818b9eec80;  1 drivers
v000001818b9c8ac0_0 .net *"_ivl_38", 9 0, L_000001818b9ef900;  1 drivers
v000001818b9ca1e0_0 .net *"_ivl_40", 9 0, L_000001818b9f08a0;  1 drivers
L_000001818ba10238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c8c00_0 .net/2s *"_ivl_45", 21 0, L_000001818ba10238;  1 drivers
L_000001818ba10280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c9240_0 .net/2s *"_ivl_50", 21 0, L_000001818ba10280;  1 drivers
v000001818b9c9f60_0 .net *"_ivl_9", 0 0, L_000001818b9f4ad0;  1 drivers
v000001818b9c8d40_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9c7e40_0 .net "forward_to_B", 31 0, L_000001818b9ef7c0;  alias, 1 drivers
v000001818b9c9880_0 .net "imm", 31 0, v000001818b9c6540_0;  1 drivers
v000001818b9c8340_0 .net "inst", 31 0, v000001818b9c80c0_0;  alias, 1 drivers
v000001818b9c8e80_0 .net "is_branch_and_taken", 0 0, L_000001818b9f52b0;  alias, 1 drivers
v000001818b9ca000_0 .net "is_oper2_immed", 0 0, L_000001818b9f5780;  alias, 1 drivers
v000001818b9c8fc0_0 .net "mem_read", 0 0, L_000001818b9ef9a0;  alias, 1 drivers
v000001818b9c9100_0 .net "mem_write", 0 0, L_000001818b9efae0;  alias, 1 drivers
v000001818b9ca0a0_0 .net "pc", 31 0, v000001818b9c8200_0;  alias, 1 drivers
v000001818b9c91a0_0 .net "pc_write", 0 0, v000001818b9ccc60_0;  alias, 1 drivers
v000001818b9c7a80_0 .net "predicted", 0 0, L_000001818b9f4c90;  1 drivers
v000001818b9c92e0_0 .net "predicted_to_EX", 0 0, v000001818b9cb680_0;  alias, 1 drivers
v000001818b9c7f80_0 .net "reg_write", 0 0, L_000001818b9efc20;  alias, 1 drivers
v000001818b9c7b20_0 .net "reg_write_from_wb", 0 0, v000001818b9dd530_0;  alias, 1 drivers
v000001818b9c7bc0_0 .net "rs1", 31 0, v000001818b9c6720_0;  alias, 1 drivers
v000001818b9c7d00_0 .net "rs2", 31 0, v000001818b9c7800_0;  alias, 1 drivers
v000001818b9c7da0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
v000001818b9c8020_0 .net "wr_reg_data", 31 0, L_000001818ba5bd20;  alias, 1 drivers
L_000001818b9ef7c0 .functor MUXZ 32, v000001818b9c7800_0, v000001818b9c6540_0, L_000001818b9f5780, C4<>;
L_000001818b9ef180 .part v000001818b9c8200_0, 0, 10;
L_000001818b9eefa0 .part v000001818b9c80c0_0, 0, 10;
L_000001818b9efa40 .arith/sum 10, L_000001818b9ef180, L_000001818b9eefa0;
L_000001818b9ef220 .part v000001818b9c80c0_0, 0, 10;
L_000001818b9eebe0 .functor MUXZ 10, L_000001818b9ef220, L_000001818b9efa40, L_000001818b9f4c20, C4<>;
L_000001818b9f0b20 .part v000001818b9c8200_0, 0, 10;
L_000001818b9f0440 .arith/sum 10, L_000001818b9f0b20, L_000001818ba101f0;
L_000001818b9f0620 .part v000001818b9c8200_0, 0, 10;
L_000001818b9eec80 .part v000001818b9c80c0_0, 0, 10;
L_000001818b9ef900 .arith/sum 10, L_000001818b9f0620, L_000001818b9eec80;
L_000001818b9f08a0 .functor MUXZ 10, L_000001818b9ef900, L_000001818b9f0440, L_000001818b9f5320, C4<>;
L_000001818b9ef360 .concat8 [ 10 22 0 0], L_000001818b9eebe0, L_000001818ba10238;
L_000001818b9f0080 .concat8 [ 10 22 0 0], L_000001818b9f08a0, L_000001818ba10280;
S_000001818b9c01e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001818b9c0050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001818b9cd7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9cd7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9cd820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9cd858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9cd890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9cd8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9cd900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9cd938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9cd970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9cd9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9cd9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9cda18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9cda50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9cda88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9cdac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9cdaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9cdb30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9cdb68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9cdba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9cdbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9cdc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9cdc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9cdc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9cdcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9cdcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001818b9f4d70 .functor OR 1, L_000001818b9f4c90, L_000001818b9f09e0, C4<0>, C4<0>;
L_000001818b9f4e50 .functor OR 1, L_000001818b9f4d70, L_000001818b9ef2c0, C4<0>, C4<0>;
v000001818b9ca820_0 .net "EX1_opcode", 11 0, v000001818b9c15d0_0;  alias, 1 drivers
v000001818b9cbc20_0 .net "EX2_opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
v000001818b9cae60_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
v000001818b9ca960_0 .net "PC_src", 2 0, L_000001818b9eed20;  alias, 1 drivers
v000001818b9cc440_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  alias, 1 drivers
L_000001818ba103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001818b9ca5a0_0 .net/2u *"_ivl_0", 2 0, L_000001818ba103e8;  1 drivers
v000001818b9cb900_0 .net *"_ivl_10", 0 0, L_000001818b9eeaa0;  1 drivers
L_000001818ba10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001818b9cbfe0_0 .net/2u *"_ivl_12", 2 0, L_000001818ba10508;  1 drivers
L_000001818ba10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001818b9caf00_0 .net/2u *"_ivl_14", 11 0, L_000001818ba10550;  1 drivers
v000001818b9cab40_0 .net *"_ivl_16", 0 0, L_000001818b9f09e0;  1 drivers
v000001818b9cafa0_0 .net *"_ivl_19", 0 0, L_000001818b9f4d70;  1 drivers
L_000001818ba10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cb860_0 .net/2u *"_ivl_2", 11 0, L_000001818ba10430;  1 drivers
L_000001818ba10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cb040_0 .net/2u *"_ivl_20", 11 0, L_000001818ba10598;  1 drivers
v000001818b9cb0e0_0 .net *"_ivl_22", 0 0, L_000001818b9ef2c0;  1 drivers
v000001818b9cb180_0 .net *"_ivl_25", 0 0, L_000001818b9f4e50;  1 drivers
L_000001818ba105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001818b9cb220_0 .net/2u *"_ivl_26", 2 0, L_000001818ba105e0;  1 drivers
L_000001818ba10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001818b9cc6c0_0 .net/2u *"_ivl_28", 2 0, L_000001818ba10628;  1 drivers
v000001818b9cb9a0_0 .net *"_ivl_30", 2 0, L_000001818b9f0a80;  1 drivers
v000001818b9cba40_0 .net *"_ivl_32", 2 0, L_000001818b9f0800;  1 drivers
v000001818b9cb360_0 .net *"_ivl_34", 2 0, L_000001818b9eedc0;  1 drivers
v000001818b9cb2c0_0 .net *"_ivl_4", 0 0, L_000001818b9f0940;  1 drivers
L_000001818ba10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001818b9ca640_0 .net/2u *"_ivl_6", 2 0, L_000001818ba10478;  1 drivers
L_000001818ba104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001818b9cb4a0_0 .net/2u *"_ivl_8", 11 0, L_000001818ba104c0;  1 drivers
v000001818b9cbea0_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9cbd60_0 .net "predicted", 0 0, L_000001818b9f4c90;  alias, 1 drivers
v000001818b9cb540_0 .net "predicted_to_EX", 0 0, v000001818b9cb680_0;  alias, 1 drivers
v000001818b9cbae0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
v000001818b9cbb80_0 .net "state", 1 0, v000001818b9cc620_0;  1 drivers
L_000001818b9f0940 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10430;
L_000001818b9eeaa0 .cmp/eq 12, v000001818b9c15d0_0, L_000001818ba104c0;
L_000001818b9f09e0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10550;
L_000001818b9ef2c0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10598;
L_000001818b9f0a80 .functor MUXZ 3, L_000001818ba10628, L_000001818ba105e0, L_000001818b9f4e50, C4<>;
L_000001818b9f0800 .functor MUXZ 3, L_000001818b9f0a80, L_000001818ba10508, L_000001818b9eeaa0, C4<>;
L_000001818b9eedc0 .functor MUXZ 3, L_000001818b9f0800, L_000001818ba10478, L_000001818b9f0940, C4<>;
L_000001818b9eed20 .functor MUXZ 3, L_000001818b9eedc0, L_000001818ba103e8, L_000001818ba5be00, C4<>;
S_000001818b9bec00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001818b9c01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001818b9cdd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9cdd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9cdda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9cddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9cde10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9cde48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9cde80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9cdeb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9cdef0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9cdf28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9cdf60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9cdf98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9cdfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9ce008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9ce040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9ce078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9ce0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9ce0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9ce120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9ce158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9ce190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9ce1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9ce200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9ce238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9ce270 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001818b9f4910 .functor OR 1, L_000001818b9f0300, L_000001818b9f0bc0, C4<0>, C4<0>;
L_000001818b9f43d0 .functor OR 1, L_000001818b9ee820, L_000001818b9f0760, C4<0>, C4<0>;
L_000001818b9f5630 .functor AND 1, L_000001818b9f4910, L_000001818b9f43d0, C4<1>, C4<1>;
L_000001818b9f4d00 .functor NOT 1, L_000001818b9f5630, C4<0>, C4<0>, C4<0>;
L_000001818b9f50f0 .functor OR 1, v000001818b9ed380_0, L_000001818b9f4d00, C4<0>, C4<0>;
L_000001818b9f4c90 .functor NOT 1, L_000001818b9f50f0, C4<0>, C4<0>, C4<0>;
v000001818b9ca460_0 .net "EX_opcode", 11 0, v000001818b9c4550_0;  alias, 1 drivers
v000001818b9cc580_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
v000001818b9cbcc0_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  alias, 1 drivers
L_000001818ba102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cb7c0_0 .net/2u *"_ivl_0", 11 0, L_000001818ba102c8;  1 drivers
L_000001818ba10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001818b9cb5e0_0 .net/2u *"_ivl_10", 1 0, L_000001818ba10358;  1 drivers
v000001818b9caaa0_0 .net *"_ivl_12", 0 0, L_000001818b9ee820;  1 drivers
L_000001818ba103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001818b9cb720_0 .net/2u *"_ivl_14", 1 0, L_000001818ba103a0;  1 drivers
v000001818b9ca500_0 .net *"_ivl_16", 0 0, L_000001818b9f0760;  1 drivers
v000001818b9cc4e0_0 .net *"_ivl_19", 0 0, L_000001818b9f43d0;  1 drivers
v000001818b9cbf40_0 .net *"_ivl_2", 0 0, L_000001818b9f0300;  1 drivers
v000001818b9cc760_0 .net *"_ivl_21", 0 0, L_000001818b9f5630;  1 drivers
v000001818b9cabe0_0 .net *"_ivl_22", 0 0, L_000001818b9f4d00;  1 drivers
v000001818b9cb400_0 .net *"_ivl_25", 0 0, L_000001818b9f50f0;  1 drivers
L_000001818ba10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cac80_0 .net/2u *"_ivl_4", 11 0, L_000001818ba10310;  1 drivers
v000001818b9cbe00_0 .net *"_ivl_6", 0 0, L_000001818b9f0bc0;  1 drivers
v000001818b9cc120_0 .net *"_ivl_9", 0 0, L_000001818b9f4910;  1 drivers
v000001818b9cad20_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9cc1c0_0 .net "predicted", 0 0, L_000001818b9f4c90;  alias, 1 drivers
v000001818b9cb680_0 .var "predicted_to_EX", 0 0;
v000001818b9cc300_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
v000001818b9cc620_0 .var "state", 1 0;
E_000001818b948030 .event posedge, v000001818b9cad20_0, v000001818b9b19b0_0;
L_000001818b9f0300 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba102c8;
L_000001818b9f0bc0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10310;
L_000001818b9ee820 .cmp/eq 2, v000001818b9cc620_0, L_000001818ba10358;
L_000001818b9f0760 .cmp/eq 2, v000001818b9cc620_0, L_000001818ba103a0;
S_000001818b9bfba0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001818b9c0050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001818b9d02c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9d02f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9d0330 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9d0368 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9d03a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9d03d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9d0410 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9d0448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9d0480 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9d04b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9d04f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9d0528 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9d0560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9d0598 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9d05d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9d0608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9d0640 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9d0678 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9d06b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9d06e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9d0720 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9d0758 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9d0790 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9d07c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9d0800 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9cc080_0 .net "EX1_memread", 0 0, v000001818b9c1c10_0;  alias, 1 drivers
v000001818b9cc260_0 .net "EX1_rd_ind", 4 0, v000001818b9c1ad0_0;  alias, 1 drivers
v000001818b9ca6e0_0 .net "EX1_rd_indzero", 0 0, v000001818b9c1030_0;  alias, 1 drivers
v000001818b9cc3a0_0 .net "EX2_memread", 0 0, v000001818b9c4410_0;  alias, 1 drivers
v000001818b9cc800_0 .net "EX2_rd_ind", 4 0, v000001818b9c36f0_0;  alias, 1 drivers
v000001818b9cc8a0_0 .net "EX2_rd_indzero", 0 0, v000001818b9c3b50_0;  alias, 1 drivers
v000001818b9cc940_0 .var "ID_EX1_flush", 0 0;
v000001818b9cc9e0_0 .var "ID_EX2_flush", 0 0;
v000001818b9ca280_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
v000001818b9ca320_0 .net "ID_rs1_ind", 4 0, v000001818b9daf10_0;  alias, 1 drivers
v000001818b9ca780_0 .net "ID_rs2_ind", 4 0, v000001818b9d99d0_0;  alias, 1 drivers
v000001818b9ccb20_0 .var "IF_ID_Write", 0 0;
v000001818b9ccbc0_0 .var "IF_ID_flush", 0 0;
v000001818b9ccc60_0 .var "PC_Write", 0 0;
v000001818b9ccf80_0 .net "Wrong_prediction", 0 0, L_000001818ba5be00;  alias, 1 drivers
E_000001818b947af0/0 .event anyedge, v000001818b9b6140_0, v000001818b9c1c10_0, v000001818b9c1030_0, v000001818b9c0770_0;
E_000001818b947af0/1 .event anyedge, v000001818b9c1ad0_0, v000001818b9c08b0_0, v000001818b8d5ea0_0, v000001818b9c3b50_0;
E_000001818b947af0/2 .event anyedge, v000001818b9b1910_0, v000001818b9c22f0_0;
E_000001818b947af0 .event/or E_000001818b947af0/0, E_000001818b947af0/1, E_000001818b947af0/2;
S_000001818b9bf240 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001818b9c0050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001818b9d8850 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9d8888 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9d88c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9d88f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9d8930 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9d8968 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9d89a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9d89d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9d8a10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9d8a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9d8a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9d8ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9d8af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9d8b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9d8b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9d8b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9d8bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9d8c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9d8c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9d8c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9d8cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9d8ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9d8d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9d8d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9d8d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001818b9f5240 .functor OR 1, L_000001818b9ef4a0, L_000001818b9ef680, C4<0>, C4<0>;
L_000001818b9f5400 .functor OR 1, L_000001818b9f5240, L_000001818b9eeb40, C4<0>, C4<0>;
L_000001818b9f5c50 .functor OR 1, L_000001818b9f5400, L_000001818b9f0c60, C4<0>, C4<0>;
L_000001818b9f5080 .functor OR 1, L_000001818b9f5c50, L_000001818b9ef400, C4<0>, C4<0>;
L_000001818b9f56a0 .functor OR 1, L_000001818b9f5080, L_000001818b9effe0, C4<0>, C4<0>;
L_000001818b9f5710 .functor OR 1, L_000001818b9f56a0, L_000001818b9eee60, C4<0>, C4<0>;
L_000001818b9f4de0 .functor OR 1, L_000001818b9f5710, L_000001818b9f01c0, C4<0>, C4<0>;
L_000001818b9f5780 .functor OR 1, L_000001818b9f4de0, L_000001818b9ee8c0, C4<0>, C4<0>;
L_000001818b9f4f30 .functor OR 1, L_000001818b9f03a0, L_000001818b9ef860, C4<0>, C4<0>;
L_000001818b9f5860 .functor OR 1, L_000001818b9f4f30, L_000001818b9ef540, C4<0>, C4<0>;
L_000001818b9f4440 .functor OR 1, L_000001818b9f5860, L_000001818b9ef720, C4<0>, C4<0>;
L_000001818b9f46e0 .functor OR 1, L_000001818b9f4440, L_000001818b9f0580, C4<0>, C4<0>;
v000001818b9cce40_0 .net "ID_opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
L_000001818ba10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cca80_0 .net/2u *"_ivl_0", 11 0, L_000001818ba10670;  1 drivers
L_000001818ba10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ccd00_0 .net/2u *"_ivl_10", 11 0, L_000001818ba10700;  1 drivers
L_000001818ba10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ccda0_0 .net/2u *"_ivl_102", 11 0, L_000001818ba10bc8;  1 drivers
L_000001818ba10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ccee0_0 .net/2u *"_ivl_106", 11 0, L_000001818ba10c10;  1 drivers
v000001818b9cd020_0 .net *"_ivl_12", 0 0, L_000001818b9eeb40;  1 drivers
v000001818b9cd0c0_0 .net *"_ivl_15", 0 0, L_000001818b9f5400;  1 drivers
L_000001818ba10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001818b9cd160_0 .net/2u *"_ivl_16", 11 0, L_000001818ba10748;  1 drivers
v000001818b9c5820_0 .net *"_ivl_18", 0 0, L_000001818b9f0c60;  1 drivers
v000001818b9c7120_0 .net *"_ivl_2", 0 0, L_000001818b9ef4a0;  1 drivers
v000001818b9c5640_0 .net *"_ivl_21", 0 0, L_000001818b9f5c50;  1 drivers
L_000001818ba10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c64a0_0 .net/2u *"_ivl_22", 11 0, L_000001818ba10790;  1 drivers
v000001818b9c6860_0 .net *"_ivl_24", 0 0, L_000001818b9ef400;  1 drivers
v000001818b9c6c20_0 .net *"_ivl_27", 0 0, L_000001818b9f5080;  1 drivers
L_000001818ba107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5fa0_0 .net/2u *"_ivl_28", 11 0, L_000001818ba107d8;  1 drivers
v000001818b9c6fe0_0 .net *"_ivl_30", 0 0, L_000001818b9effe0;  1 drivers
v000001818b9c67c0_0 .net *"_ivl_33", 0 0, L_000001818b9f56a0;  1 drivers
L_000001818ba10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c7580_0 .net/2u *"_ivl_34", 11 0, L_000001818ba10820;  1 drivers
v000001818b9c62c0_0 .net *"_ivl_36", 0 0, L_000001818b9eee60;  1 drivers
v000001818b9c71c0_0 .net *"_ivl_39", 0 0, L_000001818b9f5710;  1 drivers
L_000001818ba106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5c80_0 .net/2u *"_ivl_4", 11 0, L_000001818ba106b8;  1 drivers
L_000001818ba10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001818b9c6900_0 .net/2u *"_ivl_40", 11 0, L_000001818ba10868;  1 drivers
v000001818b9c6a40_0 .net *"_ivl_42", 0 0, L_000001818b9f01c0;  1 drivers
v000001818b9c6220_0 .net *"_ivl_45", 0 0, L_000001818b9f4de0;  1 drivers
L_000001818ba108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5d20_0 .net/2u *"_ivl_46", 11 0, L_000001818ba108b0;  1 drivers
v000001818b9c7620_0 .net *"_ivl_48", 0 0, L_000001818b9ee8c0;  1 drivers
L_000001818ba108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5dc0_0 .net/2u *"_ivl_52", 11 0, L_000001818ba108f8;  1 drivers
L_000001818ba10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c76c0_0 .net/2u *"_ivl_56", 11 0, L_000001818ba10940;  1 drivers
v000001818b9c5b40_0 .net *"_ivl_6", 0 0, L_000001818b9ef680;  1 drivers
L_000001818ba10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001818b9c7080_0 .net/2u *"_ivl_60", 11 0, L_000001818ba10988;  1 drivers
L_000001818ba109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5780_0 .net/2u *"_ivl_64", 11 0, L_000001818ba109d0;  1 drivers
L_000001818ba10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c58c0_0 .net/2u *"_ivl_68", 11 0, L_000001818ba10a18;  1 drivers
L_000001818ba10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001818b9c7440_0 .net/2u *"_ivl_72", 11 0, L_000001818ba10a60;  1 drivers
v000001818b9c53c0_0 .net *"_ivl_74", 0 0, L_000001818b9f03a0;  1 drivers
L_000001818ba10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5e60_0 .net/2u *"_ivl_76", 11 0, L_000001818ba10aa8;  1 drivers
v000001818b9c7260_0 .net *"_ivl_78", 0 0, L_000001818b9ef860;  1 drivers
v000001818b9c7300_0 .net *"_ivl_81", 0 0, L_000001818b9f4f30;  1 drivers
L_000001818ba10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c69a0_0 .net/2u *"_ivl_82", 11 0, L_000001818ba10af0;  1 drivers
v000001818b9c5aa0_0 .net *"_ivl_84", 0 0, L_000001818b9ef540;  1 drivers
v000001818b9c5f00_0 .net *"_ivl_87", 0 0, L_000001818b9f5860;  1 drivers
L_000001818ba10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c65e0_0 .net/2u *"_ivl_88", 11 0, L_000001818ba10b38;  1 drivers
v000001818b9c6040_0 .net *"_ivl_9", 0 0, L_000001818b9f5240;  1 drivers
v000001818b9c5960_0 .net *"_ivl_90", 0 0, L_000001818b9ef720;  1 drivers
v000001818b9c7760_0 .net *"_ivl_93", 0 0, L_000001818b9f4440;  1 drivers
L_000001818ba10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001818b9c5a00_0 .net/2u *"_ivl_94", 11 0, L_000001818ba10b80;  1 drivers
v000001818b9c5be0_0 .net *"_ivl_96", 0 0, L_000001818b9f0580;  1 drivers
v000001818b9c5460_0 .net *"_ivl_99", 0 0, L_000001818b9f46e0;  1 drivers
v000001818b9c5500_0 .net "is_beq", 0 0, L_000001818b9f0d00;  alias, 1 drivers
v000001818b9c5320_0 .net "is_bne", 0 0, L_000001818b9ee960;  alias, 1 drivers
v000001818b9c6ae0_0 .net "is_j", 0 0, L_000001818b9f04e0;  alias, 1 drivers
v000001818b9c60e0_0 .net "is_jal", 0 0, L_000001818b9eea00;  alias, 1 drivers
v000001818b9c73a0_0 .net "is_jr", 0 0, L_000001818b9f0e40;  alias, 1 drivers
v000001818b9c6180_0 .net "is_oper2_immed", 0 0, L_000001818b9f5780;  alias, 1 drivers
v000001818b9c55a0_0 .net "memread", 0 0, L_000001818b9ef9a0;  alias, 1 drivers
v000001818b9c6360_0 .net "memwrite", 0 0, L_000001818b9efae0;  alias, 1 drivers
v000001818b9c6400_0 .net "regwrite", 0 0, L_000001818b9efc20;  alias, 1 drivers
L_000001818b9ef4a0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10670;
L_000001818b9ef680 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba106b8;
L_000001818b9eeb40 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10700;
L_000001818b9f0c60 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10748;
L_000001818b9ef400 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10790;
L_000001818b9effe0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba107d8;
L_000001818b9eee60 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10820;
L_000001818b9f01c0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10868;
L_000001818b9ee8c0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba108b0;
L_000001818b9f0d00 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba108f8;
L_000001818b9ee960 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10940;
L_000001818b9f0e40 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10988;
L_000001818b9eea00 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba109d0;
L_000001818b9f04e0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10a18;
L_000001818b9f03a0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10a60;
L_000001818b9ef860 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10aa8;
L_000001818b9ef540 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10af0;
L_000001818b9ef720 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10b38;
L_000001818b9f0580 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10b80;
L_000001818b9efc20 .reduce/nor L_000001818b9f46e0;
L_000001818b9ef9a0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10bc8;
L_000001818b9efae0 .cmp/eq 12, v000001818b9dae70_0, L_000001818ba10c10;
S_000001818b9bf880 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001818b9c0050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001818b9d8dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9d8e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9d8e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9d8e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9d8eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9d8ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9d8f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9d8f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9d8f90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9d8fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9d9000 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9d9038 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9d9070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9d90a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9d90e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9d9118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9d9150 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9d9188 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9d91c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9d91f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9d9230 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9d9268 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9d92a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9d92d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9d9310 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9c6540_0 .var "Immed", 31 0;
v000001818b9c56e0_0 .net "Inst", 31 0, v000001818b9c80c0_0;  alias, 1 drivers
v000001818b9c6680_0 .net "opcode", 11 0, v000001818b9dae70_0;  alias, 1 drivers
E_000001818b9482b0 .event anyedge, v000001818b9c22f0_0, v000001818b9c56e0_0;
S_000001818b9bed90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001818b9c0050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001818b9c6720_0 .var "Read_data1", 31 0;
v000001818b9c7800_0 .var "Read_data2", 31 0;
v000001818b9c6cc0_0 .net "Read_reg1", 4 0, v000001818b9daf10_0;  alias, 1 drivers
v000001818b9c5280_0 .net "Read_reg2", 4 0, v000001818b9d99d0_0;  alias, 1 drivers
v000001818b9c78a0_0 .net "Write_data", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9c6d60_0 .net "Write_en", 0 0, v000001818b9dd530_0;  alias, 1 drivers
v000001818b9c6ea0_0 .net "Write_reg", 4 0, v000001818b9dd490_0;  alias, 1 drivers
v000001818b9c6e00_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9c6f40_0 .var/i "i", 31 0;
v000001818b9c7940 .array "reg_file", 0 31, 31 0;
v000001818b9c79e0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b948270 .event posedge, v000001818b9cad20_0;
S_000001818b9bf560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001818b9bed90;
 .timescale 0 0;
v000001818b9c6b80_0 .var/i "i", 31 0;
S_000001818b9c0500 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001818b9d9350 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9d9388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9d93c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9d93f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9d9430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9d9468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9d94a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9d94d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9d9510 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9d9548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9d9580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9d95b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9d95f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9d9628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9d9660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9d9698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9d96d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9d9708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9d9740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9d9778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9d97b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9d97e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9d9820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9d9858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9d9890 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9c80c0_0 .var "ID_INST", 31 0;
v000001818b9c8200_0 .var "ID_PC", 31 0;
v000001818b9dae70_0 .var "ID_opcode", 11 0;
v000001818b9db2d0_0 .var "ID_rd_ind", 4 0;
v000001818b9daf10_0 .var "ID_rs1_ind", 4 0;
v000001818b9d99d0_0 .var "ID_rs2_ind", 4 0;
v000001818b9da150_0 .net "IF_FLUSH", 0 0, v000001818b9ccbc0_0;  alias, 1 drivers
v000001818b9dadd0_0 .net "IF_INST", 31 0, L_000001818b9f5d30;  alias, 1 drivers
v000001818b9d9b10_0 .net "IF_PC", 31 0, v000001818b9da1f0_0;  alias, 1 drivers
v000001818b9dafb0_0 .net "clk", 0 0, L_000001818b9f5470;  1 drivers
v000001818b9dbff0_0 .net "if_id_Write", 0 0, v000001818b9ccb20_0;  alias, 1 drivers
v000001818b9db910_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b948370 .event posedge, v000001818b9b19b0_0, v000001818b9dafb0_0;
S_000001818b9bf3d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001818b9de070_0 .net "EX1_PFC", 31 0, L_000001818b9f3640;  alias, 1 drivers
v000001818b9dd210_0 .net "EX2_PFC", 31 0, v000001818b9c4190_0;  alias, 1 drivers
v000001818b9dc450_0 .net "ID_PFC", 31 0, L_000001818b9ef360;  alias, 1 drivers
v000001818b9de610_0 .net "PC_src", 2 0, L_000001818b9eed20;  alias, 1 drivers
v000001818b9dcd10_0 .net "PC_write", 0 0, v000001818b9ccc60_0;  alias, 1 drivers
L_000001818ba10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001818b9dc9f0_0 .net/2u *"_ivl_0", 31 0, L_000001818ba10088;  1 drivers
v000001818b9de250_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9dd990_0 .net "inst", 31 0, L_000001818b9f5d30;  alias, 1 drivers
v000001818b9ddb70_0 .net "inst_mem_in", 31 0, v000001818b9da1f0_0;  alias, 1 drivers
v000001818b9dd5d0_0 .net "pc_reg_in", 31 0, L_000001818b9f4b40;  1 drivers
v000001818b9de430_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
L_000001818b9efd60 .arith/sum 32, v000001818b9da1f0_0, L_000001818ba10088;
S_000001818b9bf6f0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001818b9bf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001818b9f5d30 .functor BUFZ 32, L_000001818b9eef00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9dbaf0_0 .net "Data_Out", 31 0, L_000001818b9f5d30;  alias, 1 drivers
v000001818b9db730 .array "InstMem", 0 1023, 31 0;
v000001818b9da3d0_0 .net *"_ivl_0", 31 0, L_000001818b9eef00;  1 drivers
v000001818b9d9ed0_0 .net *"_ivl_3", 9 0, L_000001818b9ee780;  1 drivers
v000001818b9db7d0_0 .net *"_ivl_4", 11 0, L_000001818b9f0120;  1 drivers
L_000001818ba101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001818b9dab50_0 .net *"_ivl_7", 1 0, L_000001818ba101a8;  1 drivers
v000001818b9db050_0 .net "addr", 31 0, v000001818b9da1f0_0;  alias, 1 drivers
v000001818b9db190_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9da650_0 .var/i "i", 31 0;
L_000001818b9eef00 .array/port v000001818b9db730, L_000001818b9f0120;
L_000001818b9ee780 .part v000001818b9da1f0_0, 0, 10;
L_000001818b9f0120 .concat [ 10 2 0 0], L_000001818b9ee780, L_000001818ba101a8;
S_000001818b9bfa10 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001818b9bf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001818b9483b0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001818b9db0f0_0 .net "DataIn", 31 0, L_000001818b9f4b40;  alias, 1 drivers
v000001818b9da1f0_0 .var "DataOut", 31 0;
v000001818b9db230_0 .net "PC_Write", 0 0, v000001818b9ccc60_0;  alias, 1 drivers
v000001818b9da8d0_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9da470_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
S_000001818b9be8e0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001818b9bf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001818b947bb0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001818b92fa00 .functor NOT 1, L_000001818b9ee1e0, C4<0>, C4<0>, C4<0>;
L_000001818b92fa70 .functor NOT 1, L_000001818b9ee280, C4<0>, C4<0>, C4<0>;
L_000001818b92fb50 .functor AND 1, L_000001818b92fa00, L_000001818b92fa70, C4<1>, C4<1>;
L_000001818b92fbc0 .functor NOT 1, L_000001818b9ee320, C4<0>, C4<0>, C4<0>;
L_000001818b8cd360 .functor AND 1, L_000001818b92fb50, L_000001818b92fbc0, C4<1>, C4<1>;
L_000001818b8cdc20 .functor AND 32, L_000001818b9ee500, L_000001818b9efd60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b8cd6e0 .functor NOT 1, L_000001818b9ee5a0, C4<0>, C4<0>, C4<0>;
L_000001818b8cdd70 .functor NOT 1, L_000001818b9ee640, C4<0>, C4<0>, C4<0>;
L_000001818b9f4590 .functor AND 1, L_000001818b8cd6e0, L_000001818b8cdd70, C4<1>, C4<1>;
L_000001818b9f58d0 .functor AND 1, L_000001818b9f4590, L_000001818b9ebee0, C4<1>, C4<1>;
L_000001818b9f55c0 .functor AND 32, L_000001818b9ec0c0, L_000001818b9ef360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f49f0 .functor OR 32, L_000001818b8cdc20, L_000001818b9f55c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818b9f4bb0 .functor NOT 1, L_000001818b9ec160, C4<0>, C4<0>, C4<0>;
L_000001818b9f57f0 .functor AND 1, L_000001818b9f4bb0, L_000001818b9ec200, C4<1>, C4<1>;
L_000001818b9f5e80 .functor NOT 1, L_000001818b9efb80, C4<0>, C4<0>, C4<0>;
L_000001818b9f4600 .functor AND 1, L_000001818b9f57f0, L_000001818b9f5e80, C4<1>, C4<1>;
L_000001818b9f5010 .functor AND 32, L_000001818b9efcc0, v000001818b9da1f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f4a60 .functor OR 32, L_000001818b9f49f0, L_000001818b9f5010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818b9f5390 .functor NOT 1, L_000001818b9f0260, C4<0>, C4<0>, C4<0>;
L_000001818b9f4ec0 .functor AND 1, L_000001818b9f5390, L_000001818b9ef0e0, C4<1>, C4<1>;
L_000001818b9f51d0 .functor AND 1, L_000001818b9f4ec0, L_000001818b9eff40, C4<1>, C4<1>;
L_000001818b9f5160 .functor AND 32, L_000001818b9ef5e0, L_000001818b9f3640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f4670 .functor OR 32, L_000001818b9f4a60, L_000001818b9f5160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001818b9f5b00 .functor NOT 1, L_000001818b9ef040, C4<0>, C4<0>, C4<0>;
L_000001818b9f5be0 .functor AND 1, L_000001818b9f0da0, L_000001818b9f5b00, C4<1>, C4<1>;
L_000001818b9f5cc0 .functor NOT 1, L_000001818b9ee6e0, C4<0>, C4<0>, C4<0>;
L_000001818b9f54e0 .functor AND 1, L_000001818b9f5be0, L_000001818b9f5cc0, C4<1>, C4<1>;
L_000001818b9f42f0 .functor AND 32, L_000001818b9efe00, v000001818b9c4190_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818b9f4b40 .functor OR 32, L_000001818b9f4670, L_000001818b9f42f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9dbb90_0 .net *"_ivl_1", 0 0, L_000001818b9ee1e0;  1 drivers
v000001818b9da290_0 .net *"_ivl_11", 0 0, L_000001818b9ee320;  1 drivers
v000001818b9db690_0 .net *"_ivl_12", 0 0, L_000001818b92fbc0;  1 drivers
v000001818b9db370_0 .net *"_ivl_14", 0 0, L_000001818b8cd360;  1 drivers
v000001818b9da330_0 .net *"_ivl_16", 31 0, L_000001818b9ee500;  1 drivers
v000001818b9dbc30_0 .net *"_ivl_18", 31 0, L_000001818b8cdc20;  1 drivers
v000001818b9db410_0 .net *"_ivl_2", 0 0, L_000001818b92fa00;  1 drivers
v000001818b9da510_0 .net *"_ivl_21", 0 0, L_000001818b9ee5a0;  1 drivers
v000001818b9da970_0 .net *"_ivl_22", 0 0, L_000001818b8cd6e0;  1 drivers
v000001818b9da5b0_0 .net *"_ivl_25", 0 0, L_000001818b9ee640;  1 drivers
v000001818b9dbf50_0 .net *"_ivl_26", 0 0, L_000001818b8cdd70;  1 drivers
v000001818b9dabf0_0 .net *"_ivl_28", 0 0, L_000001818b9f4590;  1 drivers
v000001818b9db4b0_0 .net *"_ivl_31", 0 0, L_000001818b9ebee0;  1 drivers
v000001818b9db550_0 .net *"_ivl_32", 0 0, L_000001818b9f58d0;  1 drivers
v000001818b9da6f0_0 .net *"_ivl_34", 31 0, L_000001818b9ec0c0;  1 drivers
v000001818b9db5f0_0 .net *"_ivl_36", 31 0, L_000001818b9f55c0;  1 drivers
v000001818b9dbcd0_0 .net *"_ivl_38", 31 0, L_000001818b9f49f0;  1 drivers
v000001818b9db870_0 .net *"_ivl_41", 0 0, L_000001818b9ec160;  1 drivers
v000001818b9d9cf0_0 .net *"_ivl_42", 0 0, L_000001818b9f4bb0;  1 drivers
v000001818b9db9b0_0 .net *"_ivl_45", 0 0, L_000001818b9ec200;  1 drivers
v000001818b9da790_0 .net *"_ivl_46", 0 0, L_000001818b9f57f0;  1 drivers
v000001818b9da830_0 .net *"_ivl_49", 0 0, L_000001818b9efb80;  1 drivers
v000001818b9dbe10_0 .net *"_ivl_5", 0 0, L_000001818b9ee280;  1 drivers
v000001818b9daa10_0 .net *"_ivl_50", 0 0, L_000001818b9f5e80;  1 drivers
v000001818b9dbeb0_0 .net *"_ivl_52", 0 0, L_000001818b9f4600;  1 drivers
v000001818b9dba50_0 .net *"_ivl_54", 31 0, L_000001818b9efcc0;  1 drivers
v000001818b9daab0_0 .net *"_ivl_56", 31 0, L_000001818b9f5010;  1 drivers
v000001818b9dc090_0 .net *"_ivl_58", 31 0, L_000001818b9f4a60;  1 drivers
v000001818b9dac90_0 .net *"_ivl_6", 0 0, L_000001818b92fa70;  1 drivers
v000001818b9d9930_0 .net *"_ivl_61", 0 0, L_000001818b9f0260;  1 drivers
v000001818b9dad30_0 .net *"_ivl_62", 0 0, L_000001818b9f5390;  1 drivers
v000001818b9d9a70_0 .net *"_ivl_65", 0 0, L_000001818b9ef0e0;  1 drivers
v000001818b9d9bb0_0 .net *"_ivl_66", 0 0, L_000001818b9f4ec0;  1 drivers
v000001818b9d9c50_0 .net *"_ivl_69", 0 0, L_000001818b9eff40;  1 drivers
v000001818b9d9d90_0 .net *"_ivl_70", 0 0, L_000001818b9f51d0;  1 drivers
v000001818b9d9e30_0 .net *"_ivl_72", 31 0, L_000001818b9ef5e0;  1 drivers
v000001818b9d9f70_0 .net *"_ivl_74", 31 0, L_000001818b9f5160;  1 drivers
v000001818b9da010_0 .net *"_ivl_76", 31 0, L_000001818b9f4670;  1 drivers
v000001818b9da0b0_0 .net *"_ivl_79", 0 0, L_000001818b9f0da0;  1 drivers
v000001818b9de4d0_0 .net *"_ivl_8", 0 0, L_000001818b92fb50;  1 drivers
v000001818b9dc3b0_0 .net *"_ivl_81", 0 0, L_000001818b9ef040;  1 drivers
v000001818b9dde90_0 .net *"_ivl_82", 0 0, L_000001818b9f5b00;  1 drivers
v000001818b9dc810_0 .net *"_ivl_84", 0 0, L_000001818b9f5be0;  1 drivers
v000001818b9de570_0 .net *"_ivl_87", 0 0, L_000001818b9ee6e0;  1 drivers
v000001818b9dc270_0 .net *"_ivl_88", 0 0, L_000001818b9f5cc0;  1 drivers
v000001818b9dc770_0 .net *"_ivl_90", 0 0, L_000001818b9f54e0;  1 drivers
v000001818b9ddcb0_0 .net *"_ivl_92", 31 0, L_000001818b9efe00;  1 drivers
v000001818b9dd670_0 .net *"_ivl_94", 31 0, L_000001818b9f42f0;  1 drivers
v000001818b9dcf90_0 .net "ina", 31 0, L_000001818b9efd60;  1 drivers
v000001818b9dd7b0_0 .net "inb", 31 0, L_000001818b9ef360;  alias, 1 drivers
v000001818b9dd2b0_0 .net "inc", 31 0, v000001818b9da1f0_0;  alias, 1 drivers
v000001818b9de110_0 .net "ind", 31 0, L_000001818b9f3640;  alias, 1 drivers
v000001818b9dcc70_0 .net "ine", 31 0, v000001818b9c4190_0;  alias, 1 drivers
L_000001818ba100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9dd8f0_0 .net "inf", 31 0, L_000001818ba100d0;  1 drivers
L_000001818ba10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9ddf30_0 .net "ing", 31 0, L_000001818ba10118;  1 drivers
L_000001818ba10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001818b9dcbd0_0 .net "inh", 31 0, L_000001818ba10160;  1 drivers
v000001818b9dd170_0 .net "out", 31 0, L_000001818b9f4b40;  alias, 1 drivers
v000001818b9dcb30_0 .net "sel", 2 0, L_000001818b9eed20;  alias, 1 drivers
L_000001818b9ee1e0 .part L_000001818b9eed20, 2, 1;
L_000001818b9ee280 .part L_000001818b9eed20, 1, 1;
L_000001818b9ee320 .part L_000001818b9eed20, 0, 1;
LS_000001818b9ee500_0_0 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_4 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_8 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_12 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_16 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_20 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_24 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_0_28 .concat [ 1 1 1 1], L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360, L_000001818b8cd360;
LS_000001818b9ee500_1_0 .concat [ 4 4 4 4], LS_000001818b9ee500_0_0, LS_000001818b9ee500_0_4, LS_000001818b9ee500_0_8, LS_000001818b9ee500_0_12;
LS_000001818b9ee500_1_4 .concat [ 4 4 4 4], LS_000001818b9ee500_0_16, LS_000001818b9ee500_0_20, LS_000001818b9ee500_0_24, LS_000001818b9ee500_0_28;
L_000001818b9ee500 .concat [ 16 16 0 0], LS_000001818b9ee500_1_0, LS_000001818b9ee500_1_4;
L_000001818b9ee5a0 .part L_000001818b9eed20, 2, 1;
L_000001818b9ee640 .part L_000001818b9eed20, 1, 1;
L_000001818b9ebee0 .part L_000001818b9eed20, 0, 1;
LS_000001818b9ec0c0_0_0 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_4 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_8 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_12 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_16 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_20 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_24 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_0_28 .concat [ 1 1 1 1], L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0, L_000001818b9f58d0;
LS_000001818b9ec0c0_1_0 .concat [ 4 4 4 4], LS_000001818b9ec0c0_0_0, LS_000001818b9ec0c0_0_4, LS_000001818b9ec0c0_0_8, LS_000001818b9ec0c0_0_12;
LS_000001818b9ec0c0_1_4 .concat [ 4 4 4 4], LS_000001818b9ec0c0_0_16, LS_000001818b9ec0c0_0_20, LS_000001818b9ec0c0_0_24, LS_000001818b9ec0c0_0_28;
L_000001818b9ec0c0 .concat [ 16 16 0 0], LS_000001818b9ec0c0_1_0, LS_000001818b9ec0c0_1_4;
L_000001818b9ec160 .part L_000001818b9eed20, 2, 1;
L_000001818b9ec200 .part L_000001818b9eed20, 1, 1;
L_000001818b9efb80 .part L_000001818b9eed20, 0, 1;
LS_000001818b9efcc0_0_0 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_4 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_8 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_12 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_16 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_20 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_24 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_0_28 .concat [ 1 1 1 1], L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600, L_000001818b9f4600;
LS_000001818b9efcc0_1_0 .concat [ 4 4 4 4], LS_000001818b9efcc0_0_0, LS_000001818b9efcc0_0_4, LS_000001818b9efcc0_0_8, LS_000001818b9efcc0_0_12;
LS_000001818b9efcc0_1_4 .concat [ 4 4 4 4], LS_000001818b9efcc0_0_16, LS_000001818b9efcc0_0_20, LS_000001818b9efcc0_0_24, LS_000001818b9efcc0_0_28;
L_000001818b9efcc0 .concat [ 16 16 0 0], LS_000001818b9efcc0_1_0, LS_000001818b9efcc0_1_4;
L_000001818b9f0260 .part L_000001818b9eed20, 2, 1;
L_000001818b9ef0e0 .part L_000001818b9eed20, 1, 1;
L_000001818b9eff40 .part L_000001818b9eed20, 0, 1;
LS_000001818b9ef5e0_0_0 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_4 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_8 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_12 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_16 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_20 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_24 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_0_28 .concat [ 1 1 1 1], L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0, L_000001818b9f51d0;
LS_000001818b9ef5e0_1_0 .concat [ 4 4 4 4], LS_000001818b9ef5e0_0_0, LS_000001818b9ef5e0_0_4, LS_000001818b9ef5e0_0_8, LS_000001818b9ef5e0_0_12;
LS_000001818b9ef5e0_1_4 .concat [ 4 4 4 4], LS_000001818b9ef5e0_0_16, LS_000001818b9ef5e0_0_20, LS_000001818b9ef5e0_0_24, LS_000001818b9ef5e0_0_28;
L_000001818b9ef5e0 .concat [ 16 16 0 0], LS_000001818b9ef5e0_1_0, LS_000001818b9ef5e0_1_4;
L_000001818b9f0da0 .part L_000001818b9eed20, 2, 1;
L_000001818b9ef040 .part L_000001818b9eed20, 1, 1;
L_000001818b9ee6e0 .part L_000001818b9eed20, 0, 1;
LS_000001818b9efe00_0_0 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_4 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_8 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_12 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_16 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_20 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_24 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_0_28 .concat [ 1 1 1 1], L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0, L_000001818b9f54e0;
LS_000001818b9efe00_1_0 .concat [ 4 4 4 4], LS_000001818b9efe00_0_0, LS_000001818b9efe00_0_4, LS_000001818b9efe00_0_8, LS_000001818b9efe00_0_12;
LS_000001818b9efe00_1_4 .concat [ 4 4 4 4], LS_000001818b9efe00_0_16, LS_000001818b9efe00_0_20, LS_000001818b9efe00_0_24, LS_000001818b9efe00_0_28;
L_000001818b9efe00 .concat [ 16 16 0 0], LS_000001818b9efe00_1_0, LS_000001818b9efe00_1_4;
S_000001818b9bfd30 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001818b9dcdb0_0 .net "Write_Data", 31 0, v000001818b9b3170_0;  alias, 1 drivers
v000001818b9de750_0 .net "addr", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9ddfd0_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9dd710_0 .net "mem_out", 31 0, v000001818b9dc950_0;  alias, 1 drivers
v000001818b9dd850_0 .net "mem_read", 0 0, v000001818b9b2ef0_0;  alias, 1 drivers
v000001818b9dda30_0 .net "mem_write", 0 0, v000001818b9b17d0_0;  alias, 1 drivers
S_000001818b9bfec0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001818b9bfd30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001818b9dd0d0 .array "DataMem", 1023 0, 31 0;
v000001818b9de6b0_0 .net "Data_In", 31 0, v000001818b9b3170_0;  alias, 1 drivers
v000001818b9dc950_0 .var "Data_Out", 31 0;
v000001818b9ddd50_0 .net "Write_en", 0 0, v000001818b9b17d0_0;  alias, 1 drivers
v000001818b9dca90_0 .net "addr", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9de390_0 .net "clk", 0 0, L_000001818b92fd10;  alias, 1 drivers
v000001818b9dd350_0 .var/i "i", 31 0;
S_000001818b9bef20 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001818b9e38f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001818b9e3928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001818b9e3960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001818b9e3998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001818b9e39d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001818b9e3a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001818b9e3a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001818b9e3a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001818b9e3ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001818b9e3ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001818b9e3b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001818b9e3b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001818b9e3b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001818b9e3bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001818b9e3c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001818b9e3c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001818b9e3c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001818b9e3ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001818b9e3ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001818b9e3d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001818b9e3d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001818b9e3d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001818b9e3dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001818b9e3df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001818b9e3e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001818b9de7f0_0 .net "MEM_ALU_OUT", 31 0, v000001818b9b12d0_0;  alias, 1 drivers
v000001818b9dc310_0 .net "MEM_Data_mem_out", 31 0, v000001818b9dc950_0;  alias, 1 drivers
v000001818b9dc8b0_0 .net "MEM_memread", 0 0, v000001818b9b2ef0_0;  alias, 1 drivers
v000001818b9de1b0_0 .net "MEM_opcode", 11 0, v000001818b9b2310_0;  alias, 1 drivers
v000001818b9dc6d0_0 .net "MEM_rd_ind", 4 0, v000001818b9b2810_0;  alias, 1 drivers
v000001818b9de2f0_0 .net "MEM_rd_indzero", 0 0, v000001818b9b1a50_0;  alias, 1 drivers
v000001818b9dce50_0 .net "MEM_regwrite", 0 0, v000001818b9b15f0_0;  alias, 1 drivers
v000001818b9dd3f0_0 .var "WB_ALU_OUT", 31 0;
v000001818b9ddad0_0 .var "WB_Data_mem_out", 31 0;
v000001818b9dcef0_0 .var "WB_memread", 0 0;
v000001818b9dd490_0 .var "WB_rd_ind", 4 0;
v000001818b9dd030_0 .var "WB_rd_indzero", 0 0;
v000001818b9dd530_0 .var "WB_regwrite", 0 0;
v000001818b9de890_0 .net "clk", 0 0, L_000001818ba5bd90;  1 drivers
v000001818b9ddc10_0 .var "hlt", 0 0;
v000001818b9dddf0_0 .net "rst", 0 0, v000001818b9ed380_0;  alias, 1 drivers
E_000001818b947c30 .event posedge, v000001818b9b19b0_0, v000001818b9de890_0;
S_000001818b9bf0b0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001818b7496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001818ba5bb60 .functor AND 32, v000001818b9ddad0_0, L_000001818ba62a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5bc40 .functor NOT 1, v000001818b9dcef0_0, C4<0>, C4<0>, C4<0>;
L_000001818ba5bcb0 .functor AND 32, v000001818b9dd3f0_0, L_000001818ba615f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001818ba5bd20 .functor OR 32, L_000001818ba5bb60, L_000001818ba5bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001818b9dc130_0 .net "Write_Data_RegFile", 31 0, L_000001818ba5bd20;  alias, 1 drivers
v000001818b9dc1d0_0 .net *"_ivl_0", 31 0, L_000001818ba62a90;  1 drivers
v000001818b9dc4f0_0 .net *"_ivl_2", 31 0, L_000001818ba5bb60;  1 drivers
v000001818b9dc590_0 .net *"_ivl_4", 0 0, L_000001818ba5bc40;  1 drivers
v000001818b9dc630_0 .net *"_ivl_6", 31 0, L_000001818ba615f0;  1 drivers
v000001818b9dfdd0_0 .net *"_ivl_8", 31 0, L_000001818ba5bcb0;  1 drivers
v000001818b9e0c30_0 .net "alu_out", 31 0, v000001818b9dd3f0_0;  alias, 1 drivers
v000001818b9def70_0 .net "mem_out", 31 0, v000001818b9ddad0_0;  alias, 1 drivers
v000001818b9dfe70_0 .net "mem_read", 0 0, v000001818b9dcef0_0;  alias, 1 drivers
LS_000001818ba62a90_0_0 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_4 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_8 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_12 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_16 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_20 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_24 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_0_28 .concat [ 1 1 1 1], v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0, v000001818b9dcef0_0;
LS_000001818ba62a90_1_0 .concat [ 4 4 4 4], LS_000001818ba62a90_0_0, LS_000001818ba62a90_0_4, LS_000001818ba62a90_0_8, LS_000001818ba62a90_0_12;
LS_000001818ba62a90_1_4 .concat [ 4 4 4 4], LS_000001818ba62a90_0_16, LS_000001818ba62a90_0_20, LS_000001818ba62a90_0_24, LS_000001818ba62a90_0_28;
L_000001818ba62a90 .concat [ 16 16 0 0], LS_000001818ba62a90_1_0, LS_000001818ba62a90_1_4;
LS_000001818ba615f0_0_0 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_4 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_8 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_12 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_16 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_20 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_24 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_0_28 .concat [ 1 1 1 1], L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40, L_000001818ba5bc40;
LS_000001818ba615f0_1_0 .concat [ 4 4 4 4], LS_000001818ba615f0_0_0, LS_000001818ba615f0_0_4, LS_000001818ba615f0_0_8, LS_000001818ba615f0_0_12;
LS_000001818ba615f0_1_4 .concat [ 4 4 4 4], LS_000001818ba615f0_0_16, LS_000001818ba615f0_0_20, LS_000001818ba615f0_0_24, LS_000001818ba615f0_0_28;
L_000001818ba615f0 .concat [ 16 16 0 0], LS_000001818ba615f0_1_0, LS_000001818ba615f0_1_4;
    .scope S_000001818b9bfa10;
T_0 ;
    %wait E_000001818b948030;
    %load/vec4 v000001818b9da470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001818b9da1f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001818b9db230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001818b9db0f0_0;
    %assign/vec4 v000001818b9da1f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001818b9bf6f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9da650_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001818b9da650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001818b9da650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %load/vec4 v000001818b9da650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001818b9da650_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9db730, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001818b9c0500;
T_2 ;
    %wait E_000001818b948370;
    %load/vec4 v000001818b9db910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001818b9c8200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c80c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9db2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9d99d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9daf10_0, 0;
    %assign/vec4 v000001818b9dae70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001818b9dbff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001818b9da150_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001818b9c8200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c80c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9db2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9d99d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9daf10_0, 0;
    %assign/vec4 v000001818b9dae70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001818b9dbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001818b9dadd0_0;
    %assign/vec4 v000001818b9c80c0_0, 0;
    %load/vec4 v000001818b9d9b10_0;
    %assign/vec4 v000001818b9c8200_0, 0;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001818b9d99d0_0, 0;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001818b9dae70_0, 4, 5;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001818b9dae70_0, 4, 5;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001818b9daf10_0, 0;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001818b9db2d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001818b9db2d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001818b9dadd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001818b9db2d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001818b9bed90;
T_3 ;
    %wait E_000001818b948030;
    %load/vec4 v000001818b9c79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9c6f40_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001818b9c6f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001818b9c6f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9c7940, 0, 4;
    %load/vec4 v000001818b9c6f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001818b9c6f40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001818b9c6ea0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001818b9c6d60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001818b9c78a0_0;
    %load/vec4 v000001818b9c6ea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9c7940, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9c7940, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001818b9bed90;
T_4 ;
    %wait E_000001818b948270;
    %load/vec4 v000001818b9c6ea0_0;
    %load/vec4 v000001818b9c6cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001818b9c6ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001818b9c6d60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001818b9c78a0_0;
    %assign/vec4 v000001818b9c6720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001818b9c6cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001818b9c7940, 4;
    %assign/vec4 v000001818b9c6720_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001818b9bed90;
T_5 ;
    %wait E_000001818b948270;
    %load/vec4 v000001818b9c6ea0_0;
    %load/vec4 v000001818b9c5280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001818b9c6ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001818b9c6d60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001818b9c78a0_0;
    %assign/vec4 v000001818b9c7800_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001818b9c5280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001818b9c7940, 4;
    %assign/vec4 v000001818b9c7800_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001818b9bed90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001818b9bf560;
    %jmp t_0;
    .scope S_000001818b9bf560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9c6b80_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001818b9c6b80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001818b9c6b80_0;
    %ix/getv/s 4, v000001818b9c6b80_0;
    %load/vec4a v000001818b9c7940, 4;
    %ix/getv/s 4, v000001818b9c6b80_0;
    %load/vec4a v000001818b9c7940, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001818b9c6b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001818b9c6b80_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001818b9bed90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001818b9bf880;
T_7 ;
    %wait E_000001818b9482b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9c6540_0, 0, 32;
    %load/vec4 v000001818b9c6680_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001818b9c6680_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001818b9c56e0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001818b9c6540_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001818b9c6680_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001818b9c6680_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001818b9c6680_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001818b9c56e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001818b9c6540_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001818b9c56e0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001818b9c56e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001818b9c6540_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001818b9bec00;
T_8 ;
    %wait E_000001818b948030;
    %load/vec4 v000001818b9cc300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001818b9ca460_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001818b9ca460_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001818b9cc620_0;
    %load/vec4 v000001818b9cbcc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001818b9cc620_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001818b9bec00;
T_9 ;
    %wait E_000001818b948030;
    %load/vec4 v000001818b9cc300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cb680_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001818b9cc1c0_0;
    %assign/vec4 v000001818b9cb680_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001818b9bfba0;
T_10 ;
    %wait E_000001818b947af0;
    %load/vec4 v000001818b9ccf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9cc940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9cc9e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001818b9cc080_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001818b9ca6e0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001818b9ca320_0;
    %load/vec4 v000001818b9cc260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001818b9ca780_0;
    %load/vec4 v000001818b9cc260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001818b9cc3a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001818b9cc8a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001818b9ca320_0;
    %load/vec4 v000001818b9cc800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001818b9ca780_0;
    %load/vec4 v000001818b9cc800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9cc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cc9e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001818b9ca280_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cc9e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001818b9ccb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9ccbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9cc9e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001818b9bea70;
T_11 ;
    %wait E_000001818b948170;
    %load/vec4 v000001818b9c0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c27f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c1cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1670_0, 0;
    %assign/vec4 v000001818b9c15d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001818b9c2d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001818b9c22f0_0;
    %assign/vec4 v000001818b9c15d0_0, 0;
    %load/vec4 v000001818b9c0770_0;
    %assign/vec4 v000001818b9c1670_0, 0;
    %load/vec4 v000001818b9c08b0_0;
    %assign/vec4 v000001818b9c1710_0, 0;
    %load/vec4 v000001818b9c2cf0_0;
    %assign/vec4 v000001818b9c1ad0_0, 0;
    %load/vec4 v000001818b9c1d50_0;
    %assign/vec4 v000001818b9c1cb0_0, 0;
    %load/vec4 v000001818b9c2ed0_0;
    %assign/vec4 v000001818b9c2070_0, 0;
    %load/vec4 v000001818b9c0810_0;
    %assign/vec4 v000001818b9c2570_0, 0;
    %load/vec4 v000001818b9c2e30_0;
    %assign/vec4 v000001818b9c2930_0, 0;
    %load/vec4 v000001818b9c1850_0;
    %assign/vec4 v000001818b9c1c10_0, 0;
    %load/vec4 v000001818b9c2c50_0;
    %assign/vec4 v000001818b9c2610_0, 0;
    %load/vec4 v000001818b9c2890_0;
    %assign/vec4 v000001818b9c2110_0, 0;
    %load/vec4 v000001818b9c2390_0;
    %assign/vec4 v000001818b9c27f0_0, 0;
    %load/vec4 v000001818b9c2250_0;
    %assign/vec4 v000001818b9c1530_0, 0;
    %load/vec4 v000001818b9c17b0_0;
    %assign/vec4 v000001818b9c2750_0, 0;
    %load/vec4 v000001818b9c2bb0_0;
    %assign/vec4 v000001818b9c1490_0, 0;
    %load/vec4 v000001818b9c1e90_0;
    %assign/vec4 v000001818b9c1a30_0, 0;
    %load/vec4 v000001818b9c1df0_0;
    %assign/vec4 v000001818b9c0950_0, 0;
    %load/vec4 v000001818b9c21b0_0;
    %assign/vec4 v000001818b9c29d0_0, 0;
    %load/vec4 v000001818b9c2430_0;
    %assign/vec4 v000001818b9c1030_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c27f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c1c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c2930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c2070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c1cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c1670_0, 0;
    %assign/vec4 v000001818b9c15d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001818b9be750;
T_12 ;
    %wait E_000001818b947fb0;
    %load/vec4 v000001818b9ca8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c4190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c35b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c42d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c4410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c45f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c36f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c3bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c3290_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001818b9c4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3470_0, 0;
    %assign/vec4 v000001818b9c38d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001818b9caa00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001818b9c0a90_0;
    %assign/vec4 v000001818b9c38d0_0, 0;
    %load/vec4 v000001818b9c0bd0_0;
    %assign/vec4 v000001818b9c3470_0, 0;
    %load/vec4 v000001818b9c3330_0;
    %assign/vec4 v000001818b9c4550_0, 0;
    %load/vec4 v000001818b9c3a10_0;
    %assign/vec4 v000001818b9c3290_0, 0;
    %load/vec4 v000001818b9c3dd0_0;
    %assign/vec4 v000001818b9c3bf0_0, 0;
    %load/vec4 v000001818b9c3e70_0;
    %assign/vec4 v000001818b9c36f0_0, 0;
    %load/vec4 v000001818b9c0db0_0;
    %assign/vec4 v000001818b9c3f10_0, 0;
    %load/vec4 v000001818b9c3650_0;
    %assign/vec4 v000001818b9c45f0_0, 0;
    %load/vec4 v000001818b9c4050_0;
    %assign/vec4 v000001818b9c3c90_0, 0;
    %load/vec4 v000001818b9c3ab0_0;
    %assign/vec4 v000001818b9c3150_0, 0;
    %load/vec4 v000001818b9c31f0_0;
    %assign/vec4 v000001818b9c4410_0, 0;
    %load/vec4 v000001818b9c40f0_0;
    %assign/vec4 v000001818b9c3830_0, 0;
    %load/vec4 v000001818b9c3fb0_0;
    %assign/vec4 v000001818b9c3970_0, 0;
    %load/vec4 v000001818b9c44b0_0;
    %assign/vec4 v000001818b9c42d0_0, 0;
    %load/vec4 v000001818b9c30b0_0;
    %assign/vec4 v000001818b9c3790_0, 0;
    %load/vec4 v000001818b9c2f70_0;
    %assign/vec4 v000001818b9c3510_0, 0;
    %load/vec4 v000001818b9c33d0_0;
    %assign/vec4 v000001818b9c35b0_0, 0;
    %load/vec4 v000001818b9c3d30_0;
    %assign/vec4 v000001818b9c4230_0, 0;
    %load/vec4 v000001818b9c0f90_0;
    %assign/vec4 v000001818b9c3010_0, 0;
    %load/vec4 v000001818b9c0ef0_0;
    %assign/vec4 v000001818b9c4190_0, 0;
    %load/vec4 v000001818b9c4370_0;
    %assign/vec4 v000001818b9c3b50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c4190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c35b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c42d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c4410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9c3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c45f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c36f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c3bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9c3290_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001818b9c4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9c3470_0, 0;
    %assign/vec4 v000001818b9c38d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001818b76c8c0;
T_13 ;
    %wait E_000001818b946e30;
    %load/vec4 v000001818b9b6460_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001818b9b5ec0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001818b773300;
T_14 ;
    %wait E_000001818b9471b0;
    %load/vec4 v000001818b9b6dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001818b9b6960_0;
    %pad/u 33;
    %load/vec4 v000001818b9b5e20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %assign/vec4 v000001818b9b6780_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001818b9b5e20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001818b9b6780_0;
    %load/vec4 v000001818b9b5e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001818b9b6960_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001818b9b5e20_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001818b9b5e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001818b9b6780_0, 0;
    %load/vec4 v000001818b9b6960_0;
    %ix/getv 4, v000001818b9b5e20_0;
    %shiftl 4;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001818b9b5e20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001818b9b6780_0;
    %load/vec4 v000001818b9b5e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001818b9b6960_0;
    %load/vec4 v000001818b9b5e20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001818b9b5e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001818b9b6780_0, 0;
    %load/vec4 v000001818b9b6960_0;
    %ix/getv 4, v000001818b9b5e20_0;
    %shiftr 4;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9b6780_0, 0;
    %load/vec4 v000001818b9b6960_0;
    %load/vec4 v000001818b9b5e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001818b9b6780_0, 0;
    %load/vec4 v000001818b9b5e20_0;
    %load/vec4 v000001818b9b6960_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001818b9b60a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001818b806b50;
T_15 ;
    %wait E_000001818b9475f0;
    %load/vec4 v000001818b9b19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001818b9b1a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9b15f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9b17d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9b2ef0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001818b9b2310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9b2810_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9b3170_0, 0;
    %assign/vec4 v000001818b9b12d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001818b8d6260_0;
    %assign/vec4 v000001818b9b12d0_0, 0;
    %load/vec4 v000001818b9b2e50_0;
    %assign/vec4 v000001818b9b3170_0, 0;
    %load/vec4 v000001818b9b1910_0;
    %assign/vec4 v000001818b9b2810_0, 0;
    %load/vec4 v000001818b8bcdd0_0;
    %assign/vec4 v000001818b9b2310_0, 0;
    %load/vec4 v000001818b8d5ea0_0;
    %assign/vec4 v000001818b9b2ef0_0, 0;
    %load/vec4 v000001818b8bcab0_0;
    %assign/vec4 v000001818b9b17d0_0, 0;
    %load/vec4 v000001818b9b1f50_0;
    %assign/vec4 v000001818b9b15f0_0, 0;
    %load/vec4 v000001818b9b1af0_0;
    %assign/vec4 v000001818b9b1a50_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001818b9bfec0;
T_16 ;
    %wait E_000001818b948270;
    %load/vec4 v000001818b9ddd50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001818b9de6b0_0;
    %load/vec4 v000001818b9dca90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9dd0d0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001818b9bfec0;
T_17 ;
    %wait E_000001818b948270;
    %load/vec4 v000001818b9dca90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001818b9dd0d0, 4;
    %assign/vec4 v000001818b9dc950_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001818b9bfec0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9dd350_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001818b9dd350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001818b9dd350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001818b9dd0d0, 0, 4;
    %load/vec4 v000001818b9dd350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001818b9dd350_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001818b9bfec0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001818b9dd350_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001818b9dd350_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001818b9dd350_0;
    %load/vec4a v000001818b9dd0d0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001818b9dd350_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001818b9dd350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001818b9dd350_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001818b9bef20;
T_20 ;
    %wait E_000001818b947c30;
    %load/vec4 v000001818b9dddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001818b9dd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9ddc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9dd530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001818b9dcef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001818b9dd490_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001818b9ddad0_0, 0;
    %assign/vec4 v000001818b9dd3f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001818b9de7f0_0;
    %assign/vec4 v000001818b9dd3f0_0, 0;
    %load/vec4 v000001818b9dc310_0;
    %assign/vec4 v000001818b9ddad0_0, 0;
    %load/vec4 v000001818b9dc8b0_0;
    %assign/vec4 v000001818b9dcef0_0, 0;
    %load/vec4 v000001818b9dc6d0_0;
    %assign/vec4 v000001818b9dd490_0, 0;
    %load/vec4 v000001818b9dce50_0;
    %assign/vec4 v000001818b9dd530_0, 0;
    %load/vec4 v000001818b9de2f0_0;
    %assign/vec4 v000001818b9dd030_0, 0;
    %load/vec4 v000001818b9de1b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001818b9ddc10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001818b7496a0;
T_21 ;
    %wait E_000001818b9474f0;
    %load/vec4 v000001818b9ed740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001818b9ec2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001818b9ec2a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001818b9ec2a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001818b739f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001818b9ec340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001818b9ed380_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001818b739f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001818b9ec340_0;
    %inv;
    %assign/vec4 v000001818b9ec340_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001818b739f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001818b9ed380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001818b9ed380_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001818b9ee000_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
