<msgs>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 22.003 seconds; current allocated memory: 144.090 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 64.822 seconds; current allocated memory: 147.234 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.46 seconds; current allocated memory: 150.113 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.113 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 157.004 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 161.926 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 185.152 MB."/>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:6:21" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:6:21" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 6 Column 21" LoopName="VITIS_LOOP_6_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:6:21" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:6:21" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 6 Column 21" LoopName="VITIS_LOOP_6_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:8:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:17:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:17:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 17 Column 22" LoopName="VITIS_LOOP_17_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:17:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:17:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 17 Column 22" LoopName="VITIS_LOOP_17_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:19:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:29:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:29:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 29 Column 22" LoopName="VITIS_LOOP_29_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:29:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:29:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 29 Column 22" LoopName="VITIS_LOOP_29_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:31:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramidal_hs.cpp:41:20" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramidal_hs.cpp:41:20" LoopLoc-DebugLoc="File ../HS_hls/src/pyramidal_hs.cpp Line 41 Column 20" LoopName="VITIS_LOOP_41_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramidal_hs.cpp:45:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramidal_hs.cpp:45:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:39:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:39:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 39 Column 22" LoopName="VITIS_LOOP_39_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramid_hls.cpp:39:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramid_hls.cpp:39:22" LoopLoc-DebugLoc="File ../HS_hls/src/pyramid_hls.cpp Line 39 Column 22" LoopName="VITIS_LOOP_39_1" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramid_hls.cpp:41:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/pyramidal_hs.cpp:58:20" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/pyramidal_hs.cpp:58:20" LoopLoc-DebugLoc="File ../HS_hls/src/pyramidal_hs.cpp Line 58 Column 20" LoopName="VITIS_LOOP_58_3" PragmaFunction="pyramidal_hs" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/pyramidal_hs.cpp:62:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/pyramidal_hs.cpp:62:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:78:26" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:78:26" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 78 Column 26" LoopName="VITIS_LOOP_78_4" PragmaFunction="horn_schunck_32" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:82:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:82:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:110:27" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:110:27" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 110 Column 27" LoopName="VITIS_LOOP_110_1" PragmaFunction="horn_schunck_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:114:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:114:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/horn_schunck_hsl.cpp:123:27" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/horn_schunck_hsl.cpp:123:27" LoopLoc-DebugLoc="File ../HS_hls/src/horn_schunck_hsl.cpp Line 123 Column 27" LoopName="VITIS_LOOP_123_4" PragmaFunction="horn_schunck_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/horn_schunck_hsl.cpp:127:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/horn_schunck_hsl.cpp:127:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:46:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:46:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 46 Column 22" LoopName="VITIS_LOOP_46_1" PragmaFunction="compute_derivatives_32" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:48:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:48:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:70:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:70:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 70 Column 22" LoopName="VITIS_LOOP_70_1" PragmaFunction="compute_derivatives_16" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:72:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:72:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="../HS_hls/src/derivatives_hls.cpp:12:22" msg_body="Auto pragma insertion for loop"><args LoopLoc="../HS_hls/src/derivatives_hls.cpp:12:22" LoopLoc-DebugLoc="File ../HS_hls/src/derivatives_hls.cpp Line 12 Column 22" LoopName="VITIS_LOOP_12_1" PragmaFunction="compute_derivatives" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="../HS_hls/src/derivatives_hls.cpp:14:1" PragmaSrcLoc-DebugLoc="../HS_hls/src/derivatives_hls.cpp:14:1" PragmaType="loop_flatten"/></msg>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.347 seconds; current allocated memory: 358.707 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 364.656 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 365.910 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 366.348 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 366.352 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 369.195 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 369.203 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 369.449 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 369.473 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 371.824 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 372.094 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_110_1_VITIS_LOOP_112_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 372.516 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 372.613 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) (combination delay: 7.62313 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="Cannot meet target clock period from 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) (combination delay: 8.68243 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" msg_body="The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 10.4631 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 13.4131 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 15.1931 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 65, loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (27.938 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:136" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:129" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:129" src_loc5="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc6="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc7="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc8="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc9="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc10="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:130" src_loc11="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc12="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc13="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" src_loc14="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:132" msg_body="The critical path in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (2.892 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [265]  (2.840 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [266]  (2.950 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:129) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:129) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (2.892 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.416 seconds; current allocated memory: 375.355 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 375.801 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 375.965 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 375.977 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 376.453 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 376.523 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 377.270 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 377.699 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 378.422 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 378.422 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 380.730 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 381.020 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="Cannot meet target clock period from 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) (combination delay: 8.68243 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" msg_body="The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 10.777 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 13.6694 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 16.3631 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 19.2556 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 66, loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (27.938 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:91" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:84" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:84" src_loc5="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc6="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc7="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc8="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc9="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc10="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:85" src_loc11="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc12="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc13="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" src_loc14="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:87" msg_body="The critical path in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [265]  (2.840 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [266]  (2.950 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:84) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.035 seconds; current allocated memory: 383.945 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 384.074 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 384.242 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 384.242 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 384.371 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 384.590 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 385.090 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 385.203 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3_VITIS_LOOP_60_4'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 385.551 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 385.551 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 386.133 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 386.133 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="Cannot meet target clock period from 'mul' operation 26 bit of DSP[124] ('mul_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) to 'sub' operation 16 bit ('sub_ln38_1', ../HS_hls/src/horn_schunck_hsl.cpp:38) (combination delay: 13.8786 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln38', ../HS_hls/src/horn_schunck_hsl.cpp:38) to 'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) (combination delay: 16.2911 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="3" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:44" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:38" msg_body="The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 56, Depth = 62, loop 'VITIS_LOOP_33_5'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (28.952 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="15" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:43" src_loc5="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc6="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc7="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc8="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc9="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc10="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:37" src_loc11="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc12="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc13="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" src_loc14="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../HS_hls/src/horn_schunck_hsl.cpp:40" msg_body="The critical path in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)
	'mul' operation 26 bit of DSP[118] ('mul_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [117]  (2.840 ns)
	'sub' operation 26 bit of DSP[118] ('sub_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [118]  (2.950 ns)
	'store' operation ('store_forwarded3_write_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) of variable 'trunc_ln', ../HS_hls/src/horn_schunck_hsl.cpp:43 16 bit on local variable 'store_forwarded3' [127]  (1.029 ns)
	'load' operation 16 bit ('store_forwarded3_load', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'store_forwarded3' [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln37_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) [58]  (1.488 ns)
	'add' operation 18 bit ('add_ln37_5', ../HS_hls/src/horn_schunck_hsl.cpp:37) [65]  (2.558 ns)
	'sub' operation 18 bit ('sub_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [67]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [69]  (1.488 ns)
	'select' operation 16 bit ('u_avg', ../HS_hls/src/horn_schunck_hsl.cpp:37) [71]  (0.549 ns)
	'mul' operation 32 bit of DSP[102] ('mul_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [92]  (2.840 ns)
	'add' operation 33 bit of DSP[102] ('add_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [102]  (2.950 ns)
	'add' operation 33 bit of DSP[103] ('add_ln40_1', ../HS_hls/src/horn_schunck_hsl.cpp:40) [103]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.704 seconds; current allocated memory: 387.098 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 387.219 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 387.336 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 387.336 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 387.816 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 388.199 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 391.449 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 394.836 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.752 seconds; current allocated memory: 398.129 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 403.488 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 406.242 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.299 seconds; current allocated memory: 411.941 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 415.668 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.344 seconds; current allocated memory: 422.516 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 423.414 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.522 seconds; current allocated memory: 426.148 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 429.074 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 433.328 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.319 seconds; current allocated memory: 440.730 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 447.883 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.317 seconds; current allocated memory: 449.637 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 450.918 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 453.973 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 454.707 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.721 seconds; current allocated memory: 457.402 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 461.281 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.286 seconds; current allocated memory: 466.078 MB."/>
</msgs>
