<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element DE5Top_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element S5_DDR3_QSYS
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element S5_DDR3_QSYS
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element S5_DDR3_QSYS
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element S5_DDR3_QSYS
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element clk_156
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element mac_a
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element mac_a_rx_fifo
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element mac_a_tx_fifo
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element mac_b
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element mac_b_rx_fifo
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element mac_b_tx_fifo
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element mac_c
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element mac_c_rx_fifo
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element mac_c_tx_fifo
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element mac_d
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element mac_d_rx_fifo
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element mac_d_tx_fifo
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element mem_if_ddr3_emif
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element mem_if_ddr3_emif.avl
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element mem_if_ddr3_emif_2
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="5SGXEA7N2F45C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName" value="Golden_top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="board_id" internal="DE5Top_0.board_id" type="conduit" dir="end" />
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="clk_156" internal="clk_156.clk_in" type="clock" dir="end" />
 <interface
   name="ddr3_reset"
   internal="mem_if_ddr3_emif.afi_reset_export"
   type="reset"
   dir="start" />
 <interface name="de5top_0_out" internal="DE5Top_0.out" />
 <interface
   name="mac_a_pause"
   internal="mac_a.avalon_st_pause"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_a_xgmii_rx"
   internal="mac_a.xgmii_rx"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_a_xgmii_tx"
   internal="mac_a.xgmii_tx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mac_b_pause"
   internal="mac_b.avalon_st_pause"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_b_xgmii_rx"
   internal="mac_b.xgmii_rx"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_b_xgmii_tx"
   internal="mac_b.xgmii_tx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mac_c_pause"
   internal="mac_c.avalon_st_pause"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_c_xgmii_rx"
   internal="mac_c.xgmii_rx"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_c_xgmii_tx"
   internal="mac_c.xgmii_tx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mac_d_pause"
   internal="mac_d.avalon_st_pause"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_d_xgmii_rx"
   internal="mac_d.xgmii_rx"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mac_d_xgmii_tx"
   internal="mac_d.xgmii_tx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mem_if_ddr3_emif_2_status"
   internal="mem_if_ddr3_emif_2.status"
   type="conduit"
   dir="end" />
 <interface
   name="mem_if_ddr3_emif_status"
   internal="mem_if_ddr3_emif.status"
   type="conduit"
   dir="end" />
 <interface
   name="memory"
   internal="mem_if_ddr3_emif.memory"
   type="conduit"
   dir="end" />
 <interface
   name="memory_2"
   internal="mem_if_ddr3_emif_2.memory"
   type="conduit"
   dir="end" />
 <interface name="oct" internal="mem_if_ddr3_emif.oct" type="conduit" dir="end" />
 <interface name="oct_2" internal="mem_if_ddr3_emif_2.oct" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="reset_156"
   internal="clk_156.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="DE5Top_0" kind="DE5Top" version="1.0" enabled="1" />
 <module name="clk_156" kind="clock_source" version="16.0" enabled="1">
  <parameter name="clockFrequency" value="156250000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_50" kind="clock_source" version="16.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="16.0"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="270000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module name="mac_a" kind="altera_eth_10g_mac" version="16.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="ENABLE_SUPP_ADDR" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="0" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
 </module>
 <module
   name="mac_a_rx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module
   name="mac_a_tx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module name="mac_b" kind="altera_eth_10g_mac" version="16.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="ENABLE_SUPP_ADDR" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="0" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
 </module>
 <module
   name="mac_b_rx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module
   name="mac_b_tx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module name="mac_c" kind="altera_eth_10g_mac" version="16.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="ENABLE_SUPP_ADDR" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="0" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
 </module>
 <module
   name="mac_c_rx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module
   name="mac_c_tx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module name="mac_d" kind="altera_eth_10g_mac" version="16.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="ENABLE_SUPP_ADDR" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="0" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
 </module>
 <module
   name="mac_d_rx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module
   name="mac_d_tx_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module
   name="mem_if_ddr3_emif"
   kind="altera_mem_if_ddr3_emif"
   version="16.0"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="8" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="Master" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="540.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="Master" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="Master" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="RATE" value="Half" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module
   name="mem_if_ddr3_emif_2"
   kind="altera_mem_if_ddr3_emif"
   version="16.0"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="8" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="Slave" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="540.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="Slave" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="Slave" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="RATE" value="Half" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <connection
   kind="avalon"
   version="16.0"
   start="DE5Top_0.dram_1"
   end="mem_if_ddr3_emif.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="DE5Top_0.dram_2"
   end="mem_if_ddr3_emif_2.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="DE5Top_0.jtag_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_a.avalon_st_rx"
   end="mac_a_rx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_b.avalon_st_rx"
   end="mac_b_rx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_c.avalon_st_rx"
   end="mac_c_rx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_d.avalon_st_rx"
   end="mac_d_rx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="DE5Top_0.eastmac_source"
   end="mac_c_tx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="DE5Top_0.northmac_source"
   end="mac_a_tx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_a_tx_fifo.out"
   end="mac_a.avalon_st_tx" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_b_tx_fifo.out"
   end="mac_b.avalon_st_tx" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_c_tx_fifo.out"
   end="mac_c.avalon_st_tx" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_d_tx_fifo.out"
   end="mac_d.avalon_st_tx" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_b_rx_fifo.out"
   end="DE5Top_0.eastmac_sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_a_rx_fifo.out"
   end="DE5Top_0.northmac_sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_c_rx_fifo.out"
   end="DE5Top_0.southmac_sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="mac_d_rx_fifo.out"
   end="DE5Top_0.westmac_sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="DE5Top_0.southmac_source"
   end="mac_b_tx_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="DE5Top_0.westmac_source"
   end="mac_d_tx_fifo.in" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mem_if_ddr3_emif_2.afi_clk_in" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="jtag_uart_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="DE5Top_0.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_a_tx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_b_tx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_c_tx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_d_tx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_a_rx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_b_rx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_c_rx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_clk"
   end="mac_d_rx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="mem_if_ddr3_emif.afi_half_clk"
   end="mem_if_ddr3_emif_2.afi_half_clk_in" />
 <connection kind="clock" version="16.0" start="clk_50.clk" end="mac_a.csr_clk" />
 <connection kind="clock" version="16.0" start="clk_50.clk" end="mac_b.csr_clk" />
 <connection kind="clock" version="16.0" start="clk_50.clk" end="mac_c.csr_clk" />
 <connection kind="clock" version="16.0" start="clk_50.clk" end="mac_d.csr_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_a_rx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_b_rx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_c_rx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_d_rx_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_a_tx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_b_tx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_c_tx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_156.clk"
   end="mac_d_tx_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_50.clk"
   end="mem_if_ddr3_emif.pll_ref_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_a.rx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_b.rx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_c.rx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_d.rx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_a.tx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_b.tx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_c.tx_clk" />
 <connection kind="clock" version="16.0" start="clk_156.clk" end="mac_d.tx_clk" />
 <connection
   kind="conduit"
   version="16.0"
   start="mem_if_ddr3_emif.dll_sharing"
   end="mem_if_ddr3_emif_2.dll_sharing">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="mem_if_ddr3_emif.oct_sharing"
   end="mem_if_ddr3_emif_2.oct_sharing">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="mem_if_ddr3_emif.pll_sharing"
   end="mem_if_ddr3_emif_2.pll_sharing">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mem_if_ddr3_emif_2.afi_reset_in" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_a_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_b_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_c_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_d_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_a_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_b_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_c_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="mac_d_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="mem_if_ddr3_emif.afi_reset"
   end="DE5Top_0.reset_sink" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_a.csr_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_b.csr_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_c.csr_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_d.csr_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mem_if_ddr3_emif.global_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mem_if_ddr3_emif_2.global_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_a_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_a_rx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_b_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_b_rx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_c_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_c_rx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_d_tx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_d_rx_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_a_tx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_a_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_b_tx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_b_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_c_tx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_c_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_d_tx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mac_d_rx_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="DE5Top_0.reset_sink" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_a.rx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_b.rx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_c.rx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_d.rx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mem_if_ddr3_emif.soft_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_50.clk_reset"
   end="mem_if_ddr3_emif_2.soft_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_a.tx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_b.tx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_c.tx_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_156.clk_reset"
   end="mac_d.tx_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
</system>
