-sverilog -timescale=1ns/1ns +acc +vpi
+incdir+../../../../src 
../../../../src/uvm_pkg.sv 
+incdir+../../../xbus/sv
../../../xbus/sv/xbus.svh
+incdir+../common
+incdir+../common/reg_defn
+incdir+../common/sequences
../common/reg_defn/ral_xa0.sv
../common/xbus_top.sv
../common/xbus_test.sv
+define+XA0_TOP_PATH=xbus_ral_tb_top.dut
../../../../lib/libuvm_vcs.so 
