m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vand_gate_level
Z0 !s110 1515844348
!i10b 1
!s100 <cR0R_I1haRQ1jJIJK:_V1
ILRNKH_Z6cmeL3cdnadg3K0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates
Z3 w1515844336
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v
L0 1
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1515844348.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vtest_and_gate_level
R0
!i10b 1
!s100 ?dCGb>:Ye@06BgF_ki_I41
IndQhgEPBOUjZlV>5e4G^T0
R1
R2
R3
R4
R5
L0 9
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
