// Verilog netlist file generated by Workcraft -- http://workcraft.org/

module VME (d, lds, dtack, dsr, dsw, ldtack);
    input dsr, dsw, ldtack;
    output d, lds, dtack;

    NAND3B U1 (.ON(U1__ON), .AN(OUT_BUBBLE3__ON), .B(ldtack), .C(dsr));
    // This inverter should have a short delay
    INV IN_BUBBLE3 (.ON(IN_BUBBLE3__ON), .I(OUT_BUBBLE2__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE5 (.ON(IN_BUBBLE5__ON), .I(ldtack));
    OAI221 U7 (.ON(U7__ON), .A1(IN_BUBBLE3__ON), .A2(d), .B1(IN_BUBBLE5__ON), .B2(OUT_BUBBLE3__ON), .C(dsw));
    NAND2 U8 (.ON(d), .A(U7__ON), .B(U1__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE10 (.ON(IN_BUBBLE10__ON), .I(OUT_BUBBLE3__ON));
    INV OUT_BUBBLE1 (.ON(OUT_BUBBLE1__ON), .I(U14__ON));
    OAI221 U14 (.ON(U14__ON), .A1(d), .A2(dsr), .B1(dsr), .B2(OUT_BUBBLE2__ON), .C(IN_BUBBLE10__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE16 (.ON(IN_BUBBLE16__ON), .I(OUT_BUBBLE2__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE18 (.ON(IN_BUBBLE18__ON), .I(dsw));
    OAI31 U20 (.ON(U20__ON), .A1(IN_BUBBLE18__ON), .A2(IN_BUBBLE16__ON), .A3(d), .B(OUT_BUBBLE3__ON));
    C2 U21 (.Q(lds), .A(U20__ON), .B(OUT_BUBBLE1__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE23 (.ON(IN_BUBBLE23__ON), .I(OUT_BUBBLE3__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE25 (.ON(IN_BUBBLE25__ON), .I(OUT_BUBBLE2__ON));
    AOI221 U26 (.ON(dtack), .A1(IN_BUBBLE23__ON), .A2(dsw), .B1(d), .B2(OUT_BUBBLE3__ON), .C(IN_BUBBLE25__ON));
    // This inverter should have a short delay
    INV IN_BUBBLE28 (.ON(IN_BUBBLE28__ON), .I(OUT_BUBBLE3__ON));
    INV OUT_BUBBLE2 (.ON(OUT_BUBBLE2__ON), .I(U31__ON));
    OAI222 U31 (.ON(U31__ON), .A1(IN_BUBBLE28__ON), .A2(dsw), .B1(OUT_BUBBLE2__ON), .B2(d), .C1(d), .C2(lds));
    // This inverter should have a short delay
    INV IN_BUBBLE33 (.ON(IN_BUBBLE33__ON), .I(d));
    INV OUT_BUBBLE3 (.ON(OUT_BUBBLE3__ON), .I(U36__ON));
    AOI32 U36 (.ON(U36__ON), .A1(IN_BUBBLE33__ON), .A2(ldtack), .A3(OUT_BUBBLE2__ON), .B1(ldtack), .B2(OUT_BUBBLE3__ON));

    // signal values at the initial state:
    // IN_BUBBLE5__ON U14__ON IN_BUBBLE33__ON IN_BUBBLE10__ON IN_BUBBLE16__ON IN_BUBBLE18__ON !OUT_BUBBLE1__ON U20__ON !dsr U7__ON IN_BUBBLE25__ON IN_BUBBLE28__ON !d !lds !dtack U36__ON !ldtack U31__ON !OUT_BUBBLE3__ON U1__ON IN_BUBBLE3__ON !dsw IN_BUBBLE23__ON !OUT_BUBBLE2__ON
endmodule
