// Seed: 4022491668
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[{-1} :-1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23[1 : (1)]
);
  input logic [7:0] id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input logic [7:0] id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1'b0!=id_7 : 1],
    id_6,
    _id_7[1 :-1],
    id_8
);
  output wire id_8;
  inout logic [7:0] _id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_6,
      id_4,
      id_1,
      id_3,
      id_1,
      id_2,
      id_5,
      id_1,
      id_1,
      id_4,
      id_8,
      id_3,
      id_4,
      id_5
  );
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter integer id_9 = 1 ? 1 : 1'b0;
endmodule
