

================================================================
== Vivado HLS Report for 'loopback'
================================================================
* Date:           Mon Apr 27 12:51:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.316|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  202|  202|  202|  202|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  200|  200|         2|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [loopback.cpp:3]   --->   Operation 7 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @loopback_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.preheader.0" [loopback.cpp:11]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ %add_ln11, %0 ], [ 0, %.preheader.preheader.0 ]" [loopback.cpp:11]   --->   Operation 11 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln11 = icmp eq i7 %k_0_0, -28" [loopback.cpp:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.40ns)   --->   "%add_ln11 = add i7 %k_0_0, 1" [loopback.cpp:11]   --->   Operation 14 'add' 'add_ln11' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %1, label %0" [loopback.cpp:11]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %k_0_0 to i64" [loopback.cpp:12]   --->   Operation 16 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln12" [loopback.cpp:12]   --->   Operation 17 'getelementptr' 'a_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [loopback.cpp:12]   --->   Operation 18 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 19 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [loopback.cpp:20]   --->   Operation 19 'load' 'v' <Predicate = (icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 20 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [loopback.cpp:12]   --->   Operation 20 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %a_load to i32" [loopback.cpp:12]   --->   Operation 21 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln12" [loopback.cpp:12]   --->   Operation 22 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.15ns)   --->   "store i32 %sext_ln12, i32* %out_addr_1, align 4" [loopback.cpp:12]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.preheader.0" [loopback.cpp:11]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.15>
ST_4 : Operation 25 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [loopback.cpp:20]   --->   Operation 25 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "ret i32 %v" [loopback.cpp:25]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_0', loopback.cpp:11) with incoming values : ('add_ln11', loopback.cpp:11) [10]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k_0_0', loopback.cpp:11) with incoming values : ('add_ln11', loopback.cpp:11) [10]  (0 ns)
	'getelementptr' operation ('a_addr', loopback.cpp:12) [17]  (0 ns)
	'load' operation ('a_load', loopback.cpp:12) on array 'a' [18]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load', loopback.cpp:12) on array 'a' [18]  (1.16 ns)
	'store' operation ('store_ln12', loopback.cpp:12) of variable 'sext_ln12', loopback.cpp:12 on array 'out_r' [21]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', loopback.cpp:20) on array 'out_r' [24]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
