// Programs
0;CONFIG0.RES0.INSTANCE0;PROGRAM0;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;PROGRAM0;
1;VAR;CONFIG0.RES0.INSTANCE0.I_PBFILL;CONFIG0.RES0.INSTANCE0.I_PBFILL;BOOL;
2;VAR;CONFIG0.RES0.INSTANCE0.Q_FILLLIGHT;CONFIG0.RES0.INSTANCE0.Q_FILLLIGHT;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.HMI_FILL;CONFIG0.RES0.INSTANCE0.HMI_FILL;BOOL;
4;VAR;CONFIG0.RES0.INSTANCE0.Q_LIGHTDISCHARGE;CONFIG0.RES0.INSTANCE0.Q_LIGHTDISCHARGE;BOOL;
5;VAR;CONFIG0.RES0.INSTANCE0.HMI_DIS;CONFIG0.RES0.INSTANCE0.HMI_DIS;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.FILLING;CONFIG0.RES0.INSTANCE0.FILLING;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.DISCHARGING;CONFIG0.RES0.INSTANCE0.DISCHARGING;BOOL;
8;VAR;CONFIG0.RES0.INSTANCE0.AUTOMODE;CONFIG0.RES0.INSTANCE0.AUTOMODE;BOOL;
9;VAR;CONFIG0.RES0.INSTANCE0.Q_FILLVALVE;CONFIG0.RES0.INSTANCE0.Q_FILLVALVE;INT;
10;VAR;CONFIG0.RES0.INSTANCE0.Q_DISCHARGEVALVE;CONFIG0.RES0.INSTANCE0.Q_DISCHARGEVALVE;INT;
11;VAR;CONFIG0.RES0.INSTANCE0.Q_DISPLAY;CONFIG0.RES0.INSTANCE0.Q_DISPLAY;INT;
12;VAR;CONFIG0.RES0.INSTANCE0.LEVELRAW;CONFIG0.RES0.INSTANCE0.LEVELRAW;INT;
13;VAR;CONFIG0.RES0.INSTANCE0.I_PBDISCHARGE;CONFIG0.RES0.INSTANCE0.I_PBDISCHARGE;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.LEVELPCT;CONFIG0.RES0.INSTANCE0.LEVELPCT;REAL;
15;VAR;CONFIG0.RES0.INSTANCE0.TIMEFILLING;CONFIG0.RES0.INSTANCE0.TIMEFILLING;TIME;
16;VAR;CONFIG0.RES0.INSTANCE0.TIMEFILLINGINT;CONFIG0.RES0.INSTANCE0.TIMEFILLINGINT;INT;
17;VAR;CONFIG0.RES0.INSTANCE0.TIMEDISCARGING;CONFIG0.RES0.INSTANCE0.TIMEDISCARGING;TIME;
18;VAR;CONFIG0.RES0.INSTANCE0.TIMEDISCARGINGINT;CONFIG0.RES0.INSTANCE0.TIMEDISCARGINGINT;INT;
19;VAR;CONFIG0.RES0.INSTANCE0.PBFILL_PREV;CONFIG0.RES0.INSTANCE0.PBFILL_PREV;BOOL;
20;VAR;CONFIG0.RES0.INSTANCE0.PBDIS_PREV;CONFIG0.RES0.INSTANCE0.PBDIS_PREV;BOOL;
21;VAR;CONFIG0.RES0.INSTANCE0.R_EDGE_FILL;CONFIG0.RES0.INSTANCE0.R_EDGE_FILL;BOOL;
22;VAR;CONFIG0.RES0.INSTANCE0.R_EDGE_AUTO;CONFIG0.RES0.INSTANCE0.R_EDGE_AUTO;BOOL;
23;VAR;CONFIG0.RES0.INSTANCE0.F_EDGE_DIS;CONFIG0.RES0.INSTANCE0.F_EDGE_DIS;BOOL;
24;FB;CONFIG0.RES0.INSTANCE0.PID0;CONFIG0.RES0.INSTANCE0.PID0;PID;
25;VAR;CONFIG0.RES0.INSTANCE0.PID0.EN;CONFIG0.RES0.INSTANCE0.PID0.EN;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.PID0.ENO;CONFIG0.RES0.INSTANCE0.PID0.ENO;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.PID0.AUTO;CONFIG0.RES0.INSTANCE0.PID0.AUTO;BOOL;
28;VAR;CONFIG0.RES0.INSTANCE0.PID0.PV;CONFIG0.RES0.INSTANCE0.PID0.PV;REAL;
29;VAR;CONFIG0.RES0.INSTANCE0.PID0.SP;CONFIG0.RES0.INSTANCE0.PID0.SP;REAL;
30;VAR;CONFIG0.RES0.INSTANCE0.PID0.X0;CONFIG0.RES0.INSTANCE0.PID0.X0;REAL;
31;VAR;CONFIG0.RES0.INSTANCE0.PID0.KP;CONFIG0.RES0.INSTANCE0.PID0.KP;REAL;
32;VAR;CONFIG0.RES0.INSTANCE0.PID0.TR;CONFIG0.RES0.INSTANCE0.PID0.TR;REAL;
33;VAR;CONFIG0.RES0.INSTANCE0.PID0.TD;CONFIG0.RES0.INSTANCE0.PID0.TD;REAL;
34;VAR;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;TIME;
35;VAR;CONFIG0.RES0.INSTANCE0.PID0.XOUT;CONFIG0.RES0.INSTANCE0.PID0.XOUT;REAL;
36;VAR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;REAL;
37;FB;CONFIG0.RES0.INSTANCE0.PID0.ITERM;CONFIG0.RES0.INSTANCE0.PID0.ITERM;INTEGRAL;
38;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;BOOL;
39;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;BOOL;
40;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;BOOL;
41;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;BOOL;
42;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;REAL;
43;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;REAL;
44;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;TIME;
45;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;BOOL;
46;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;REAL;
47;FB;CONFIG0.RES0.INSTANCE0.PID0.DTERM;CONFIG0.RES0.INSTANCE0.PID0.DTERM;DERIVATIVE;
48;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;BOOL;
49;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;BOOL;
50;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;BOOL;
51;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;REAL;
52;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;TIME;
53;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;REAL;
54;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;REAL;
55;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;REAL;
56;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;REAL;
57;VAR;CONFIG0.RES0.INSTANCE0.AUTOMODE_PREV;CONFIG0.RES0.INSTANCE0.AUTOMODE_PREV;BOOL;
58;VAR;CONFIG0.RES0.INSTANCE0.SP;CONFIG0.RES0.INSTANCE0.SP;REAL;
59;VAR;CONFIG0.RES0.INSTANCE0.PV;CONFIG0.RES0.INSTANCE0.PV;REAL;
60;VAR;CONFIG0.RES0.INSTANCE0.PV_LO;CONFIG0.RES0.INSTANCE0.PV_LO;INT;
61;VAR;CONFIG0.RES0.INSTANCE0.PV_HI;CONFIG0.RES0.INSTANCE0.PV_HI;INT;
62;VAR;CONFIG0.RES0.INSTANCE0.SP_LO;CONFIG0.RES0.INSTANCE0.SP_LO;INT;
63;VAR;CONFIG0.RES0.INSTANCE0.SP_HI;CONFIG0.RES0.INSTANCE0.SP_HI;INT;
64;VAR;CONFIG0.RES0.INSTANCE0.U_MANUAL;CONFIG0.RES0.INSTANCE0.U_MANUAL;REAL;
65;VAR;CONFIG0.RES0.INSTANCE0.U_AUTO;CONFIG0.RES0.INSTANCE0.U_AUTO;REAL;
66;VAR;CONFIG0.RES0.INSTANCE0.KP;CONFIG0.RES0.INSTANCE0.KP;REAL;
67;VAR;CONFIG0.RES0.INSTANCE0.KI;CONFIG0.RES0.INSTANCE0.KI;REAL;
68;VAR;CONFIG0.RES0.INSTANCE0.KD;CONFIG0.RES0.INSTANCE0.KD;REAL;
69;VAR;CONFIG0.RES0.INSTANCE0.KP_LO;CONFIG0.RES0.INSTANCE0.KP_LO;INT;
70;VAR;CONFIG0.RES0.INSTANCE0.KP_HI;CONFIG0.RES0.INSTANCE0.KP_HI;INT;
71;VAR;CONFIG0.RES0.INSTANCE0.KI_LO;CONFIG0.RES0.INSTANCE0.KI_LO;INT;
72;VAR;CONFIG0.RES0.INSTANCE0.KI_HI;CONFIG0.RES0.INSTANCE0.KI_HI;INT;
73;VAR;CONFIG0.RES0.INSTANCE0.KD_LO;CONFIG0.RES0.INSTANCE0.KD_LO;INT;
74;VAR;CONFIG0.RES0.INSTANCE0.KD_HI;CONFIG0.RES0.INSTANCE0.KD_HI;INT;
75;VAR;CONFIG0.RES0.INSTANCE0.TMP;CONFIG0.RES0.INSTANCE0.TMP;REAL;
76;VAR;CONFIG0.RES0.INSTANCE0.INTTERM;CONFIG0.RES0.INSTANCE0.INTTERM;REAL;
77;VAR;CONFIG0.RES0.INSTANCE0.TS_S;CONFIG0.RES0.INSTANCE0.TS_S;REAL;
78;VAR;CONFIG0.RES0.INSTANCE0.ERROR;CONFIG0.RES0.INSTANCE0.ERROR;REAL;
79;VAR;CONFIG0.RES0.INSTANCE0.ERROR_PREV;CONFIG0.RES0.INSTANCE0.ERROR_PREV;REAL;
80;VAR;CONFIG0.RES0.INSTANCE0.DERROR;CONFIG0.RES0.INSTANCE0.DERROR;REAL;
81;VAR;CONFIG0.RES0.INSTANCE0._RAW_DI;CONFIG0.RES0.INSTANCE0._RAW_DI;DINT;
82;VAR;CONFIG0.RES0.INSTANCE0._LOW;CONFIG0.RES0.INSTANCE0._LOW;WORD;
83;VAR;CONFIG0.RES0.INSTANCE0._HIW;CONFIG0.RES0.INSTANCE0._HIW;WORD;
84;VAR;CONFIG0.RES0.INSTANCE0._LODW;CONFIG0.RES0.INSTANCE0._LODW;DWORD;
85;VAR;CONFIG0.RES0.INSTANCE0._HIDW;CONFIG0.RES0.INSTANCE0._HIDW;DWORD;
86;VAR;CONFIG0.RES0.INSTANCE0._RAW_DW;CONFIG0.RES0.INSTANCE0._RAW_DW;DWORD;


// Ticktime
20000000
