// Seed: 2940889152
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = -1;
  wire id_3, id_4;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    output wire id_13,
    input wire id_14,
    output tri1 id_15,
    inout supply1 id_16,
    input wire id_17,
    output wor id_18
);
  logic id_20 = id_2;
  wire [1 : 1] id_21;
  wire id_22;
  supply0 id_23;
  module_0 modCall_1 (id_21);
  assign id_23 = 1 != -1 ? -1 : 1 ? !id_11 : id_4 - {1{-1}};
endmodule
