"#instruction","registertype","num operands","imm op","test mode","instr set","options"
,,,,,,
"$text=\nInteger vector logic instructions",,,,,,
,,,,,,
"pand","mmx",2,,"lt","mmx",
"pand",128,2,,"lt","sse2",
"vpand",256,3,,"ltm","avx2",
"vpandd",512,3,,"lt","avx512",
"vpandn",256,3,,"lt","avx2",
"vpor",256,3,,"lt","avx2",
"vpxor",256,3,,"lt","avx2",
"vpternlogd",128,3,"0x15","lt","avx512vl",
"vpternlogd",512,3,"0x15","lt","avx512",
"vpternlogq",512,3,"0x15","lt","avx512",
,,,,,,
"ptest",128,2,,"tm","sse4.1",
"vptest",256,2,,"tm","avx",
"$text=\nround trip latency: ptest / setb / movd",,,,,,
"ptest",128,2,,"macros=latencycf.inc","sse4.1",
"$text=\nround trip latency: vptest / setb / vmovd",,,,,,
"vptest",256,2,,"macros=latencycf.inc","avx",
,,,,,,
"VPTESTMD",512,3,,"maskcmplt","avx512",
"VPTESTMQ",512,3,,"maskcmplt","avx512",
"VPTESTNMD",512,3,,"maskcmplt","avx512",
"VPTESTNMQ",512,3,,"maskcmplt","avx512",
,,,,,,
"psllw","mmx",2,,"lt","mmx",
"psllw",128,2,,"lt","sse2",
"psllw","mmx",1,2,"lt","mmx",
"psllw",128,1,3,"lt","sse2",
"vpsllw",256,2,4,"lt","avx2",
"vpsllw",512,2,5,"lt","avx512bw",
"pslld",128,2,,"ltm","sse2",
"pslld",128,1,1,"lt","sse2",
"psllq",128,2,,"lt","sse2",
"psllq",128,1,2,"lt","sse2",
"psrld",128,2,,"lt","sse2",
"psrld",128,1,1,"lt","sse2",
"psrad",128,2,,"lt","sse2",
"psrad",128,1,1,"lt","sse2",
"pslldq",128,1,2,"lt","sse2",
"vpslldq",256,2,3,"lt","avx2",
"vpslldq",512,2,4,"lt","avx512bw",
"vpsrldq",256,2,3,"lt","avx2",
,,,,,,
"vpsllw",128,3,,"lt","avx",
"vpsllw",256,3,,"macros=miscellaneous.inc","avx2","tmode=L modelins=vpsllw"
"vpsllw",256,3,,"macros=miscellaneous.inc","avx2","tmode=T modelins=vpsllw"
"vpsllw",512,3,,"macros=miscellaneous.inc","avx512bw","tmode=L modelins=vpsllw"
"vpsllw",512,3,,"macros=miscellaneous.inc","avx512bw","tmode=T modelins=vpsllw"
,,,,,,
"vpsllvw",128,3,,"lt","avx512vl",
"vpsllvw",256,3,,"lt","avx512vl",
"vpsllvw",512,3,,"lt","avx512bw",
"vpsllvd",128,3,,"lt","avx2",
"vpsllvd",256,3,,"lt","avx2",
"vpsllvd",512,3,,"lt","avx512bw",
"vpsllvq",128,3,,"lt","avx2",
"vpsllvq",256,3,,"lt","avx2",
"vpsllvq",512,3,,"lt","avx512bw",
,,,,,,
"VPROLD",128,2,3,"ltm","avx512vl",
"VPROLD",256,2,3,"ltm","avx512vl",
"VPROLD",512,2,3,"ltm","avx512",
"VPROLQ",512,2,3,"ltm","avx512",
"VPROLVD",128,3,,"ltm","avx512vl",
"VPROLVD",256,3,,"ltm","avx512vl",
"VPROLVD",512,3,,"ltm","avx512",
"VPROLVQ",512,3,,"ltm","avx512",
"VPRORD",512,2,3,"ltm","avx512",
"VPRORQ",512,2,3,"ltm","avx512",
"VPRORVD",512,3,,"ltm","avx512",
"VPRORVQ",512,3,,"ltm","avx512",
,,,,,,
"VPSRAVD",512,3,,"ltm","avx512",
"VPSRAVQ",512,3,,"ltm","avx512",
"VPSRLVD",512,3,,"ltm","avx512",
"VPSRLVQ",512,3,,"ltm","avx512",
,,,,,,
"vplzcntd",128,2,,"ltm","avx512cd",
"vplzcntd",256,2,,"ltm","avx512cd",
"vplzcntd",512,2,,"ltm","avx512cd",
"vplzcntq",128,2,,"ltm","avx512cd",
"vplzcntq",256,2,,"ltm","avx512cd",
"vplzcntq",512,2,,"ltm","avx512cd",
"vpconflictd",128,2,,"ltm","avx512cd",
"vpconflictd",256,2,,"ltm","avx512cd",
"vpconflictd",512,2,,"ltm","avx512cd",
"vpconflictq",128,2,,"ltm","avx512cd",
"vpconflictq",256,2,,"ltm","avx512cd",
"vpconflictq",512,2,,"ltm","avx512cd",
,,,,,,
"pclmulqdq",128,2,1,"ltm","pclmulqdq",
"aesdec",128,2,,"ltm","aes",
"aesdeclast",128,2,,"lt","aes",
"aesenc",128,2,,"ltm","aes",
"aesenclast",128,2,,"lt","aes",
"aesimc",128,2,,"lt","aes",
"aeskeygenassist",128,2,5,"lt","aes",
,,,,,,
"emms","mmx",0,,"t","mmx",
"$text=\nSHA instructions",,,,,,
"SHA1RNDS4",128,2,1,"lt","sha",
"SHA1NEXTE",128,2,,"lt","sha",
"SHA1MSG1",128,2,,"lt","sha",
"SHA1MSG2",128,2,,"lt","sha",
"SHA256RNDS2",128,3,,"macros=miscellaneous.inc","sha","tmode=L modelins=blendvps"
"SHA256RNDS2",128,3,,"macros=miscellaneous.inc","sha","tmode=T modelins=blendvps"
"SHA256MSG1",128,2,,"lt","sha",
"SHA256MSG2",128,2,,"lt","sha",
