# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jan 20 2024 18:30:02

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
			6.1.2::Path details for port: i_Switch_2
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
			6.2.2::Path details for port: o_LED_2
			6.2.3::Path details for port: o_LED_3
			6.2.4::Path details for port: o_LED_4
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
			6.4.2::Path details for port: i_Switch_2
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
			6.5.2::Path details for port: o_LED_2
			6.5.3::Path details for port: o_LED_3
			6.5.4::Path details for port: o_LED_4
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 158.43 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            33688       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       4104         i_Clk:R                
i_Switch_2  i_Clk       3936         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       9877          i_Clk:R                
o_LED_2    i_Clk       9877          i_Clk:R                
o_LED_3    i_Clk       9877          i_Clk:R                
o_LED_4    i_Clk       9877          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -148        i_Clk:R                
i_Switch_2  i_Clk       -148        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       9240                  i_Clk:R                
o_LED_2    i_Clk       9240                  i_Clk:R                
o_LED_3    i_Clk       9240                  i_Clk:R                
o_LED_4    i_Clk       9240                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 158.43 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/sr
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__657/I                                                      SRMux                          0              8027  33688  RISE       1
I__657/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/sr
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__657/I                                                      SRMux                          0              8027  33688  RISE       1
I__657/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 4104


Data Path Delay                6282
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 4104

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                Demux_Toggle_TOP           0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__397/I                                                  Odrv12                     0      1127               RISE  1       
I__397/O                                                  Odrv12                     491    1618               RISE  1       
I__398/I                                                  Span12Mux_v                0      1618               RISE  1       
I__398/O                                                  Span12Mux_v                491    2109               RISE  1       
I__400/I                                                  Sp12to4                    0      2109               RISE  1       
I__400/O                                                  Sp12to4                    428    2537               RISE  1       
I__402/I                                                  Span4Mux_h                 0      2537               RISE  1       
I__402/O                                                  Span4Mux_h                 302    2838               RISE  1       
I__403/I                                                  LocalMux                   0      2838               RISE  1       
I__403/O                                                  LocalMux                   330    3168               RISE  1       
I__404/I                                                  InMux                      0      3168               RISE  1       
I__404/O                                                  InMux                      259    3428               RISE  1       
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in0                LogicCell40_SEQ_MODE_0000  0      3428               RISE  1       
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000  449    3876               RISE  1       
I__125/I                                                  Odrv4                      0      3876               RISE  1       
I__125/O                                                  Odrv4                      351    4227               RISE  1       
I__126/I                                                  Span4Mux_s3_h              0      4227               RISE  1       
I__126/O                                                  Span4Mux_s3_h              231    4459               RISE  1       
I__127/I                                                  LocalMux                   0      4459               RISE  1       
I__127/O                                                  LocalMux                   330    4788               RISE  1       
I__128/I                                                  IoInMux                    0      4788               RISE  1       
I__128/O                                                  IoInMux                    259    5048               RISE  1       
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5048               RISE  1       
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5665               RISE  18      
I__246/I                                                  gio2CtrlBuf                0      5665               RISE  1       
I__246/O                                                  gio2CtrlBuf                0      5665               RISE  1       
I__247/I                                                  GlobalMux                  0      5665               RISE  1       
I__247/O                                                  GlobalMux                  154    5819               RISE  1       
I__248/I                                                  SRMux                      0      5819               RISE  1       
I__248/O                                                  SRMux                      463    6282               RISE  1       
Debounce_Sw1.r_Count_0_LC_4_6_7/sr                        LogicCell40_SEQ_MODE_1000  0      6282               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__668/I                                            ClkMux                     0      2073               RISE  1       
I__668/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.2::Path details for port: i_Switch_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_2
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3936


Data Path Delay                6114
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3936

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                                                    Demux_Toggle_TOP           0      0                  RISE  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  RISE  1       
i_Switch_2_ibuf_iopad/DOUT                                    IO_PAD                     510    510                RISE  1       
i_Switch_2_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_2_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__484/I                                                      Odrv4                      0      1127               RISE  1       
I__484/O                                                      Odrv4                      351    1478               RISE  1       
I__486/I                                                      Span4Mux_v                 0      1478               RISE  1       
I__486/O                                                      Span4Mux_v                 351    1829               RISE  1       
I__488/I                                                      Span4Mux_h                 0      1829               RISE  1       
I__488/O                                                      Span4Mux_h                 302    2130               RISE  1       
I__490/I                                                      Span4Mux_v                 0      2130               RISE  1       
I__490/O                                                      Span4Mux_v                 351    2481               RISE  1       
I__492/I                                                      LocalMux                   0      2481               RISE  1       
I__492/O                                                      LocalMux                   330    2810               RISE  1       
I__493/I                                                      InMux                      0      2810               RISE  1       
I__493/O                                                      InMux                      259    3070               RISE  1       
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in0                LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000  449    3519               RISE  1       
I__479/I                                                      Odrv12                     0      3519               RISE  1       
I__479/O                                                      Odrv12                     491    4010               RISE  1       
I__480/I                                                      Span12Mux_s7_v             0      4010               RISE  1       
I__480/O                                                      Span12Mux_s7_v             281    4290               RISE  1       
I__481/I                                                      LocalMux                   0      4290               RISE  1       
I__481/O                                                      LocalMux                   330    4620               RISE  1       
I__482/I                                                      IoInMux                    0      4620               RISE  1       
I__482/O                                                      IoInMux                    259    4879               RISE  1       
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4879               RISE  1       
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5497               RISE  18      
I__655/I                                                      gio2CtrlBuf                0      5497               RISE  1       
I__655/O                                                      gio2CtrlBuf                0      5497               RISE  1       
I__656/I                                                      GlobalMux                  0      5497               RISE  1       
I__656/O                                                      GlobalMux                  154    5651               RISE  1       
I__657/I                                                      SRMux                      0      5651               RISE  1       
I__657/O                                                      SRMux                      463    6114               RISE  1       
Debounce_Sw2.r_Count_17_LC_8_11_0/sr                          LogicCell40_SEQ_MODE_1000  0      6114               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__679/I                                            ClkMux                     0      2073               RISE  1       
I__679/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9877


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6956
---------------------------- ------
Clock To Out Delay             9877

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__676/I                                            ClkMux                     0      2073               RISE  1       
I__676/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  6       
I__636/I                             Odrv4                      0      2921               RISE  1       
I__636/O                             Odrv4                      351    3272               RISE  1       
I__639/I                             Span4Mux_h                 0      3272               RISE  1       
I__639/O                             Span4Mux_h                 302    3574               RISE  1       
I__642/I                             Span4Mux_v                 0      3574               RISE  1       
I__642/O                             Span4Mux_v                 351    3924               RISE  1       
I__643/I                             LocalMux                   0      3924               RISE  1       
I__643/O                             LocalMux                   330    4254               RISE  1       
I__645/I                             InMux                      0      4254               RISE  1       
I__645/O                             InMux                      259    4513               RISE  1       
Demux.o_Data1_0_a3_LC_12_7_7/in0     LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
Demux.o_Data1_0_a3_LC_12_7_7/lcout   LogicCell40_SEQ_MODE_0000  449    4962               RISE  1       
I__649/I                             LocalMux                   0      4962               RISE  1       
I__649/O                             LocalMux                   330    5292               RISE  1       
I__650/I                             IoInMux                    0      5292               RISE  1       
I__650/O                             IoInMux                    259    5551               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5551               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   7789               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                     0      7789               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   9877               FALL  1       
o_LED_1                              Demux_Toggle_TOP           0      9877               FALL  1       

6.2.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9877


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6956
---------------------------- ------
Clock To Out Delay             9877

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__673/I                                            ClkMux                     0      2073               RISE  1       
I__673/O                                            ClkMux                     309    2381               RISE  1       
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__625/I                                  Odrv4                      0      2921               RISE  1       
I__625/O                                  Odrv4                      351    3272               RISE  1       
I__627/I                                  Span4Mux_h                 0      3272               RISE  1       
I__627/O                                  Span4Mux_h                 302    3574               RISE  1       
I__629/I                                  Span4Mux_v                 0      3574               RISE  1       
I__629/O                                  Span4Mux_v                 351    3924               RISE  1       
I__631/I                                  LocalMux                   0      3924               RISE  1       
I__631/O                                  LocalMux                   330    4254               RISE  1       
I__634/I                                  InMux                      0      4254               RISE  1       
I__634/O                                  InMux                      259    4513               RISE  1       
Demux.o_Data2_0_a3_LC_12_7_0/in0          LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
Demux.o_Data2_0_a3_LC_12_7_0/lcout        LogicCell40_SEQ_MODE_0000  449    4962               RISE  1       
I__653/I                                  LocalMux                   0      4962               RISE  1       
I__653/O                                  LocalMux                   330    5292               RISE  1       
I__654/I                                  IoInMux                    0      5292               RISE  1       
I__654/O                                  IoInMux                    259    5551               RISE  1       
o_LED_2_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5551               RISE  1       
o_LED_2_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   7789               FALL  1       
o_LED_2_obuf_iopad/DIN                    IO_PAD                     0      7789               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2088   9877               FALL  1       
o_LED_2                                   Demux_Toggle_TOP           0      9877               FALL  1       

6.2.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9877


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6956
---------------------------- ------
Clock To Out Delay             9877

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__676/I                                            ClkMux                     0      2073               RISE  1       
I__676/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  6       
I__636/I                             Odrv4                      0      2921               RISE  1       
I__636/O                             Odrv4                      351    3272               RISE  1       
I__639/I                             Span4Mux_h                 0      3272               RISE  1       
I__639/O                             Span4Mux_h                 302    3574               RISE  1       
I__642/I                             Span4Mux_v                 0      3574               RISE  1       
I__642/O                             Span4Mux_v                 351    3924               RISE  1       
I__643/I                             LocalMux                   0      3924               RISE  1       
I__643/O                             LocalMux                   330    4254               RISE  1       
I__647/I                             InMux                      0      4254               RISE  1       
I__647/O                             InMux                      259    4513               RISE  1       
Demux.o_Data3_0_a3_LC_12_7_1/in0     LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
Demux.o_Data3_0_a3_LC_12_7_1/lcout   LogicCell40_SEQ_MODE_0000  449    4962               RISE  1       
I__651/I                             LocalMux                   0      4962               RISE  1       
I__651/O                             LocalMux                   330    5292               RISE  1       
I__652/I                             IoInMux                    0      5292               RISE  1       
I__652/O                             IoInMux                    259    5551               RISE  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5551               RISE  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   7789               FALL  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                     0      7789               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   9877               FALL  1       
o_LED_3                              Demux_Toggle_TOP           0      9877               FALL  1       

6.2.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9877


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6956
---------------------------- ------
Clock To Out Delay             9877

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__676/I                                            ClkMux                     0      2073               RISE  1       
I__676/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  6       
I__636/I                             Odrv4                      0      2921               RISE  1       
I__636/O                             Odrv4                      351    3272               RISE  1       
I__639/I                             Span4Mux_h                 0      3272               RISE  1       
I__639/O                             Span4Mux_h                 302    3574               RISE  1       
I__642/I                             Span4Mux_v                 0      3574               RISE  1       
I__642/O                             Span4Mux_v                 351    3924               RISE  1       
I__644/I                             LocalMux                   0      3924               RISE  1       
I__644/O                             LocalMux                   330    4254               RISE  1       
I__648/I                             InMux                      0      4254               RISE  1       
I__648/O                             InMux                      259    4513               RISE  1       
Demux.o_Data4_0_a3_LC_12_8_1/in0     LogicCell40_SEQ_MODE_0000  0      4513               RISE  1       
Demux.o_Data4_0_a3_LC_12_8_1/lcout   LogicCell40_SEQ_MODE_0000  449    4962               RISE  1       
I__610/I                             LocalMux                   0      4962               RISE  1       
I__610/O                             LocalMux                   330    5292               RISE  1       
I__611/I                             IoInMux                    0      5292               RISE  1       
I__611/O                             IoInMux                    259    5551               RISE  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5551               RISE  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   7789               FALL  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                     0      7789               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   9877               FALL  1       
o_LED_4                              Demux_Toggle_TOP           0      9877               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -148


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                      -148

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Demux_Toggle_TOP           0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__397/I                             Odrv12                     0      923                FALL  1       
I__397/O                             Odrv12                     540    1463               FALL  1       
I__398/I                             Span12Mux_v                0      1463               FALL  1       
I__398/O                             Span12Mux_v                540    2003               FALL  1       
I__399/I                             LocalMux                   0      2003               FALL  1       
I__399/O                             LocalMux                   309    2312               FALL  1       
I__401/I                             InMux                      0      2312               FALL  1       
I__401/O                             InMux                      217    2529               FALL  1       
Debounce_Sw1.r_State_LC_6_6_6/in1    LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__676/I                                            ClkMux                     0      2073               RISE  1       
I__676/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_Switch_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_2
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -148


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                      -148

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                              Demux_Toggle_TOP           0      0                  FALL  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
i_Switch_2_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
i_Switch_2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__485/I                                Odrv12                     0      923                FALL  1       
I__485/O                                Odrv12                     540    1463               FALL  1       
I__487/I                                Span12Mux_v                0      1463               FALL  1       
I__487/O                                Span12Mux_v                540    2003               FALL  1       
I__489/I                                LocalMux                   0      2003               FALL  1       
I__489/O                                LocalMux                   309    2312               FALL  1       
I__491/I                                InMux                      0      2312               FALL  1       
I__491/O                                InMux                      217    2529               FALL  1       
Debounce_Sw2.r_State_e_0_LC_6_10_1/in3  LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__675/I                                            ClkMux                     0      2073               RISE  1       
I__675/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9240


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6319
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__675/I                                            ClkMux                     0      2073               RISE  1       
I__675/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  5       
I__613/I                                  Odrv4                      0      2921               FALL  1       
I__613/O                                  Odrv4                      372    3293               FALL  1       
I__615/I                                  Span4Mux_h                 0      3293               FALL  1       
I__615/O                                  Span4Mux_h                 316    3609               FALL  1       
I__616/I                                  Span4Mux_v                 0      3609               FALL  1       
I__616/O                                  Span4Mux_v                 372    3980               FALL  1       
I__618/I                                  LocalMux                   0      3980               FALL  1       
I__618/O                                  LocalMux                   309    4289               FALL  1       
I__620/I                                  InMux                      0      4289               FALL  1       
I__620/O                                  InMux                      217    4506               FALL  1       
Demux.o_Data1_0_a3_LC_12_7_7/in3          LogicCell40_SEQ_MODE_0000  0      4506               FALL  1       
Demux.o_Data1_0_a3_LC_12_7_7/lcout        LogicCell40_SEQ_MODE_0000  288    4794               FALL  1       
I__649/I                                  LocalMux                   0      4794               FALL  1       
I__649/O                                  LocalMux                   309    5103               FALL  1       
I__650/I                                  IoInMux                    0      5103               FALL  1       
I__650/O                                  IoInMux                    217    5320               FALL  1       
o_LED_1_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5320               FALL  1       
o_LED_1_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7326               RISE  1       
o_LED_1_obuf_iopad/DIN                    IO_PAD                     0      7326               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out         IO_PAD                     1914   9240               RISE  1       
o_LED_1                                   Demux_Toggle_TOP           0      9240               RISE  1       

6.5.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9240


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6319
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__676/I                                            ClkMux                     0      2073               RISE  1       
I__676/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  6       
I__636/I                             Odrv4                      0      2921               FALL  1       
I__636/O                             Odrv4                      372    3293               FALL  1       
I__639/I                             Span4Mux_h                 0      3293               FALL  1       
I__639/O                             Span4Mux_h                 316    3609               FALL  1       
I__642/I                             Span4Mux_v                 0      3609               FALL  1       
I__642/O                             Span4Mux_v                 372    3980               FALL  1       
I__643/I                             LocalMux                   0      3980               FALL  1       
I__643/O                             LocalMux                   309    4289               FALL  1       
I__646/I                             InMux                      0      4289               FALL  1       
I__646/O                             InMux                      217    4506               FALL  1       
Demux.o_Data2_0_a3_LC_12_7_0/in3     LogicCell40_SEQ_MODE_0000  0      4506               FALL  1       
Demux.o_Data2_0_a3_LC_12_7_0/lcout   LogicCell40_SEQ_MODE_0000  288    4794               FALL  1       
I__653/I                             LocalMux                   0      4794               FALL  1       
I__653/O                             LocalMux                   309    5103               FALL  1       
I__654/I                             IoInMux                    0      5103               FALL  1       
I__654/O                             IoInMux                    217    5320               FALL  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5320               FALL  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   7326               RISE  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                     0      7326               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   9240               RISE  1       
o_LED_2                              Demux_Toggle_TOP           0      9240               RISE  1       

6.5.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9240


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6319
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__675/I                                            ClkMux                     0      2073               RISE  1       
I__675/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  5       
I__613/I                                  Odrv4                      0      2921               FALL  1       
I__613/O                                  Odrv4                      372    3293               FALL  1       
I__615/I                                  Span4Mux_h                 0      3293               FALL  1       
I__615/O                                  Span4Mux_h                 316    3609               FALL  1       
I__616/I                                  Span4Mux_v                 0      3609               FALL  1       
I__616/O                                  Span4Mux_v                 372    3980               FALL  1       
I__618/I                                  LocalMux                   0      3980               FALL  1       
I__618/O                                  LocalMux                   309    4289               FALL  1       
I__622/I                                  InMux                      0      4289               FALL  1       
I__622/O                                  InMux                      217    4506               FALL  1       
Demux.o_Data3_0_a3_LC_12_7_1/in3          LogicCell40_SEQ_MODE_0000  0      4506               FALL  1       
Demux.o_Data3_0_a3_LC_12_7_1/lcout        LogicCell40_SEQ_MODE_0000  288    4794               FALL  1       
I__651/I                                  LocalMux                   0      4794               FALL  1       
I__651/O                                  LocalMux                   309    5103               FALL  1       
I__652/I                                  IoInMux                    0      5103               FALL  1       
I__652/O                                  IoInMux                    217    5320               FALL  1       
o_LED_3_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5320               FALL  1       
o_LED_3_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7326               RISE  1       
o_LED_3_obuf_iopad/DIN                    IO_PAD                     0      7326               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out         IO_PAD                     1914   9240               RISE  1       
o_LED_3                                   Demux_Toggle_TOP           0      9240               RISE  1       

6.5.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9240


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6319
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Demux_Toggle_TOP           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__661/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__661/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__662/I                                            GlobalMux                  0      1918               RISE  1       
I__662/O                                            GlobalMux                  154    2073               RISE  1       
I__675/I                                            ClkMux                     0      2073               RISE  1       
I__675/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  5       
I__613/I                                  Odrv4                      0      2921               FALL  1       
I__613/O                                  Odrv4                      372    3293               FALL  1       
I__615/I                                  Span4Mux_h                 0      3293               FALL  1       
I__615/O                                  Span4Mux_h                 316    3609               FALL  1       
I__616/I                                  Span4Mux_v                 0      3609               FALL  1       
I__616/O                                  Span4Mux_v                 372    3980               FALL  1       
I__617/I                                  LocalMux                   0      3980               FALL  1       
I__617/O                                  LocalMux                   309    4289               FALL  1       
I__619/I                                  InMux                      0      4289               FALL  1       
I__619/O                                  InMux                      217    4506               FALL  1       
Demux.o_Data4_0_a3_LC_12_8_1/in3          LogicCell40_SEQ_MODE_0000  0      4506               FALL  1       
Demux.o_Data4_0_a3_LC_12_8_1/lcout        LogicCell40_SEQ_MODE_0000  288    4794               FALL  1       
I__610/I                                  LocalMux                   0      4794               FALL  1       
I__610/O                                  LocalMux                   309    5103               FALL  1       
I__611/I                                  IoInMux                    0      5103               FALL  1       
I__611/O                                  IoInMux                    217    5320               FALL  1       
o_LED_4_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5320               FALL  1       
o_LED_4_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7326               RISE  1       
o_LED_4_obuf_iopad/DIN                    IO_PAD                     0      7326               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out         IO_PAD                     1914   9240               RISE  1       
o_LED_4                                   Demux_Toggle_TOP           0      9240               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/sr
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__657/I                                                      SRMux                          0              8027  33688  RISE       1
I__657/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/sr
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/sr
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/sr
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/sr
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/sr
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/sr
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/sr
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/sr                          LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/sr
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__658/I                                                      SRMux                          0              8027  33688  RISE       1
I__658/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/sr                           LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_0_LC_7_8_7/sr
Capture Clock    : Debounce_Sw2.r_Count_0_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__659/I                                                      SRMux                          0              8027  33688  RISE       1
I__659/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/sr
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__659/I                                                      SRMux                          0              8027  33688  RISE       1
I__659/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/sr
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/sr
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/sr
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/sr
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/sr
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/sr
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/sr
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Setup Constraint : 40000p
Path slack       : 33688p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                                      Odrv4                          0              2921  33688  RISE       1
I__510/O                                                      Odrv4                        351              3272  33688  RISE       1
I__512/I                                                      LocalMux                       0              3272  33688  RISE       1
I__512/O                                                      LocalMux                     330              3602  33688  RISE       1
I__514/I                                                      InMux                          0              3602  33688  RISE       1
I__514/O                                                      InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0                  LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout                LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__554/I                                                      LocalMux                       0              4310  33688  RISE       1
I__554/O                                                      LocalMux                     330              4640  33688  RISE       1
I__556/I                                                      InMux                          0              4640  33688  RISE       1
I__556/O                                                      InMux                        259              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/in3                  LogicCell40_SEQ_MODE_0000      0              4899  33688  RISE       1
Debounce_Sw2.r_Count_RNISOQT2_7_LC_7_9_3/ltout                LogicCell40_SEQ_MODE_0000    274              5173  33688  FALL       1
I__494/I                                                      CascadeMux                     0              5173  33688  FALL       1
I__494/O                                                      CascadeMux                     0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/in2                 LogicCell40_SEQ_MODE_0000      0              5173  33688  FALL       1
Debounce_Sw2.r_Count_RNINN314_12_LC_7_9_4/ltout               LogicCell40_SEQ_MODE_0000    344              5516  33688  FALL       1
I__483/I                                                      CascadeMux                     0              5516  33688  FALL       1
I__483/O                                                      CascadeMux                     0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in2                LogicCell40_SEQ_MODE_0000      0              5516  33688  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5895  33688  RISE       1
I__479/I                                                      Odrv12                         0              5895  33688  RISE       1
I__479/O                                                      Odrv12                       491              6386  33688  RISE       1
I__480/I                                                      Span12Mux_s7_v                 0              6386  33688  RISE       1
I__480/O                                                      Span12Mux_s7_v               281              6667  33688  RISE       1
I__481/I                                                      LocalMux                       0              6667  33688  RISE       1
I__481/O                                                      LocalMux                     330              6996  33688  RISE       1
I__482/I                                                      IoInMux                        0              6996  33688  RISE       1
I__482/O                                                      IoInMux                      259              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7256  33688  RISE       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7873  33688  RISE      18
I__655/I                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__655/O                                                      gio2CtrlBuf                    0              7873  33688  RISE       1
I__656/I                                                      GlobalMux                      0              7873  33688  RISE       1
I__656/O                                                      GlobalMux                    154              8027  33688  RISE       1
I__660/I                                                      SRMux                          0              8027  33688  RISE       1
I__660/O                                                      SRMux                        463              8490  33688  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/sr                            LogicCell40_SEQ_MODE_1000      0              8490  33688  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_0_LC_4_6_7/sr
Capture Clock    : Debounce_Sw1.r_Count_0_LC_4_6_7/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__248/I                                                  SRMux                          0              7438  34277  RISE       1
I__248/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/sr
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__248/I                                                  SRMux                          0              7438  34277  RISE       1
I__248/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/sr
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__249/I                                                  SRMux                          0              7438  34277  RISE       1
I__249/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/sr
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/sr
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/sr
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/sr
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/sr
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/sr
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/sr
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/sr
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__250/I                                                  SRMux                          0              7438  34277  RISE       1
I__250/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/sr
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/sr
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/sr
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/sr
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/sr
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/sr
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/sr
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Setup Constraint : 40000p
Path slack       : 34277p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                                  LocalMux                       0              2921  34277  RISE       1
I__155/O                                                  LocalMux                     330              3251  34277  RISE       1
I__157/I                                                  InMux                          0              3251  34277  RISE       1
I__157/O                                                  InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1               LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout             LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__448/I                                                  LocalMux                       0              3910  34277  RISE       1
I__448/O                                                  LocalMux                     330              4240  34277  RISE       1
I__450/I                                                  InMux                          0              4240  34277  RISE       1
I__450/O                                                  InMux                        259              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/in3              LogicCell40_SEQ_MODE_0000      0              4499  34277  RISE       1
Debounce_Sw1.r_Count_RNIK0081_6_LC_4_6_4/ltout            LogicCell40_SEQ_MODE_0000    274              4773  34277  FALL       1
I__134/I                                                  CascadeMux                     0              4773  34277  FALL       1
I__134/O                                                  CascadeMux                     0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in2             LogicCell40_SEQ_MODE_0000      0              4773  34277  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    344              5117  34277  FALL       1
I__131/I                                                  CascadeMux                     0              5117  34277  FALL       1
I__131/O                                                  CascadeMux                     0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              5117  34277  FALL       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    379              5495  34277  RISE       1
I__125/I                                                  Odrv4                          0              5495  34277  RISE       1
I__125/O                                                  Odrv4                        351              5846  34277  RISE       1
I__126/I                                                  Span4Mux_s3_h                  0              5846  34277  RISE       1
I__126/O                                                  Span4Mux_s3_h                231              6077  34277  RISE       1
I__127/I                                                  LocalMux                       0              6077  34277  RISE       1
I__127/O                                                  LocalMux                     330              6407  34277  RISE       1
I__128/I                                                  IoInMux                        0              6407  34277  RISE       1
I__128/O                                                  IoInMux                      259              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6667  34277  RISE       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7284  34277  RISE      18
I__246/I                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__246/O                                                  gio2CtrlBuf                    0              7284  34277  RISE       1
I__247/I                                                  GlobalMux                      0              7284  34277  RISE       1
I__247/O                                                  GlobalMux                    154              7438  34277  RISE       1
I__251/I                                                  SRMux                          0              7438  34277  RISE       1
I__251/O                                                  SRMux                        463              7901  34277  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              7901  34277  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in3
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 34635p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056  34635  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309  34635  RISE       2
I__145/I                                                  InMux                          0              6309  34635  RISE       1
I__145/O                                                  InMux                        259              6568  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/in3          LogicCell40_SEQ_MODE_0000      0              6568  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/lcout        LogicCell40_SEQ_MODE_0000    316              6884  34635  RISE       1
I__296/I                                                  LocalMux                       0              6884  34635  RISE       1
I__296/O                                                  LocalMux                     330              7214  34635  RISE       1
I__297/I                                                  InMux                          0              7214  34635  RISE       1
I__297/O                                                  InMux                        259              7473  34635  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in3                LogicCell40_SEQ_MODE_1000      0              7473  34635  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 34761p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056  34635  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183  34635  RISE       2
I__146/I                                                  InMux                          0              6183  34761  RISE       1
I__146/O                                                  InMux                        259              6442  34761  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/in3          LogicCell40_SEQ_MODE_0000      0              6442  34761  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/lcout        LogicCell40_SEQ_MODE_0000    316              6758  34761  RISE       1
I__283/I                                                  LocalMux                       0              6758  34761  RISE       1
I__283/O                                                  LocalMux                     330              7087  34761  RISE       1
I__284/I                                                  InMux                          0              7087  34761  RISE       1
I__284/O                                                  InMux                        259              7347  34761  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in3                LogicCell40_SEQ_MODE_1000      0              7347  34761  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_State_e_0_LC_6_10_1/ce
Capture Clock    : Debounce_Sw2.r_State_e_0_LC_6_10_1/clk
Setup Constraint : 40000p
Path slack       : 34761p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__510/I                                        Odrv4                          0              2921  33688  RISE       1
I__510/O                                        Odrv4                        351              3272  33688  RISE       1
I__512/I                                        LocalMux                       0              3272  33688  RISE       1
I__512/O                                        LocalMux                     330              3602  33688  RISE       1
I__514/I                                        InMux                          0              3602  33688  RISE       1
I__514/O                                        InMux                        259              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  33688  RISE       1
Debounce_Sw2.r_Count_RNIV5631_4_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  33688  RISE       2
I__555/I                                        LocalMux                       0              4310  34761  RISE       1
I__555/O                                        LocalMux                     330              4640  34761  RISE       1
I__557/I                                        InMux                          0              4640  34761  RISE       1
I__557/O                                        InMux                        259              4899  34761  RISE       1
Debounce_Sw2.r_State_e_0_RNO_0_LC_7_9_7/in0     LogicCell40_SEQ_MODE_0000      0              4899  34761  RISE       1
Debounce_Sw2.r_State_e_0_RNO_0_LC_7_9_7/lcout   LogicCell40_SEQ_MODE_0000    449              5348  34761  RISE       1
I__552/I                                        LocalMux                       0              5348  34761  RISE       1
I__552/O                                        LocalMux                     330              5678  34761  RISE       1
I__553/I                                        InMux                          0              5678  34761  RISE       1
I__553/O                                        InMux                        259              5937  34761  RISE       1
Debounce_Sw2.r_State_e_0_RNO_LC_7_9_6/in1       LogicCell40_SEQ_MODE_0000      0              5937  34761  RISE       1
Debounce_Sw2.r_State_e_0_RNO_LC_7_9_6/lcout     LogicCell40_SEQ_MODE_0000    400              6337  34761  RISE       1
I__473/I                                        Odrv4                          0              6337  34761  RISE       1
I__473/O                                        Odrv4                        351              6688  34761  RISE       1
I__474/I                                        LocalMux                       0              6688  34761  RISE       1
I__474/O                                        LocalMux                     330              7017  34761  RISE       1
I__475/I                                        CEMux                          0              7017  34761  RISE       1
I__475/O                                        CEMux                        603              7620  34761  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/ce           LogicCell40_SEQ_MODE_1000      0              7620  34761  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in2
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 34796p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056  34635  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309  34796  RISE       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435  34796  RISE       2
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryin            LogicCell40_SEQ_MODE_1000      0              6435  34796  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryout           LogicCell40_SEQ_MODE_1000    126              6561  34796  RISE       2
Count_And_Toggle.r_Counter_21_LC_4_9_4/carryin            LogicCell40_SEQ_MODE_1000      0              6561  34796  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/carryout           LogicCell40_SEQ_MODE_1000    126              6688  34796  RISE       1
I__197/I                                                  InMux                          0              6688  34796  RISE       1
I__197/O                                                  InMux                        259              6947  34796  RISE       1
Count_And_Toggle.r_Counter_RNO_0_22_LC_4_9_5/in3          LogicCell40_SEQ_MODE_0000      0              6947  34796  RISE       1
Count_And_Toggle.r_Counter_RNO_0_22_LC_4_9_5/ltout        LogicCell40_SEQ_MODE_0000    267              7214  34796  RISE       1
I__196/I                                                  CascadeMux                     0              7214  34796  RISE       1
I__196/O                                                  CascadeMux                     0              7214  34796  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in2                LogicCell40_SEQ_MODE_1000      0              7214  34796  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_21_LC_4_9_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_21_LC_4_9_4/clk
Setup Constraint : 40000p
Path slack       : 35287p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056  34635  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309  34796  RISE       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435  34796  RISE       2
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryin            LogicCell40_SEQ_MODE_1000      0              6435  34796  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryout           LogicCell40_SEQ_MODE_1000    126              6561  34796  RISE       2
I__198/I                                                  InMux                          0              6561  35287  RISE       1
I__198/O                                                  InMux                        259              6821  35287  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/in3                LogicCell40_SEQ_MODE_1000      0              6821  35287  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_20_LC_4_9_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_20_LC_4_9_3/clk
Setup Constraint : 40000p
Path slack       : 35413p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056  34635  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309  34796  RISE       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435  34796  RISE       2
I__199/I                                                  InMux                          0              6435  35413  RISE       1
I__199/O                                                  InMux                        259              6695  35413  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/in3                LogicCell40_SEQ_MODE_1000      0              6695  35413  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 35462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
I__150/I                                                  InMux                          0              5481  35462  RISE       1
I__150/O                                                  InMux                        259              5741  35462  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/in3          LogicCell40_SEQ_MODE_0000      0              5741  35462  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/lcout        LogicCell40_SEQ_MODE_0000    316              6056  35462  RISE       1
I__470/I                                                  LocalMux                       0              6056  35462  RISE       1
I__470/O                                                  LocalMux                     330              6386  35462  RISE       1
I__471/I                                                  InMux                          0              6386  35462  RISE       1
I__471/O                                                  InMux                        259              6646  35462  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in3                LogicCell40_SEQ_MODE_1000      0              6646  35462  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in3
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 35743p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
I__137/I                                                  InMux                          0              4850  35743  RISE       1
I__137/O                                                  InMux                        259              5110  35743  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/in3           LogicCell40_SEQ_MODE_0000      0              5110  35743  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/lcout         LogicCell40_SEQ_MODE_0000    316              5425  35743  RISE       1
I__362/I                                                  Odrv4                          0              5425  35743  RISE       1
I__362/O                                                  Odrv4                        351              5776  35743  RISE       1
I__363/I                                                  LocalMux                       0              5776  35743  RISE       1
I__363/O                                                  LocalMux                     330              6105  35743  RISE       1
I__364/I                                                  InMux                          0              6105  35743  RISE       1
I__364/O                                                  InMux                        259              6365  35743  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in3                 LogicCell40_SEQ_MODE_1000      0              6365  35743  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/in3
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw2.r_Count_12_LC_8_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw2.r_Count_13_LC_8_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw2.r_Count_14_LC_8_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Sw2.r_Count_15_LC_8_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
Debounce_Sw2.r_Count_16_LC_8_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_8_11_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_8_11_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__686/I                                            InMux                          0              6056  35792  RISE       1
I__686/O                                            InMux                        259              6316  35792  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/in3               LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/in3
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw1.r_Count_12_LC_5_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw1.r_Count_13_LC_5_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw1.r_Count_14_LC_5_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Sw1.r_Count_15_LC_5_6_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
Debounce_Sw1.r_Count_16_LC_5_6_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__252/I                                            InMux                          0              6056  35792  RISE       1
I__252/O                                            InMux                        259              6316  35792  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/in3                LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_17_LC_4_9_0/in3
Capture Clock    : Count_And_Toggle.r_Counter_17_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  34635  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34635  RISE       1
IN_MUX_bfv_4_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34635  RISE       2
I__147/I                                                  InMux                          0              6056  35792  RISE       1
I__147/O                                                  InMux                        259              6316  35792  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/in3                LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in3
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 35841p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
I__153/I                                                  InMux                          0              5103  35841  RISE       1
I__153/O                                                  InMux                        259              5362  35841  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/in3          LogicCell40_SEQ_MODE_0000      0              5362  35841  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/lcout        LogicCell40_SEQ_MODE_0000    316              5678  35841  RISE       1
I__319/I                                                  LocalMux                       0              5678  35841  RISE       1
I__319/O                                                  LocalMux                     330              6007  35841  RISE       1
I__320/I                                                  InMux                          0              6007  35841  RISE       1
I__320/O                                                  InMux                        259              6267  35841  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in3                LogicCell40_SEQ_MODE_1000      0              6267  35841  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in0
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 36023p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__496/I                                               LocalMux                       0              5299  36023  RISE       1
I__496/O                                               LocalMux                     330              5629  36023  RISE       1
I__502/I                                               InMux                          0              5629  36023  RISE       1
I__502/O                                               InMux                        259              5888  36023  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in0             LogicCell40_SEQ_MODE_1000      0              5888  36023  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in1
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__498/I                                               LocalMux                       0              5299  36094  RISE       1
I__498/O                                               LocalMux                     330              5629  36094  RISE       1
I__504/I                                               InMux                          0              5629  36094  RISE       1
I__504/O                                               InMux                        259              5888  36094  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in1             LogicCell40_SEQ_MODE_1000      0              5888  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in1
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__500/I                                               LocalMux                       0              5299  36094  RISE       1
I__500/O                                               LocalMux                     330              5629  36094  RISE       1
I__508/I                                               InMux                          0              5629  36094  RISE       1
I__508/O                                               InMux                        259              5888  36094  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in1              LogicCell40_SEQ_MODE_1000      0              5888  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__496/I                                               LocalMux                       0              5299  36023  RISE       1
I__496/O                                               LocalMux                     330              5629  36023  RISE       1
I__501/I                                               InMux                          0              5629  36094  RISE       1
I__501/O                                               InMux                        259              5888  36094  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in1             LogicCell40_SEQ_MODE_1000      0              5888  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__498/I                                               LocalMux                       0              5299  36094  RISE       1
I__498/O                                               LocalMux                     330              5629  36094  RISE       1
I__506/I                                               InMux                          0              5629  36094  RISE       1
I__506/O                                               InMux                        259              5888  36094  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in1              LogicCell40_SEQ_MODE_1000      0              5888  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_16_LC_4_8_7/in3
Capture Clock    : Count_And_Toggle.r_Counter_16_LC_4_8_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  34635  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  34635  RISE       2
I__148/I                                                  InMux                          0              5734  36115  RISE       1
I__148/O                                                  InMux                        259              5993  36115  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/in3                LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/in3
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw1.r_Count_12_LC_5_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw1.r_Count_13_LC_5_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw1.r_Count_14_LC_5_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Sw1.r_Count_15_LC_5_6_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__253/I                                            InMux                          0              5734  36115  RISE       1
I__253/O                                            InMux                        259              5993  36115  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/in3                LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/in3
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw2.r_Count_12_LC_8_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw2.r_Count_13_LC_8_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw2.r_Count_14_LC_8_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Sw2.r_Count_15_LC_8_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__687/I                                            InMux                          0              5734  36115  RISE       1
I__687/O                                            InMux                        259              5993  36115  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/in3               LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in0
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 36156p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__155/I                                       LocalMux                       0              2921  34277  RISE       1
I__155/O                                       LocalMux                     330              3251  34277  RISE       1
I__157/I                                       InMux                          0              3251  34277  RISE       1
I__157/O                                       InMux                        259              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  34277  RISE       1
Debounce_Sw1.r_Count_RNI720A_4_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  34277  RISE       2
I__449/I                                       Odrv4                          0              3910  36157  RISE       1
I__449/O                                       Odrv4                        351              4261  36157  RISE       1
I__451/I                                       LocalMux                       0              4261  36157  RISE       1
I__451/O                                       LocalMux                     330              4591  36157  RISE       1
I__452/I                                       InMux                          0              4591  36157  RISE       1
I__452/O                                       InMux                        259              4850  36157  RISE       1
Debounce_Sw1.r_State_RNO_0_LC_6_5_5/in3        LogicCell40_SEQ_MODE_0000      0              4850  36157  RISE       1
Debounce_Sw1.r_State_RNO_0_LC_6_5_5/lcout      LogicCell40_SEQ_MODE_0000    316              5166  36157  RISE       1
I__405/I                                       LocalMux                       0              5166  36157  RISE       1
I__405/O                                       LocalMux                     330              5495  36157  RISE       1
I__406/I                                       InMux                          0              5495  36157  RISE       1
I__406/O                                       InMux                        259              5755  36157  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/in0              LogicCell40_SEQ_MODE_1000      0              5755  36157  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in1
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 36192p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
I__140/I                                                  InMux                          0              4275  36192  RISE       1
I__140/O                                                  InMux                        259              4534  36192  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/in3           LogicCell40_SEQ_MODE_0000      0              4534  36192  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/lcout         LogicCell40_SEQ_MODE_0000    316              4850  36192  RISE       1
I__303/I                                                  Odrv4                          0              4850  36192  RISE       1
I__303/O                                                  Odrv4                        351              5201  36192  RISE       1
I__304/I                                                  LocalMux                       0              5201  36192  RISE       1
I__304/O                                                  LocalMux                     330              5530  36192  RISE       1
I__305/I                                                  InMux                          0              5530  36192  RISE       1
I__305/O                                                  InMux                        259              5790  36192  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in1                 LogicCell40_SEQ_MODE_1000      0              5790  36192  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in3
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__497/I                                               LocalMux                       0              5299  36220  RISE       1
I__497/O                                               LocalMux                     330              5629  36220  RISE       1
I__503/I                                               InMux                          0              5629  36220  RISE       1
I__503/O                                               InMux                        259              5888  36220  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in3                 LogicCell40_SEQ_MODE_1000      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__499/I                                               LocalMux                       0              5299  36220  RISE       1
I__499/O                                               LocalMux                     330              5629  36220  RISE       1
I__507/I                                               InMux                          0              5629  36220  RISE       1
I__507/O                                               InMux                        259              5888  36220  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in3             LogicCell40_SEQ_MODE_1000      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in3
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  36023  RISE       8
I__498/I                                               LocalMux                       0              5299  36094  RISE       1
I__498/O                                               LocalMux                     330              5629  36094  RISE       1
I__505/I                                               InMux                          0              5629  36220  RISE       1
I__505/O                                               InMux                        259              5888  36220  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in3              LogicCell40_SEQ_MODE_1000      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_15_LC_4_8_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_15_LC_4_8_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  34635  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608  34635  RISE       2
I__149/I                                                  InMux                          0              5608  36241  RISE       1
I__149/O                                                  InMux                        259              5867  36241  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/in3                LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/in3
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw1.r_Count_12_LC_5_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw1.r_Count_13_LC_5_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw1.r_Count_14_LC_5_6_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__254/I                                            InMux                          0              5608  36241  RISE       1
I__254/O                                            InMux                        259              5867  36241  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/in3                LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/in3
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw2.r_Count_12_LC_8_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw2.r_Count_13_LC_8_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Sw2.r_Count_14_LC_8_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__692/I                                            InMux                          0              5608  36241  RISE       1
I__692/O                                            InMux                        259              5867  36241  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/in3               LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/in3
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw1.r_Count_12_LC_5_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw1.r_Count_13_LC_5_6_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__255/I                                            InMux                          0              5481  36367  RISE       1
I__255/O                                            InMux                        259              5741  36367  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/in3                LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/in3
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw2.r_Count_12_LC_8_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Sw2.r_Count_13_LC_8_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__558/I                                            InMux                          0              5481  36367  RISE       1
I__558/O                                            InMux                        259              5741  36367  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/in3               LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 36416p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
I__138/I                                                  InMux                          0              4527  36416  RISE       1
I__138/O                                                  InMux                        259              4787  36416  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/in3           LogicCell40_SEQ_MODE_0000      0              4787  36416  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/lcout         LogicCell40_SEQ_MODE_0000    316              5103  36416  RISE       1
I__226/I                                                  LocalMux                       0              5103  36416  RISE       1
I__226/O                                                  LocalMux                     330              5432  36416  RISE       1
I__227/I                                                  InMux                          0              5432  36416  RISE       1
I__227/O                                                  InMux                        259              5692  36416  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in3                 LogicCell40_SEQ_MODE_1000      0              5692  36416  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_13_LC_4_8_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_13_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  34635  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  34635  RISE       2
I__151/I                                                  InMux                          0              5355  36493  RISE       1
I__151/O                                                  InMux                        259              5615  36493  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/in3                LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/in3
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw1.r_Count_12_LC_5_6_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__200/I                                            InMux                          0              5355  36493  RISE       1
I__200/O                                            InMux                        259              5615  36493  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/in3                LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/in3
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Sw2.r_Count_12_LC_8_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__563/I                                            InMux                          0              5355  36493  RISE       1
I__563/O                                            InMux                        259              5615  36493  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/in3               LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in2
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 36606p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__177/I                                       LocalMux                       0              2921  34810  RISE       1
I__177/O                                       LocalMux                     330              3251  34810  RISE       1
I__179/I                                       InMux                          0              3251  34810  RISE       1
I__179/O                                       InMux                        259              3510  34810  RISE       1
Debounce_Sw1.r_Count_RNI2OVJ_1_LC_4_6_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  34810  RISE       1
Debounce_Sw1.r_Count_RNI2OVJ_1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36605  RISE       1
I__420/I                                       Odrv12                         0              3959  36605  RISE       1
I__420/O                                       Odrv12                       491              4450  36605  RISE       1
I__421/I                                       LocalMux                       0              4450  36605  RISE       1
I__421/O                                       LocalMux                     330              4780  36605  RISE       1
I__422/I                                       InMux                          0              4780  36605  RISE       1
I__422/O                                       InMux                        259              5039  36605  RISE       1
Debounce_Sw1.r_State_RNO_1_LC_6_6_5/in0        LogicCell40_SEQ_MODE_0000      0              5039  36605  RISE       1
Debounce_Sw1.r_State_RNO_1_LC_6_6_5/ltout      LogicCell40_SEQ_MODE_0000    365              5404  36605  RISE       1
I__396/I                                       CascadeMux                     0              5404  36605  RISE       1
I__396/O                                       CascadeMux                     0              5404  36605  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/in2              LogicCell40_SEQ_MODE_1000      0              5404  36605  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_12_LC_4_8_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_12_LC_4_8_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  34635  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229  34635  RISE       2
I__152/I                                                  InMux                          0              5229  36620  RISE       1
I__152/O                                                  InMux                        259              5488  36620  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/in3                LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/in3
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw1.r_Count_11_LC_5_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__201/I                                            InMux                          0              5229  36620  RISE       1
I__201/O                                            InMux                        259              5488  36620  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/in3                LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/in3
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Sw2.r_Count_11_LC_8_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__570/I                                            InMux                          0              5229  36620  RISE       1
I__570/O                                            InMux                        259              5488  36620  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/in3               LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/in3
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw1.r_Count_10_LC_5_6_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__202/I                                            InMux                          0              5103  36746  RISE       1
I__202/O                                            InMux                        259              5362  36746  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/in3                LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/in3
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Sw2.r_Count_10_LC_8_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__576/I                                            InMux                          0              5103  36746  RISE       1
I__576/O                                            InMux                        259              5362  36746  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/in3               LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in2
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 36760p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__338/I                                               Odrv4                          0              3959  36760  RISE       1
I__338/O                                               Odrv4                        351              4310  36760  RISE       1
I__345/I                                               Span4Mux_v                     0              4310  36760  RISE       1
I__345/O                                               Span4Mux_v                   351              4661  36760  RISE       1
I__351/I                                               LocalMux                       0              4661  36760  RISE       1
I__351/O                                               LocalMux                     330              4990  36760  RISE       1
I__354/I                                               InMux                          0              4990  36760  RISE       1
I__354/O                                               InMux                        259              5250  36760  RISE       1
I__355/I                                               CascadeMux                     0              5250  36760  RISE       1
I__355/O                                               CascadeMux                     0              5250  36760  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in2              LogicCell40_SEQ_MODE_1000      0              5250  36760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in2
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 36781p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__242/I                                               Odrv4                          0              2921  36023  RISE       1
I__242/O                                               Odrv4                        351              3272  36023  RISE       1
I__244/I                                               LocalMux                       0              3272  36023  RISE       1
I__244/O                                               LocalMux                     330              3602  36023  RISE       1
I__245/I                                               InMux                          0              3602  36023  RISE       1
I__245/O                                               InMux                        259              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36023  RISE       1
Count_And_Toggle.r_Counter_RNIBHPL1_10_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36023  RISE       1
I__259/I                                               LocalMux                       0              4310  36023  RISE       1
I__259/O                                               LocalMux                     330              4640  36023  RISE       1
I__260/I                                               InMux                          0              4640  36023  RISE       1
I__260/O                                               InMux                        259              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  36023  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/ltout  LogicCell40_SEQ_MODE_0000    379              5278  36781  FALL       1
I__472/I                                               CascadeMux                     0              5278  36781  FALL       1
I__472/O                                               CascadeMux                     0              5278  36781  FALL       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in2             LogicCell40_SEQ_MODE_1000      0              5278  36781  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_10_LC_4_8_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_10_LC_4_8_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  34635  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4527  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34635  RISE       1
IN_MUX_bfv_4_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4850  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              4976  34635  RISE       2
I__136/I                                                  InMux                          0              4976  36872  RISE       1
I__136/O                                                  InMux                        259              5236  36872  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/in3                LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/in3
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw1.r_Count_9_LC_5_6_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__203/I                                            InMux                          0              4976  36872  RISE       1
I__203/O                                            InMux                        259              5236  36872  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/in3                LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/in3
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Sw2.r_Count_9_LC_8_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__582/I                                            InMux                          0              4976  36872  RISE       1
I__582/O                                            InMux                        259              5236  36872  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/in3               LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/in3
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw1.r_Count_8_LC_5_5_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_5_6_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__204/I                                            InMux                          0              4850  36998  RISE       1
I__204/O                                            InMux                        259              5110  36998  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/in3                 LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/in3
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Sw2.r_Count_8_LC_8_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_8_10_0_/carryinitout                     ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__587/I                                            InMux                          0              4850  36998  RISE       1
I__587/O                                            InMux                        259              5110  36998  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/in3                LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in0
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__338/I                                               Odrv4                          0              3959  36760  RISE       1
I__338/O                                               Odrv4                        351              4310  36760  RISE       1
I__344/I                                               LocalMux                       0              4310  37012  RISE       1
I__344/O                                               LocalMux                     330              4640  37012  RISE       1
I__350/I                                               InMux                          0              4640  37012  RISE       1
I__350/O                                               InMux                        259              4899  37012  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in0                 LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/in3
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw1.r_Count_7_LC_5_5_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__205/I                                            InMux                          0              4527  37321  RISE       1
I__205/O                                            InMux                        259              4787  37321  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/in3
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Sw2.r_Count_7_LC_8_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__592/I                                            InMux                          0              4527  37321  RISE       1
I__592/O                                            InMux                        259              4787  37321  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in0
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__323/I                                               LocalMux                       0              3959  37363  RISE       1
I__323/O                                               LocalMux                     330              4289  37363  RISE       1
I__329/I                                               InMux                          0              4289  37363  RISE       1
I__329/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in0
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__323/I                                               LocalMux                       0              3959  37363  RISE       1
I__323/O                                               LocalMux                     330              4289  37363  RISE       1
I__331/I                                               InMux                          0              4289  37363  RISE       1
I__331/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in0              LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in0
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__325/I                                               LocalMux                       0              3959  37363  RISE       1
I__325/O                                               LocalMux                     330              4289  37363  RISE       1
I__333/I                                               InMux                          0              4289  37363  RISE       1
I__333/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in0              LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in0
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__335/I                                               LocalMux                       0              3959  37363  RISE       1
I__335/O                                               LocalMux                     330              4289  37363  RISE       1
I__340/I                                               InMux                          0              4289  37363  RISE       1
I__340/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in0
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__336/I                                               LocalMux                       0              3959  37363  RISE       1
I__336/O                                               LocalMux                     330              4289  37363  RISE       1
I__341/I                                               InMux                          0              4289  37363  RISE       1
I__341/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in0
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__337/I                                               LocalMux                       0              3959  37363  RISE       1
I__337/O                                               LocalMux                     330              4289  37363  RISE       1
I__343/I                                               InMux                          0              4289  37363  RISE       1
I__343/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in0
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__339/I                                               LocalMux                       0              3959  37363  RISE       1
I__339/O                                               LocalMux                     330              4289  37363  RISE       1
I__347/I                                               InMux                          0              4289  37363  RISE       1
I__347/O                                               InMux                        259              4548  37363  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in0              LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__321/I                                               LocalMux                       0              3959  37433  RISE       1
I__321/O                                               LocalMux                     330              4289  37433  RISE       1
I__326/I                                               InMux                          0              4289  37433  RISE       1
I__326/O                                               InMux                        259              4548  37433  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in1             LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in1
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__322/I                                               LocalMux                       0              3959  37433  RISE       1
I__322/O                                               LocalMux                     330              4289  37433  RISE       1
I__328/I                                               InMux                          0              4289  37433  RISE       1
I__328/O                                               InMux                        259              4548  37433  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in1                 LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__324/I                                               LocalMux                       0              3959  37433  RISE       1
I__324/O                                               LocalMux                     330              4289  37433  RISE       1
I__332/I                                               InMux                          0              4289  37433  RISE       1
I__332/O                                               InMux                        259              4548  37433  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in1             LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in1
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__321/I                                               LocalMux                       0              3959  37433  RISE       1
I__321/O                                               LocalMux                     330              4289  37433  RISE       1
I__327/I                                               InMux                          0              4289  37433  RISE       1
I__327/O                                               InMux                        259              4548  37433  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in1             LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_7_LC_4_7_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_7_LC_4_7_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  34635  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  34635  RISE       2
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275  34635  RISE       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401  34635  RISE       2
I__139/I                                                  InMux                          0              4401  37447  RISE       1
I__139/O                                                  InMux                        259              4661  37447  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/in3
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw1.r_Count_6_LC_5_5_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__206/I                                            InMux                          0              4401  37447  RISE       1
I__206/O                                            InMux                        259              4661  37447  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/in3
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Sw2.r_Count_6_LC_8_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__597/I                                            InMux                          0              4401  37447  RISE       1
I__597/O                                            InMux                        259              4661  37447  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in2
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       8
I__323/I                                               LocalMux                       0              3959  37363  RISE       1
I__323/O                                               LocalMux                     330              4289  37363  RISE       1
I__330/I                                               InMux                          0              4289  37461  RISE       1
I__330/O                                               InMux                        259              4548  37461  RISE       1
I__334/I                                               CascadeMux                     0              4548  37461  RISE       1
I__334/O                                               CascadeMux                     0              4548  37461  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in2              LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in2
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__336/I                                               LocalMux                       0              3959  37363  RISE       1
I__336/O                                               LocalMux                     330              4289  37363  RISE       1
I__342/I                                               InMux                          0              4289  37461  RISE       1
I__342/O                                               InMux                        259              4548  37461  RISE       1
I__349/I                                               CascadeMux                     0              4548  37461  RISE       1
I__349/O                                               CascadeMux                     0              4548  37461  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in2
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__339/I                                               LocalMux                       0              3959  37363  RISE       1
I__339/O                                               LocalMux                     330              4289  37363  RISE       1
I__346/I                                               InMux                          0              4289  37461  RISE       1
I__346/O                                               InMux                        259              4548  37461  RISE       1
I__352/I                                               CascadeMux                     0              4548  37461  RISE       1
I__352/O                                               CascadeMux                     0              4548  37461  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in2             LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in2
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                               LocalMux                       0              2921  36760  RISE       1
I__193/O                                               LocalMux                     330              3251  36760  RISE       1
I__195/I                                               InMux                          0              3251  36760  RISE       1
I__195/O                                               InMux                        259              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       9
I__339/I                                               LocalMux                       0              3959  37363  RISE       1
I__339/O                                               LocalMux                     330              4289  37363  RISE       1
I__348/I                                               InMux                          0              4289  37461  RISE       1
I__348/O                                               InMux                        259              4548  37461  RISE       1
I__353/I                                               CascadeMux                     0              4548  37461  RISE       1
I__353/O                                               CascadeMux                     0              4548  37461  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in2              LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/in3
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw1.r_Count_5_LC_5_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__207/I                                            InMux                          0              4275  37573  RISE       1
I__207/O                                            InMux                        259              4534  37573  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/in3
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Sw2.r_Count_5_LC_8_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__605/I                                            InMux                          0              4275  37573  RISE       1
I__605/O                                            InMux                        259              4534  37573  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_5_LC_4_7_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_5_LC_4_7_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  34635  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  34635  RISE       2
I__141/I                                                  InMux                          0              4149  37700  RISE       1
I__141/O                                                  InMux                        259              4408  37700  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/in3
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw1.r_Count_4_LC_5_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__208/I                                            InMux                          0              4149  37700  RISE       1
I__208/O                                            InMux                        259              4408  37700  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/in3
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Sw2.r_Count_4_LC_8_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__509/I                                            InMux                          0              4149  37700  RISE       1
I__509/O                                            InMux                        259              4408  37700  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_4_LC_4_7_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_4_LC_4_7_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  34635  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  34635  RISE       2
I__142/I                                                  InMux                          0              4022  37826  RISE       1
I__142/O                                                  InMux                        259              4282  37826  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/in3
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw1.r_Count_3_LC_5_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__154/I                                            InMux                          0              4022  37826  RISE       1
I__154/O                                            InMux                        259              4282  37826  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/in3
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Sw2.r_Count_3_LC_8_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__515/I                                            InMux                          0              4022  37826  RISE       1
I__515/O                                            InMux                        259              4282  37826  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_3_LC_4_7_2/in3
Capture Clock    : Count_And_Toggle.r_Counter_3_LC_4_7_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  34635  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  34635  RISE       2
I__143/I                                                  InMux                          0              3896  37952  RISE       1
I__143/O                                                  InMux                        259              4156  37952  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/in3
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__159/I                                            InMux                          0              3896  37952  RISE       1
I__159/O                                            InMux                        259              4156  37952  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/in3
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__520/I                                            InMux                          0              3896  37952  RISE       1
I__520/O                                            InMux                        259              4156  37952  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_2_LC_4_7_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_2_LC_4_7_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__306/I                                                  LocalMux                       0              2921  34635  RISE       1
I__306/O                                                  LocalMux                     330              3251  34635  RISE       1
I__308/I                                                  InMux                          0              3251  34635  RISE       1
I__308/O                                                  InMux                        259              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34635  RISE       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34635  RISE       2
I__144/I                                                  InMux                          0              3770  38078  RISE       1
I__144/O                                                  InMux                        259              4029  38078  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/in3
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__178/I                                            LocalMux                       0              2921  35792  RISE       1
I__178/O                                            LocalMux                     330              3251  35792  RISE       1
I__182/I                                            InMux                          0              3251  35792  RISE       1
I__182/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__165/I                                            InMux                          0              3770  38078  RISE       1
I__165/O                                            InMux                        259              4029  38078  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/in3
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__540/I                                            LocalMux                       0              2921  35792  RISE       1
I__540/O                                            LocalMux                     330              3251  35792  RISE       1
I__543/I                                            InMux                          0              3251  35792  RISE       1
I__543/O                                            InMux                        259              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__525/I                                            InMux                          0              3770  38078  RISE       1
I__525/O                                            InMux                        259              4029  38078  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in2
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37174  RISE       2
I__280/I                                               LocalMux                       0              2921  37363  RISE       1
I__280/O                                               LocalMux                     330              3251  37363  RISE       1
I__282/I                                               InMux                          0              3251  37363  RISE       1
I__282/O                                               InMux                        259              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__285/I                                               CascadeMux                     0              3875  38134  RISE       1
I__285/O                                               CascadeMux                     0              3875  38134  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in2             LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_1_LC_5_8_2/in0
Capture Clock    : Count_And_Toggle.r_Counter_1_LC_5_8_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       4
I__265/I                                     LocalMux                       0              2921  38401  RISE       1
I__265/O                                     LocalMux                     330              3251  38401  RISE       1
I__269/I                                     InMux                          0              3251  38401  RISE       1
I__269/O                                     InMux                        259              3510  38401  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_0_LC_4_6_7/in0
Capture Clock    : Debounce_Sw1.r_Count_0_LC_4_6_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__177/I                               LocalMux                       0              2921  34810  RISE       1
I__177/O                               LocalMux                     330              3251  34810  RISE       1
I__181/I                               InMux                          0              3251  38401  RISE       1
I__181/O                               InMux                        259              3510  38401  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/in0
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__541/I                               LocalMux                       0              2921  38401  RISE       1
I__541/O                               LocalMux                     330              3251  38401  RISE       1
I__545/I                               InMux                          0              3251  38401  RISE       1
I__545/O                               InMux                        259              3510  38401  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_17_LC_8_11_0/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/in1
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_17_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34354  RISE       2
I__681/I                                 LocalMux                       0              2921  38471  RISE       1
I__681/O                                 LocalMux                     330              3251  38471  RISE       1
I__683/I                                 InMux                          0              3251  38471  RISE       1
I__683/O                                 InMux                        259              3510  38471  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_16_LC_8_10_7/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/in1
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_16_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       2
I__689/I                                 LocalMux                       0              2921  37882  RISE       1
I__689/O                                 LocalMux                     330              3251  37882  RISE       1
I__691/I                                 InMux                          0              3251  37882  RISE       1
I__691/O                                 InMux                        259              3510  37882  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_15_LC_8_10_6/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/in1
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_15_LC_8_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34684  RISE       2
I__694/I                                 LocalMux                       0              2921  37756  RISE       1
I__694/O                                 LocalMux                     330              3251  37756  RISE       1
I__696/I                                 InMux                          0              3251  37756  RISE       1
I__696/O                                 InMux                        259              3510  37756  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_14_LC_8_10_5/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/in1
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_14_LC_8_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34768  RISE       2
I__560/I                                 LocalMux                       0              2921  37629  RISE       1
I__560/O                                 LocalMux                     330              3251  37629  RISE       1
I__562/I                                 InMux                          0              3251  37629  RISE       1
I__562/O                                 InMux                        259              3510  37629  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_13_LC_8_10_4/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/in1
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_13_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35315  RISE       3
I__566/I                                 LocalMux                       0              2921  37503  RISE       1
I__566/O                                 LocalMux                     330              3251  37503  RISE       1
I__569/I                                 InMux                          0              3251  37503  RISE       1
I__569/O                                 InMux                        259              3510  37503  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_12_LC_8_10_3/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/in1
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_12_LC_8_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35308  RISE       3
I__572/I                                 LocalMux                       0              2921  37377  RISE       1
I__572/O                                 LocalMux                     330              3251  37377  RISE       1
I__575/I                                 InMux                          0              3251  37377  RISE       1
I__575/O                                 InMux                        259              3510  37377  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_11_LC_8_10_2/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/in1
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_11_LC_8_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34452  RISE       2
I__578/I                                 LocalMux                       0              2921  37251  RISE       1
I__578/O                                 LocalMux                     330              3251  37251  RISE       1
I__580/I                                 InMux                          0              3251  37251  RISE       1
I__580/O                                 InMux                        259              3510  37251  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_10_LC_8_10_1/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/in1
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_10_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       2
I__584/I                                 LocalMux                       0              2921  37124  RISE       1
I__584/O                                 LocalMux                     330              3251  37124  RISE       1
I__586/I                                 InMux                          0              3251  37124  RISE       1
I__586/O                                 InMux                        259              3510  37124  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_9_LC_8_10_0/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/in1
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_9_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34431  RISE       2
I__589/I                                LocalMux                       0              2921  36998  RISE       1
I__589/O                                LocalMux                     330              3251  36998  RISE       1
I__591/I                                InMux                          0              3251  36998  RISE       1
I__591/O                                InMux                        259              3510  36998  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_8_LC_8_9_7/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/in1
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_8_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34515  RISE       2
I__594/I                               LocalMux                       0              2921  36676  RISE       1
I__594/O                               LocalMux                     330              3251  36676  RISE       1
I__596/I                               InMux                          0              3251  36676  RISE       1
I__596/O                               InMux                        259              3510  36676  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_7_LC_8_9_6/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/in1
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_7_LC_8_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34971  RISE       3
I__600/I                               LocalMux                       0              2921  36549  RISE       1
I__600/O                               LocalMux                     330              3251  36549  RISE       1
I__603/I                               InMux                          0              3251  36549  RISE       1
I__603/O                               InMux                        259              3510  36549  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_6_LC_8_9_5/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/in1
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_6_LC_8_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34172  RISE       2
I__607/I                               LocalMux                       0              2921  36423  RISE       1
I__607/O                               LocalMux                     330              3251  36423  RISE       1
I__609/I                               InMux                          0              3251  36423  RISE       1
I__609/O                               InMux                        259              3510  36423  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_4_LC_8_9_3/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/in1
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_4_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34088  RISE       2
I__517/I                               LocalMux                       0              2921  36171  RISE       1
I__517/O                               LocalMux                     330              3251  36171  RISE       1
I__519/I                               InMux                          0              3251  36171  RISE       1
I__519/O                               InMux                        259              3510  36171  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_3_LC_8_9_2/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/in1
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_3_LC_8_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34621  RISE       2
I__522/I                               LocalMux                       0              2921  36044  RISE       1
I__522/O                               LocalMux                     330              3251  36044  RISE       1
I__524/I                               InMux                          0              3251  36044  RISE       1
I__524/O                               InMux                        259              3510  36044  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_2_LC_8_9_1/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/in1
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_2_LC_8_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34312  RISE       2
I__527/I                               LocalMux                       0              2921  35918  RISE       1
I__527/O                               LocalMux                     330              3251  35918  RISE       1
I__529/I                               InMux                          0              3251  35918  RISE       1
I__529/O                               InMux                        259              3510  35918  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_17_LC_5_7_0/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/in1
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_17_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34628  RISE       3
I__376/I                                LocalMux                       0              2921  38471  RISE       1
I__376/O                                LocalMux                     330              3251  38471  RISE       1
I__379/I                                InMux                          0              3251  38471  RISE       1
I__379/O                                InMux                        259              3510  38471  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_16_LC_5_6_7/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/in1
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_16_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34558  RISE       3
I__391/I                                LocalMux                       0              2921  37882  RISE       1
I__391/O                                LocalMux                     330              3251  37882  RISE       1
I__394/I                                InMux                          0              3251  37882  RISE       1
I__394/O                                InMux                        259              3510  37882  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_15_LC_5_6_6/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/in1
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_15_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34957  RISE       3
I__431/I                                LocalMux                       0              2921  37756  RISE       1
I__431/O                                LocalMux                     330              3251  37756  RISE       1
I__434/I                                InMux                          0              3251  37756  RISE       1
I__434/O                                InMux                        259              3510  37756  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_14_LC_5_6_5/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/in1
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_14_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35041  RISE       3
I__438/I                                LocalMux                       0              2921  37629  RISE       1
I__438/O                                LocalMux                     330              3251  37629  RISE       1
I__441/I                                InMux                          0              3251  37629  RISE       1
I__441/O                                InMux                        259              3510  37629  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_13_LC_5_6_4/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/in1
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_13_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35497  RISE       3
I__385/I                                LocalMux                       0              2921  37503  RISE       1
I__385/O                                LocalMux                     330              3251  37503  RISE       1
I__388/I                                InMux                          0              3251  37503  RISE       1
I__388/O                                InMux                        259              3510  37503  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/in1
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35504  RISE       3
I__444/I                                LocalMux                       0              2921  37377  RISE       1
I__444/O                                LocalMux                     330              3251  37377  RISE       1
I__447/I                                InMux                          0              3251  37377  RISE       1
I__447/O                                InMux                        259              3510  37377  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_11_LC_5_6_2/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/in1
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_11_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34642  RISE       3
I__369/I                                LocalMux                       0              2921  37251  RISE       1
I__369/O                                LocalMux                     330              3251  37251  RISE       1
I__372/I                                InMux                          0              3251  37251  RISE       1
I__372/O                                InMux                        259              3510  37251  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_10_LC_5_6_1/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/in1
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_10_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34572  RISE       3
I__408/I                                LocalMux                       0              2921  37124  RISE       1
I__408/O                                LocalMux                     330              3251  37124  RISE       1
I__411/I                                InMux                          0              3251  37124  RISE       1
I__411/O                                InMux                        259              3510  37124  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_9_LC_5_6_0/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/in1
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_9_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34621  RISE       3
I__415/I                               LocalMux                       0              2921  36998  RISE       1
I__415/O                               LocalMux                     330              3251  36998  RISE       1
I__418/I                               InMux                          0              3251  36998  RISE       1
I__418/O                               InMux                        259              3510  36998  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_8_LC_5_5_7/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/in1
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_8_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34705  RISE       3
I__461/I                               LocalMux                       0              2921  36676  RISE       1
I__461/O                               LocalMux                     330              3251  36676  RISE       1
I__464/I                               InMux                          0              3251  36676  RISE       1
I__464/O                               InMux                        259              3510  36676  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_7_LC_5_5_6/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/in1
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_7_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__425/I                               LocalMux                       0              2921  36549  RISE       1
I__425/O                               LocalMux                     330              3251  36549  RISE       1
I__428/I                               InMux                          0              3251  36549  RISE       1
I__428/O                               InMux                        259              3510  36549  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_6_LC_5_5_5/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/in1
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_6_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35161  RISE       3
I__454/I                               LocalMux                       0              2921  36423  RISE       1
I__454/O                               LocalMux                     330              3251  36423  RISE       1
I__457/I                               InMux                          0              3251  36423  RISE       1
I__457/O                               InMux                        259              3510  36423  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_5_LC_5_5_4/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/in1
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_5_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34361  RISE       2
I__210/I                               LocalMux                       0              2921  36297  RISE       1
I__210/O                               LocalMux                     330              3251  36297  RISE       1
I__212/I                               InMux                          0              3251  36297  RISE       1
I__212/O                               InMux                        259              3510  36297  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_3_LC_5_5_2/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/in1
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_3_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34852  RISE       2
I__161/I                               LocalMux                       0              2921  36044  RISE       1
I__161/O                               LocalMux                     330              3251  36044  RISE       1
I__163/I                               InMux                          0              3251  36044  RISE       1
I__163/O                               InMux                        259              3510  36044  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_2_LC_5_5_1/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/in1
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_2_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34922  RISE       2
I__167/I                               LocalMux                       0              2921  35918  RISE       1
I__167/O                               LocalMux                     330              3251  35918  RISE       1
I__169/I                               InMux                          0              3251  35918  RISE       1
I__169/O                               InMux                        259              3510  35918  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_21_LC_4_9_4/lcout
Path End         : Count_And_Toggle.r_Counter_21_LC_4_9_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_21_LC_4_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_21_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36830  RISE       2
I__186/I                                      LocalMux                       0              2921  36830  RISE       1
I__186/O                                      LocalMux                     330              3251  36830  RISE       1
I__187/I                                      InMux                          0              3251  37714  RISE       1
I__187/O                                      InMux                        259              3510  37714  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_20_LC_4_9_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_20_LC_4_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36893  RISE       2
I__183/I                                      LocalMux                       0              2921  36893  RISE       1
I__183/O                                      LocalMux                     330              3251  36893  RISE       1
I__184/I                                      InMux                          0              3251  37587  RISE       1
I__184/O                                      InMux                        259              3510  37587  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout
Path End         : Count_And_Toggle.r_Counter_16_LC_4_8_7/in1
Capture Clock    : Count_And_Toggle.r_Counter_16_LC_4_8_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36725  RISE       2
I__271/I                                      LocalMux                       0              2921  36725  RISE       1
I__271/O                                      LocalMux                     330              3251  36725  RISE       1
I__273/I                                      InMux                          0              3251  36725  RISE       1
I__273/O                                      InMux                        259              3510  36725  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout
Path End         : Count_And_Toggle.r_Counter_15_LC_4_8_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_15_LC_4_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36598  RISE       2
I__275/I                                      LocalMux                       0              2921  36598  RISE       1
I__275/O                                      LocalMux                     330              3251  36598  RISE       1
I__277/I                                      InMux                          0              3251  36598  RISE       1
I__277/O                                      InMux                        259              3510  36598  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_13_LC_4_8_4/lcout
Path End         : Count_And_Toggle.r_Counter_13_LC_4_8_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_13_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_13_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36346  RISE       2
I__232/I                                      LocalMux                       0              2921  36346  RISE       1
I__232/O                                      LocalMux                     330              3251  36346  RISE       1
I__234/I                                      InMux                          0              3251  36346  RISE       1
I__234/O                                      InMux                        259              3510  36346  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_10_LC_4_8_1/lcout
Path End         : Count_And_Toggle.r_Counter_10_LC_4_8_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_10_LC_4_8_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_10_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35967  RISE       2
I__237/I                                      LocalMux                       0              2921  35967  RISE       1
I__237/O                                      LocalMux                     330              3251  35967  RISE       1
I__239/I                                      InMux                          0              3251  35967  RISE       1
I__239/O                                      InMux                        259              3510  35967  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_7_LC_4_7_6/lcout
Path End         : Count_And_Toggle.r_Counter_7_LC_4_7_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_7_LC_4_7_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_7_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35392  RISE       2
I__228/I                                     LocalMux                       0              2921  35392  RISE       1
I__228/O                                     LocalMux                     330              3251  35392  RISE       1
I__230/I                                     InMux                          0              3251  35392  RISE       1
I__230/O                                     InMux                        259              3510  35392  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_5_LC_4_7_4/lcout
Path End         : Count_And_Toggle.r_Counter_5_LC_4_7_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_5_LC_4_7_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_5_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__217/I                                     LocalMux                       0              2921  35140  RISE       1
I__217/O                                     LocalMux                     330              3251  35140  RISE       1
I__219/I                                     InMux                          0              3251  35140  RISE       1
I__219/O                                     InMux                        259              3510  35140  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout
Path End         : Count_And_Toggle.r_Counter_4_LC_4_7_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_4_LC_4_7_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__213/I                                     LocalMux                       0              2921  35013  RISE       1
I__213/O                                     LocalMux                     330              3251  35013  RISE       1
I__215/I                                     InMux                          0              3251  35013  RISE       1
I__215/O                                     InMux                        259              3510  35013  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout
Path End         : Count_And_Toggle.r_Counter_3_LC_4_7_2/in1
Capture Clock    : Count_And_Toggle.r_Counter_3_LC_4_7_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34887  RISE       2
I__315/I                                     LocalMux                       0              2921  34887  RISE       1
I__315/O                                     LocalMux                     330              3251  34887  RISE       1
I__317/I                                     InMux                          0              3251  34887  RISE       1
I__317/O                                     InMux                        259              3510  34887  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_2_LC_4_7_1/lcout
Path End         : Count_And_Toggle.r_Counter_2_LC_4_7_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_2_LC_4_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_2_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34761  RISE       2
I__311/I                                     LocalMux                       0              2921  34761  RISE       1
I__311/O                                     LocalMux                     330              3251  34761  RISE       1
I__313/I                                     InMux                          0              3251  34761  RISE       1
I__313/O                                     InMux                        259              3510  34761  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/in1
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34277  RISE       2
I__156/I                               LocalMux                       0              2921  36171  RISE       1
I__156/O                               LocalMux                     330              3251  36171  RISE       1
I__158/I                               InMux                          0              3251  36171  RISE       1
I__158/O                               InMux                        259              3510  36171  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_12_LC_4_8_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_12_LC_4_8_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36023  RISE       2
I__241/I                                      LocalMux                       0              2921  36220  RISE       1
I__241/O                                      LocalMux                     330              3251  36220  RISE       1
I__243/I                                      InMux                          0              3251  36220  RISE       1
I__243/O                                      InMux                        259              3510  36220  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/in1
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33688  RISE       2
I__511/I                               LocalMux                       0              2921  36297  RISE       1
I__511/O                               LocalMux                     330              3251  36297  RISE       1
I__513/I                               InMux                          0              3251  36297  RISE       1
I__513/O                               InMux                        259              3510  36297  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_17_LC_4_9_0/in1
Capture Clock    : Count_And_Toggle.r_Counter_17_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36760  RISE       2
I__193/I                                      LocalMux                       0              2921  36760  RISE       1
I__193/O                                      LocalMux                     330              3251  36760  RISE       1
I__194/I                                      InMux                          0              3251  37047  RISE       1
I__194/O                                      InMux                        259              3510  37047  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in2
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38499  RISE       5
I__624/I                                  LocalMux                       0              2921  38499  RISE       1
I__624/O                                  LocalMux                     330              3251  38499  RISE       1
I__626/I                                  InMux                          0              3251  38499  RISE       1
I__626/O                                  InMux                        259              3510  38499  RISE       1
I__628/I                                  CascadeMux                     0              3510  38499  RISE       1
I__628/O                                  CascadeMux                     0              3510  38499  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_1_LC_4_6_2/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/in2
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_1_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__170/I                               LocalMux                       0              2921  34817  RISE       1
I__170/O                               LocalMux                     330              3251  34817  RISE       1
I__173/I                               InMux                          0              3251  38499  RISE       1
I__173/O                               InMux                        259              3510  38499  RISE       1
I__175/I                               CascadeMux                     0              3510  38499  RISE       1
I__175/O                               CascadeMux                     0              3510  38499  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_1_LC_7_8_0/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/in3
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_1_LC_7_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34628  RISE       3
I__534/I                               LocalMux                       0              2921  38597  RISE       1
I__534/O                               LocalMux                     330              3251  38597  RISE       1
I__537/I                               InMux                          0              3251  38597  RISE       1
I__537/O                               InMux                        259              3510  38597  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_State_LC_6_6_6/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in3
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35511  RISE       6
I__637/I                             LocalMux                       0              2921  38597  RISE       1
I__637/O                             LocalMux                     330              3251  38597  RISE       1
I__640/I                             InMux                          0              3251  38597  RISE       1
I__640/O                             InMux                        259              3510  38597  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/in3
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34810  RISE       4
I__177/I                               LocalMux                       0              2921  34810  RISE       1
I__177/O                               LocalMux                     330              3251  34810  RISE       1
I__180/I                               InMux                          0              3251  38597  RISE       1
I__180/O                               InMux                        259              3510  38597  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_0_LC_5_8_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_0_LC_5_8_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34663  RISE       4
I__265/I                                     LocalMux                       0              2921  38401  RISE       1
I__265/O                                     LocalMux                     330              3251  38401  RISE       1
I__268/I                                     InMux                          0              3251  38597  RISE       1
I__268/O                                     InMux                        259              3510  38597  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_1_LC_5_8_2/in3
Capture Clock    : Count_And_Toggle.r_Counter_1_LC_5_8_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__307/I                                     LocalMux                       0              2921  36591  RISE       1
I__307/O                                     LocalMux                     330              3251  36591  RISE       1
I__310/I                                     InMux                          0              3251  38597  RISE       1
I__310/O                                     InMux                        259              3510  38597  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_0_LC_7_8_7/in3
Capture Clock    : Debounce_Sw2.r_Count_0_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34733  RISE       4
I__541/I                               LocalMux                       0              2921  38401  RISE       1
I__541/O                               LocalMux                     330              3251  38401  RISE       1
I__544/I                               InMux                          0              3251  38597  RISE       1
I__544/O                               InMux                        259              3510  38597  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in1
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Demux_Toggle_TOP               0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__397/I                             Odrv12                         0               973   +INF  FALL       1
I__397/O                             Odrv12                       540              1513   +INF  FALL       1
I__398/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__398/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__399/I                             LocalMux                       0              2053   +INF  FALL       1
I__399/O                             LocalMux                     309              2362   +INF  FALL       1
I__401/I                             InMux                          0              2362   +INF  FALL       1
I__401/O                             InMux                        217              2579   +INF  FALL       1
Debounce_Sw1.r_State_LC_6_6_6/in1    LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : Debounce_Sw2.r_State_e_0_LC_6_10_1/in3
Capture Clock    : Debounce_Sw2.r_State_e_0_LC_6_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_2                              Demux_Toggle_TOP               0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                Odrv12                         0               973   +INF  FALL       1
I__485/O                                Odrv12                       540              1513   +INF  FALL       1
I__487/I                                Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                                Span12Mux_v                  540              2053   +INF  FALL       1
I__489/I                                LocalMux                       0              2053   +INF  FALL       1
I__489/O                                LocalMux                     309              2362   +INF  FALL       1
I__491/I                                InMux                          0              2362   +INF  FALL       1
I__491/O                                InMux                        217              2579   +INF  FALL       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/in3  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : o_LED_4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       5
I__613/I                                  Odrv4                          0              2921   +INF  RISE       1
I__613/O                                  Odrv4                        351              3272   +INF  RISE       1
I__615/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__615/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__616/I                                  Span4Mux_v                     0              3574   +INF  RISE       1
I__616/O                                  Span4Mux_v                   351              3924   +INF  RISE       1
I__617/I                                  LocalMux                       0              3924   +INF  RISE       1
I__617/O                                  LocalMux                     330              4254   +INF  RISE       1
I__619/I                                  InMux                          0              4254   +INF  RISE       1
I__619/O                                  InMux                        259              4513   +INF  RISE       1
Demux.o_Data4_0_a3_LC_12_8_1/in3          LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
Demux.o_Data4_0_a3_LC_12_8_1/lcout        LogicCell40_SEQ_MODE_0000    288              4801   +INF  FALL       1
I__610/I                                  LocalMux                       0              4801   +INF  FALL       1
I__610/O                                  LocalMux                     309              5110   +INF  FALL       1
I__611/I                                  IoInMux                        0              5110   +INF  FALL       1
I__611/O                                  IoInMux                      217              5327   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5327   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7564   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                    IO_PAD                         0              7564   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9652   +INF  FALL       1
o_LED_4                                   Demux_Toggle_TOP               0              9652   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       5
I__613/I                                  Odrv4                          0              2921   +INF  FALL       1
I__613/O                                  Odrv4                        372              3293   +INF  FALL       1
I__615/I                                  Span4Mux_h                     0              3293   +INF  FALL       1
I__615/O                                  Span4Mux_h                   316              3609   +INF  FALL       1
I__616/I                                  Span4Mux_v                     0              3609   +INF  FALL       1
I__616/O                                  Span4Mux_v                   372              3980   +INF  FALL       1
I__618/I                                  LocalMux                       0              3980   +INF  FALL       1
I__618/O                                  LocalMux                     309              4289   +INF  FALL       1
I__620/I                                  InMux                          0              4289   +INF  FALL       1
I__620/O                                  InMux                        217              4506   +INF  FALL       1
Demux.o_Data1_0_a3_LC_12_7_7/in3          LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
Demux.o_Data1_0_a3_LC_12_7_7/lcout        LogicCell40_SEQ_MODE_0000    288              4794   +INF  FALL       1
I__649/I                                  LocalMux                       0              4794   +INF  FALL       1
I__649/O                                  LocalMux                     309              5103   +INF  FALL       1
I__650/I                                  IoInMux                        0              5103   +INF  FALL       1
I__650/O                                  IoInMux                      217              5320   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5320   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7557   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                    IO_PAD                         0              7557   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9645   +INF  FALL       1
o_LED_1                                   Demux_Toggle_TOP               0              9645   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : o_LED_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       5
I__625/I                                  Odrv4                          0              2921   +INF  RISE       1
I__625/O                                  Odrv4                        351              3272   +INF  RISE       1
I__627/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__627/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__629/I                                  Span4Mux_v                     0              3574   +INF  RISE       1
I__629/O                                  Span4Mux_v                   351              3924   +INF  RISE       1
I__631/I                                  LocalMux                       0              3924   +INF  RISE       1
I__631/O                                  LocalMux                     330              4254   +INF  RISE       1
I__634/I                                  InMux                          0              4254   +INF  RISE       1
I__634/O                                  InMux                        259              4513   +INF  RISE       1
Demux.o_Data2_0_a3_LC_12_7_0/in0          LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
Demux.o_Data2_0_a3_LC_12_7_0/lcout        LogicCell40_SEQ_MODE_0000    386              4899   +INF  FALL       1
I__653/I                                  LocalMux                       0              4899   +INF  FALL       1
I__653/O                                  LocalMux                     309              5208   +INF  FALL       1
I__654/I                                  IoInMux                        0              5208   +INF  FALL       1
I__654/O                                  IoInMux                      217              5425   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5425   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7662   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                    IO_PAD                         0              7662   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9750   +INF  FALL       1
o_LED_2                                   Demux_Toggle_TOP               0              9750   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : o_LED_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       5
I__625/I                                  Odrv4                          0              2921   +INF  FALL       1
I__625/O                                  Odrv4                        372              3293   +INF  FALL       1
I__627/I                                  Span4Mux_h                     0              3293   +INF  FALL       1
I__627/O                                  Span4Mux_h                   316              3609   +INF  FALL       1
I__629/I                                  Span4Mux_v                     0              3609   +INF  FALL       1
I__629/O                                  Span4Mux_v                   372              3980   +INF  FALL       1
I__631/I                                  LocalMux                       0              3980   +INF  FALL       1
I__631/O                                  LocalMux                     309              4289   +INF  FALL       1
I__635/I                                  InMux                          0              4289   +INF  FALL       1
I__635/O                                  InMux                        217              4506   +INF  FALL       1
Demux.o_Data3_0_a3_LC_12_7_1/in1          LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
Demux.o_Data3_0_a3_LC_12_7_1/lcout        LogicCell40_SEQ_MODE_0000    379              4885   +INF  FALL       1
I__651/I                                  LocalMux                       0              4885   +INF  FALL       1
I__651/O                                  LocalMux                     309              5194   +INF  FALL       1
I__652/I                                  IoInMux                        0              5194   +INF  FALL       1
I__652/O                                  IoInMux                      217              5411   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5411   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7648   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                    IO_PAD                         0              7648   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9736   +INF  FALL       1
o_LED_3                                   Demux_Toggle_TOP               0              9736   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_17_LC_8_11_0/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/in1
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_17_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__681/I                                 LocalMux                       0              2921   1066  FALL       1
I__681/O                                 LocalMux                     309              3230   1066  FALL       1
I__683/I                                 InMux                          0              3230   1066  FALL       1
I__683/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_17_LC_8_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_16_LC_8_10_7/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/in1
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_16_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__689/I                                 LocalMux                       0              2921   1066  FALL       1
I__689/O                                 LocalMux                     309              3230   1066  FALL       1
I__691/I                                 InMux                          0              3230   1066  FALL       1
I__691/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_16_LC_8_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_15_LC_8_10_6/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/in1
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_15_LC_8_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__694/I                                 LocalMux                       0              2921   1066  FALL       1
I__694/O                                 LocalMux                     309              3230   1066  FALL       1
I__696/I                                 InMux                          0              3230   1066  FALL       1
I__696/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_15_LC_8_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_14_LC_8_10_5/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/in1
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_14_LC_8_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__560/I                                 LocalMux                       0              2921   1066  FALL       1
I__560/O                                 LocalMux                     309              3230   1066  FALL       1
I__562/I                                 InMux                          0              3230   1066  FALL       1
I__562/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_14_LC_8_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_13_LC_8_10_4/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/in1
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_13_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__566/I                                 LocalMux                       0              2921   1066  FALL       1
I__566/O                                 LocalMux                     309              3230   1066  FALL       1
I__569/I                                 InMux                          0              3230   1066  FALL       1
I__569/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_13_LC_8_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_12_LC_8_10_3/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/in1
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_12_LC_8_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__572/I                                 LocalMux                       0              2921   1066  FALL       1
I__572/O                                 LocalMux                     309              3230   1066  FALL       1
I__575/I                                 InMux                          0              3230   1066  FALL       1
I__575/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_12_LC_8_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_11_LC_8_10_2/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/in1
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_11_LC_8_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__578/I                                 LocalMux                       0              2921   1066  FALL       1
I__578/O                                 LocalMux                     309              3230   1066  FALL       1
I__580/I                                 InMux                          0              3230   1066  FALL       1
I__580/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_11_LC_8_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_10_LC_8_10_1/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/in1
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_10_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__584/I                                 LocalMux                       0              2921   1066  FALL       1
I__584/O                                 LocalMux                     309              3230   1066  FALL       1
I__586/I                                 InMux                          0              3230   1066  FALL       1
I__586/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_10_LC_8_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_9_LC_8_10_0/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/in1
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_9_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__589/I                                LocalMux                       0              2921   1066  FALL       1
I__589/O                                LocalMux                     309              3230   1066  FALL       1
I__591/I                                InMux                          0              3230   1066  FALL       1
I__591/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_9_LC_8_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_8_LC_8_9_7/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/in1
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_8_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__594/I                               LocalMux                       0              2921   1066  FALL       1
I__594/O                               LocalMux                     309              3230   1066  FALL       1
I__596/I                               InMux                          0              3230   1066  FALL       1
I__596/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_8_LC_8_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_7_LC_8_9_6/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/in1
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_7_LC_8_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__600/I                               LocalMux                       0              2921   1066  FALL       1
I__600/O                               LocalMux                     309              3230   1066  FALL       1
I__603/I                               InMux                          0              3230   1066  FALL       1
I__603/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_7_LC_8_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_6_LC_8_9_5/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/in1
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_6_LC_8_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__607/I                               LocalMux                       0              2921   1066  FALL       1
I__607/O                               LocalMux                     309              3230   1066  FALL       1
I__609/I                               InMux                          0              3230   1066  FALL       1
I__609/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_6_LC_8_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/in1
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__511/I                               LocalMux                       0              2921   1066  FALL       1
I__511/O                               LocalMux                     309              3230   1066  FALL       1
I__513/I                               InMux                          0              3230   1066  FALL       1
I__513/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_5_LC_8_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_4_LC_8_9_3/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/in1
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_4_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__517/I                               LocalMux                       0              2921   1066  FALL       1
I__517/O                               LocalMux                     309              3230   1066  FALL       1
I__519/I                               InMux                          0              3230   1066  FALL       1
I__519/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_4_LC_8_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_3_LC_8_9_2/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/in1
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_3_LC_8_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__522/I                               LocalMux                       0              2921   1066  FALL       1
I__522/O                               LocalMux                     309              3230   1066  FALL       1
I__524/I                               InMux                          0              3230   1066  FALL       1
I__524/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_3_LC_8_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_2_LC_8_9_1/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/in1
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_2_LC_8_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__527/I                               LocalMux                       0              2921   1066  FALL       1
I__527/O                               LocalMux                     309              3230   1066  FALL       1
I__529/I                               InMux                          0              3230   1066  FALL       1
I__529/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_2_LC_8_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_0_LC_7_8_7/in3
Capture Clock    : Debounce_Sw2.r_Count_0_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__541/I                               LocalMux                       0              2921   1066  FALL       1
I__541/O                               LocalMux                     309              3230   1066  FALL       1
I__544/I                               InMux                          0              3230   1066  FALL       1
I__544/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_0_LC_7_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_1_LC_7_8_0/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/in3
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_1_LC_7_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__534/I                               LocalMux                       0              2921   1066  FALL       1
I__534/O                               LocalMux                     309              3230   1066  FALL       1
I__537/I                               InMux                          0              3230   1066  FALL       1
I__537/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_1_LC_7_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in2
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__624/I                                  LocalMux                       0              2921   1066  FALL       1
I__624/O                                  LocalMux                     309              3230   1066  FALL       1
I__626/I                                  InMux                          0              3230   1066  FALL       1
I__626/O                                  InMux                        217              3447   1066  FALL       1
I__628/I                                  CascadeMux                     0              3447   1066  FALL       1
I__628/O                                  CascadeMux                     0              3447   1066  FALL       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_State_LC_6_6_6/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in3
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_State_LC_6_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__637/I                             LocalMux                       0              2921   1066  FALL       1
I__637/O                             LocalMux                     309              3230   1066  FALL       1
I__640/I                             InMux                          0              3230   1066  FALL       1
I__640/O                             InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_State_LC_6_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_0_LC_5_8_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_0_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__265/I                                     LocalMux                       0              2921   1066  FALL       1
I__265/O                                     LocalMux                     309              3230   1066  FALL       1
I__268/I                                     InMux                          0              3230   1066  FALL       1
I__268/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout
Path End         : Count_And_Toggle.r_Counter_1_LC_5_8_2/in3
Capture Clock    : Count_And_Toggle.r_Counter_1_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_1_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__307/I                                     LocalMux                       0              2921   1066  FALL       1
I__307/O                                     LocalMux                     309              3230   1066  FALL       1
I__310/I                                     InMux                          0              3230   1066  FALL       1
I__310/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_17_LC_5_7_0/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/in1
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_17_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__376/I                                LocalMux                       0              2921   1066  FALL       1
I__376/O                                LocalMux                     309              3230   1066  FALL       1
I__379/I                                InMux                          0              3230   1066  FALL       1
I__379/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_17_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_16_LC_5_6_7/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/in1
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_16_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__391/I                                LocalMux                       0              2921   1066  FALL       1
I__391/O                                LocalMux                     309              3230   1066  FALL       1
I__394/I                                InMux                          0              3230   1066  FALL       1
I__394/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_16_LC_5_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_15_LC_5_6_6/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/in1
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_15_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__431/I                                LocalMux                       0              2921   1066  FALL       1
I__431/O                                LocalMux                     309              3230   1066  FALL       1
I__434/I                                InMux                          0              3230   1066  FALL       1
I__434/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_15_LC_5_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_14_LC_5_6_5/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/in1
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_14_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__438/I                                LocalMux                       0              2921   1066  FALL       1
I__438/O                                LocalMux                     309              3230   1066  FALL       1
I__441/I                                InMux                          0              3230   1066  FALL       1
I__441/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_14_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_13_LC_5_6_4/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/in1
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_13_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__385/I                                LocalMux                       0              2921   1066  FALL       1
I__385/O                                LocalMux                     309              3230   1066  FALL       1
I__388/I                                InMux                          0              3230   1066  FALL       1
I__388/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_13_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/in1
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__444/I                                LocalMux                       0              2921   1066  FALL       1
I__444/O                                LocalMux                     309              3230   1066  FALL       1
I__447/I                                InMux                          0              3230   1066  FALL       1
I__447/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_12_LC_5_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_11_LC_5_6_2/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/in1
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_11_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__369/I                                LocalMux                       0              2921   1066  FALL       1
I__369/O                                LocalMux                     309              3230   1066  FALL       1
I__372/I                                InMux                          0              3230   1066  FALL       1
I__372/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_11_LC_5_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_10_LC_5_6_1/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/in1
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_10_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__408/I                                LocalMux                       0              2921   1066  FALL       1
I__408/O                                LocalMux                     309              3230   1066  FALL       1
I__411/I                                InMux                          0              3230   1066  FALL       1
I__411/O                                InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_10_LC_5_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_9_LC_5_6_0/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/in1
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_9_LC_5_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__415/I                               LocalMux                       0              2921   1066  FALL       1
I__415/O                               LocalMux                     309              3230   1066  FALL       1
I__418/I                               InMux                          0              3230   1066  FALL       1
I__418/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_9_LC_5_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_8_LC_5_5_7/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/in1
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_8_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__461/I                               LocalMux                       0              2921   1066  FALL       1
I__461/O                               LocalMux                     309              3230   1066  FALL       1
I__464/I                               InMux                          0              3230   1066  FALL       1
I__464/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_8_LC_5_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_7_LC_5_5_6/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/in1
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_7_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__425/I                               LocalMux                       0              2921   1066  FALL       1
I__425/O                               LocalMux                     309              3230   1066  FALL       1
I__428/I                               InMux                          0              3230   1066  FALL       1
I__428/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_7_LC_5_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_6_LC_5_5_5/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/in1
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_6_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__454/I                               LocalMux                       0              2921   1066  FALL       1
I__454/O                               LocalMux                     309              3230   1066  FALL       1
I__457/I                               InMux                          0              3230   1066  FALL       1
I__457/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_6_LC_5_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_5_LC_5_5_4/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/in1
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_5_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__210/I                               LocalMux                       0              2921   1066  FALL       1
I__210/O                               LocalMux                     309              3230   1066  FALL       1
I__212/I                               InMux                          0              3230   1066  FALL       1
I__212/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_5_LC_5_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/in1
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__156/I                               LocalMux                       0              2921   1066  FALL       1
I__156/O                               LocalMux                     309              3230   1066  FALL       1
I__158/I                               InMux                          0              3230   1066  FALL       1
I__158/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_4_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_3_LC_5_5_2/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/in1
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_3_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__161/I                               LocalMux                       0              2921   1066  FALL       1
I__161/O                               LocalMux                     309              3230   1066  FALL       1
I__163/I                               InMux                          0              3230   1066  FALL       1
I__163/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_3_LC_5_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_2_LC_5_5_1/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/in1
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_2_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__167/I                               LocalMux                       0              2921   1066  FALL       1
I__167/O                               LocalMux                     309              3230   1066  FALL       1
I__169/I                               InMux                          0              3230   1066  FALL       1
I__169/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_2_LC_5_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_21_LC_4_9_4/lcout
Path End         : Count_And_Toggle.r_Counter_21_LC_4_9_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_21_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_21_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__186/I                                      LocalMux                       0              2921   1066  FALL       1
I__186/O                                      LocalMux                     309              3230   1066  FALL       1
I__187/I                                      InMux                          0              3230   1066  FALL       1
I__187/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_20_LC_4_9_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_20_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                      LocalMux                       0              2921   1066  FALL       1
I__183/O                                      LocalMux                     309              3230   1066  FALL       1
I__184/I                                      InMux                          0              3230   1066  FALL       1
I__184/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_17_LC_4_9_0/in1
Capture Clock    : Count_And_Toggle.r_Counter_17_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_17_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__193/I                                      LocalMux                       0              2921   1066  FALL       1
I__193/O                                      LocalMux                     309              3230   1066  FALL       1
I__194/I                                      InMux                          0              3230   1066  FALL       1
I__194/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout
Path End         : Count_And_Toggle.r_Counter_16_LC_4_8_7/in1
Capture Clock    : Count_And_Toggle.r_Counter_16_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__271/I                                      LocalMux                       0              2921   1066  FALL       1
I__271/O                                      LocalMux                     309              3230   1066  FALL       1
I__273/I                                      InMux                          0              3230   1066  FALL       1
I__273/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout
Path End         : Count_And_Toggle.r_Counter_15_LC_4_8_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_15_LC_4_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__275/I                                      LocalMux                       0              2921   1066  FALL       1
I__275/O                                      LocalMux                     309              3230   1066  FALL       1
I__277/I                                      InMux                          0              3230   1066  FALL       1
I__277/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_13_LC_4_8_4/lcout
Path End         : Count_And_Toggle.r_Counter_13_LC_4_8_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_13_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_13_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__232/I                                      LocalMux                       0              2921   1066  FALL       1
I__232/O                                      LocalMux                     309              3230   1066  FALL       1
I__234/I                                      InMux                          0              3230   1066  FALL       1
I__234/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_12_LC_4_8_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_12_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__241/I                                      LocalMux                       0              2921   1066  FALL       1
I__241/O                                      LocalMux                     309              3230   1066  FALL       1
I__243/I                                      InMux                          0              3230   1066  FALL       1
I__243/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_10_LC_4_8_1/lcout
Path End         : Count_And_Toggle.r_Counter_10_LC_4_8_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_10_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_10_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                      LocalMux                       0              2921   1066  FALL       1
I__237/O                                      LocalMux                     309              3230   1066  FALL       1
I__239/I                                      InMux                          0              3230   1066  FALL       1
I__239/O                                      InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_7_LC_4_7_6/lcout
Path End         : Count_And_Toggle.r_Counter_7_LC_4_7_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_7_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_7_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__228/I                                     LocalMux                       0              2921   1066  FALL       1
I__228/O                                     LocalMux                     309              3230   1066  FALL       1
I__230/I                                     InMux                          0              3230   1066  FALL       1
I__230/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_5_LC_4_7_4/lcout
Path End         : Count_And_Toggle.r_Counter_5_LC_4_7_4/in1
Capture Clock    : Count_And_Toggle.r_Counter_5_LC_4_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_5_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__217/I                                     LocalMux                       0              2921   1066  FALL       1
I__217/O                                     LocalMux                     309              3230   1066  FALL       1
I__219/I                                     InMux                          0              3230   1066  FALL       1
I__219/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout
Path End         : Count_And_Toggle.r_Counter_4_LC_4_7_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_4_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__213/I                                     LocalMux                       0              2921   1066  FALL       1
I__213/O                                     LocalMux                     309              3230   1066  FALL       1
I__215/I                                     InMux                          0              3230   1066  FALL       1
I__215/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout
Path End         : Count_And_Toggle.r_Counter_3_LC_4_7_2/in1
Capture Clock    : Count_And_Toggle.r_Counter_3_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__315/I                                     LocalMux                       0              2921   1066  FALL       1
I__315/O                                     LocalMux                     309              3230   1066  FALL       1
I__317/I                                     InMux                          0              3230   1066  FALL       1
I__317/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_2_LC_4_7_1/lcout
Path End         : Count_And_Toggle.r_Counter_2_LC_4_7_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_2_LC_4_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_2_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__311/I                                     LocalMux                       0              2921   1066  FALL       1
I__311/O                                     LocalMux                     309              3230   1066  FALL       1
I__313/I                                     InMux                          0              3230   1066  FALL       1
I__313/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/in3
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__177/I                               LocalMux                       0              2921   1066  FALL       1
I__177/O                               LocalMux                     309              3230   1066  FALL       1
I__180/I                               InMux                          0              3230   1066  FALL       1
I__180/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_1_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_1_LC_4_6_2/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/in2
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_1_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__170/I                               LocalMux                       0              2921   1066  FALL       1
I__170/O                               LocalMux                     309              3230   1066  FALL       1
I__173/I                               InMux                          0              3230   1066  FALL       1
I__173/O                               InMux                        217              3447   1066  FALL       1
I__175/I                               CascadeMux                     0              3447   1066  FALL       1
I__175/O                               CascadeMux                     0              3447   1066  FALL       1
Debounce_Sw1.r_Count_1_LC_4_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_0_LC_4_6_7/lcout
Path End         : Debounce_Sw1.r_Count_0_LC_4_6_7/in0
Capture Clock    : Debounce_Sw1.r_Count_0_LC_4_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_0_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__177/I                               LocalMux                       0              2921   1066  FALL       1
I__177/O                               LocalMux                     309              3230   1066  FALL       1
I__181/I                               InMux                          0              3230   1066  FALL       1
I__181/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_0_LC_4_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_1_LC_5_8_2/in0
Capture Clock    : Count_And_Toggle.r_Counter_1_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__265/I                                     LocalMux                       0              2921   1066  FALL       1
I__265/O                                     LocalMux                     309              3230   1066  FALL       1
I__269/I                                     InMux                          0              3230   1066  FALL       1
I__269/O                                     InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_1_LC_5_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_0_LC_7_8_7/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/in0
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_0_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__541/I                               LocalMux                       0              2921   1066  FALL       1
I__541/O                               LocalMux                     309              3230   1066  FALL       1
I__545/I                               InMux                          0              3230   1066  FALL       1
I__545/O                               InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_1_LC_7_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in2
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__285/I                                               CascadeMux                     0              3714   1333  RISE       1
I__285/O                                               CascadeMux                     0              3714   1333  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_10_LC_5_6_1/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in2
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_10_LC_5_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__409/I                                   LocalMux                       0              2921   1333  FALL       1
I__409/O                                   LocalMux                     309              3230   1333  FALL       1
I__412/I                                   InMux                          0              3230   1333  FALL       1
I__412/O                                   InMux                        217              3447   1333  FALL       1
Debounce_Sw1.r_State_RNO_1_LC_6_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Debounce_Sw1.r_State_RNO_1_LC_6_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__396/I                                   CascadeMux                     0              3714   1333  RISE       1
I__396/O                                   CascadeMux                     0              3714   1333  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_22_LC_4_9_6/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in2
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_22_LC_4_9_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__190/I                                            LocalMux                       0              2921   1389  FALL       1
I__190/O                                            LocalMux                     309              3230   1389  FALL       1
I__192/I                                            InMux                          0              3230   1389  FALL       1
I__192/O                                            InMux                        217              3447   1389  FALL       1
Count_And_Toggle.r_Counter_RNO_0_22_LC_4_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
Count_And_Toggle.r_Counter_RNO_0_22_LC_4_9_5/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__196/I                                            CascadeMux                     0              3770   1389  RISE       1
I__196/O                                            CascadeMux                     0              3770   1389  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_20_LC_4_9_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_20_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       2
I__290/I                                               LocalMux                       0              2921   1417  FALL       1
I__290/O                                               LocalMux                     309              3230   1417  FALL       1
I__292/I                                               InMux                          0              3230   1417  FALL       1
I__292/O                                               InMux                        217              3447   1417  FALL       1
I__294/I                                               CascadeMux                     0              3447   1417  FALL       1
I__294/O                                               CascadeMux                     0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__199/I                                               InMux                          0              3581   1417  FALL       1
I__199/O                                               InMux                        217              3798   1417  FALL       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_1_LC_4_6_2/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/in3
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_1_LC_4_6_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__171/I                                            LocalMux                       0              2921   1417  FALL       1
I__171/O                                            LocalMux                     309              3230   1417  FALL       1
I__174/I                                            InMux                          0              3230   1417  FALL       1
I__174/O                                            InMux                        217              3447   1417  FALL       1
I__176/I                                            CascadeMux                     0              3447   1417  FALL       1
I__176/O                                            CascadeMux                     0              3447   1417  FALL       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__165/I                                            InMux                          0              3581   1417  FALL       1
I__165/O                                            InMux                        217              3798   1417  FALL       1
Debounce_Sw1.r_Count_2_LC_5_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_2_LC_4_7_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_2_LC_4_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__263/I                                                  LocalMux                       0              2921   1417  FALL       1
I__263/O                                                  LocalMux                     309              3230   1417  FALL       1
I__266/I                                                  InMux                          0              3230   1417  FALL       1
I__266/O                                                  InMux                        217              3447   1417  FALL       1
I__270/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__270/O                                                  CascadeMux                     0              3447   1417  FALL       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__144/I                                                  InMux                          0              3581   1417  FALL       1
I__144/O                                                  InMux                        217              3798   1417  FALL       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_1_LC_7_8_0/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/in3
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_1_LC_7_8_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__533/I                                            LocalMux                       0              2921   1417  FALL       1
I__533/O                                            LocalMux                     309              3230   1417  FALL       1
I__536/I                                            InMux                          0              3230   1417  FALL       1
I__536/O                                            InMux                        217              3447   1417  FALL       1
I__538/I                                            CascadeMux                     0              3447   1417  FALL       1
I__538/O                                            CascadeMux                     0              3447   1417  FALL       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__525/I                                            InMux                          0              3581   1417  FALL       1
I__525/O                                            InMux                        217              3798   1417  FALL       1
Debounce_Sw2.r_Count_2_LC_8_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_1_LC_7_8_0/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/in3
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_1_LC_7_8_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__533/I                                            LocalMux                       0              2921   1417  FALL       1
I__533/O                                            LocalMux                     309              3230   1417  FALL       1
I__536/I                                            InMux                          0              3230   1417  FALL       1
I__536/O                                            InMux                        217              3447   1417  FALL       1
I__538/I                                            CascadeMux                     0              3447   1417  FALL       1
I__538/O                                            CascadeMux                     0              3447   1417  FALL       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Sw2.un2_r_count_cry_1_c_LC_8_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Sw2.r_Count_2_LC_8_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Sw2.r_Count_2_LC_8_9_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__520/I                                            InMux                          0              3686   1522  FALL       1
I__520/O                                            InMux                        217              3903   1522  FALL       1
Debounce_Sw2.r_Count_3_LC_8_9_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_1_LC_4_6_2/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/in3
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_1_LC_4_6_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__171/I                                            LocalMux                       0              2921   1417  FALL       1
I__171/O                                            LocalMux                     309              3230   1417  FALL       1
I__174/I                                            InMux                          0              3230   1417  FALL       1
I__174/O                                            InMux                        217              3447   1417  FALL       1
I__176/I                                            CascadeMux                     0              3447   1417  FALL       1
I__176/O                                            CascadeMux                     0              3447   1417  FALL       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Sw1.un2_r_count_cry_1_c_LC_5_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Sw1.r_Count_2_LC_5_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Sw1.r_Count_2_LC_5_5_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__159/I                                            InMux                          0              3686   1522  FALL       1
I__159/O                                            InMux                        217              3903   1522  FALL       1
Debounce_Sw1.r_Count_3_LC_5_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_21_LC_4_9_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_21_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       2
I__290/I                                               LocalMux                       0              2921   1417  FALL       1
I__290/O                                               LocalMux                     309              3230   1417  FALL       1
I__292/I                                               InMux                          0              3230   1417  FALL       1
I__292/O                                               InMux                        217              3447   1417  FALL       1
I__294/I                                               CascadeMux                     0              3447   1417  FALL       1
I__294/O                                               CascadeMux                     0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/carryout        LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__198/I                                               InMux                          0              3686   1522  FALL       1
I__198/O                                               InMux                        217              3903   1522  FALL       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_21_LC_4_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_3_LC_4_7_2/in3
Capture Clock    : Count_And_Toggle.r_Counter_3_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__263/I                                                  LocalMux                       0              2921   1417  FALL       1
I__263/O                                                  LocalMux                     309              3230   1417  FALL       1
I__266/I                                                  InMux                          0              3230   1417  FALL       1
I__266/O                                                  InMux                        217              3447   1417  FALL       1
I__270/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__270/O                                                  CascadeMux                     0              3447   1417  FALL       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Count_And_Toggle.un2_r_counter_cry_1_c_LC_4_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Count_And_Toggle.r_Counter_2_LC_4_7_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__143/I                                                  InMux                          0              3686   1522  FALL       1
I__143/O                                                  InMux                        217              3903   1522  FALL       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_14_LC_5_9_6/lcout
Path End         : Count_And_Toggle.r_Counter_15_LC_4_8_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_15_LC_4_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_14_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__466/I                                               LocalMux                       0              2921   1529  FALL       1
I__466/O                                               LocalMux                     309              3230   1529  FALL       1
I__468/I                                               InMux                          0              3230   1529  FALL       1
I__468/O                                               InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__149/I                                               InMux                          0              3693   1529  FALL       1
I__149/O                                               InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_6_LC_5_8_7/lcout
Path End         : Count_And_Toggle.r_Counter_7_LC_4_7_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_7_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_6_LC_5_8_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__298/I                                              LocalMux                       0              2921   1529  FALL       1
I__298/O                                              LocalMux                     309              3230   1529  FALL       1
I__300/I                                              InMux                          0              3230   1529  FALL       1
I__300/O                                              InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__139/I                                              InMux                          0              3693   1529  FALL       1
I__139/O                                              InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_7_LC_4_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_12_LC_4_8_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_12_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__286/I                                               LocalMux                       0              2921   1529  FALL       1
I__286/O                                               LocalMux                     309              3230   1529  FALL       1
I__288/I                                               InMux                          0              3230   1529  FALL       1
I__288/O                                               InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__152/I                                               InMux                          0              3693   1529  FALL       1
I__152/O                                               InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_15_LC_8_10_6/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/in3
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_15_LC_8_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__694/I                                    LocalMux                       0              2921   1066  FALL       1
I__694/O                                    LocalMux                     309              3230   1066  FALL       1
I__696/I                                    InMux                          0              3230   1066  FALL       1
I__696/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_15_LC_8_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_15_LC_8_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__687/I                                    InMux                          0              3693   1529  FALL       1
I__687/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_16_LC_8_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_14_LC_8_10_5/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/in3
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_14_LC_8_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__560/I                                    LocalMux                       0              2921   1066  FALL       1
I__560/O                                    LocalMux                     309              3230   1066  FALL       1
I__562/I                                    InMux                          0              3230   1066  FALL       1
I__562/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_14_LC_8_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_14_LC_8_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__692/I                                    InMux                          0              3693   1529  FALL       1
I__692/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_15_LC_8_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_13_LC_8_10_4/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/in3
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_13_LC_8_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__566/I                                    LocalMux                       0              2921   1066  FALL       1
I__566/O                                    LocalMux                     309              3230   1066  FALL       1
I__569/I                                    InMux                          0              3230   1066  FALL       1
I__569/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_13_LC_8_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_13_LC_8_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__558/I                                    InMux                          0              3693   1529  FALL       1
I__558/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_14_LC_8_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_12_LC_8_10_3/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/in3
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_12_LC_8_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__572/I                                    LocalMux                       0              2921   1066  FALL       1
I__572/O                                    LocalMux                     309              3230   1066  FALL       1
I__575/I                                    InMux                          0              3230   1066  FALL       1
I__575/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_12_LC_8_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_12_LC_8_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__563/I                                    InMux                          0              3693   1529  FALL       1
I__563/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_13_LC_8_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_11_LC_8_10_2/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/in3
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_11_LC_8_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__578/I                                    LocalMux                       0              2921   1066  FALL       1
I__578/O                                    LocalMux                     309              3230   1066  FALL       1
I__580/I                                    InMux                          0              3230   1066  FALL       1
I__580/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_11_LC_8_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_11_LC_8_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__570/I                                    InMux                          0              3693   1529  FALL       1
I__570/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_12_LC_8_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_10_LC_8_10_1/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/in3
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_10_LC_8_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__584/I                                    LocalMux                       0              2921   1066  FALL       1
I__584/O                                    LocalMux                     309              3230   1066  FALL       1
I__586/I                                    InMux                          0              3230   1066  FALL       1
I__586/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_10_LC_8_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_10_LC_8_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__576/I                                    InMux                          0              3693   1529  FALL       1
I__576/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_11_LC_8_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_9_LC_8_10_0/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/in3
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_9_LC_8_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__589/I                                   LocalMux                       0              2921   1066  FALL       1
I__589/O                                   LocalMux                     309              3230   1066  FALL       1
I__591/I                                   InMux                          0              3230   1066  FALL       1
I__591/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_9_LC_8_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_9_LC_8_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__582/I                                   InMux                          0              3693   1529  FALL       1
I__582/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_10_LC_8_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_7_LC_8_9_6/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/in3
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_7_LC_8_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__600/I                                  LocalMux                       0              2921   1066  FALL       1
I__600/O                                  LocalMux                     309              3230   1066  FALL       1
I__603/I                                  InMux                          0              3230   1066  FALL       1
I__603/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_7_LC_8_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_7_LC_8_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__592/I                                  InMux                          0              3693   1529  FALL       1
I__592/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_8_LC_8_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_6_LC_8_9_5/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/in3
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_6_LC_8_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__607/I                                  LocalMux                       0              2921   1066  FALL       1
I__607/O                                  LocalMux                     309              3230   1066  FALL       1
I__609/I                                  InMux                          0              3230   1066  FALL       1
I__609/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_6_LC_8_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_6_LC_8_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__597/I                                  InMux                          0              3693   1529  FALL       1
I__597/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_7_LC_8_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_5_LC_8_9_4/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/in3
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_5_LC_8_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__511/I                                  LocalMux                       0              2921   1066  FALL       1
I__511/O                                  LocalMux                     309              3230   1066  FALL       1
I__513/I                                  InMux                          0              3230   1066  FALL       1
I__513/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_5_LC_8_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_5_LC_8_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__605/I                                  InMux                          0              3693   1529  FALL       1
I__605/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_6_LC_8_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_4_LC_8_9_3/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/in3
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_4_LC_8_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__517/I                                  LocalMux                       0              2921   1066  FALL       1
I__517/O                                  LocalMux                     309              3230   1066  FALL       1
I__519/I                                  InMux                          0              3230   1066  FALL       1
I__519/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_4_LC_8_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_4_LC_8_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__509/I                                  InMux                          0              3693   1529  FALL       1
I__509/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_5_LC_8_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_3_LC_8_9_2/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/in3
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_3_LC_8_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__522/I                                  LocalMux                       0              2921   1066  FALL       1
I__522/O                                  LocalMux                     309              3230   1066  FALL       1
I__524/I                                  InMux                          0              3230   1066  FALL       1
I__524/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_3_LC_8_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw2.r_Count_3_LC_8_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__515/I                                  InMux                          0              3693   1529  FALL       1
I__515/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw2.r_Count_4_LC_8_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_15_LC_5_6_6/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/in3
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_15_LC_5_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__431/I                                   LocalMux                       0              2921   1066  FALL       1
I__431/O                                   LocalMux                     309              3230   1066  FALL       1
I__434/I                                   InMux                          0              3230   1066  FALL       1
I__434/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_15_LC_5_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_15_LC_5_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__253/I                                   InMux                          0              3693   1529  FALL       1
I__253/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_16_LC_5_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_14_LC_5_6_5/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/in3
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_14_LC_5_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__438/I                                   LocalMux                       0              2921   1066  FALL       1
I__438/O                                   LocalMux                     309              3230   1066  FALL       1
I__441/I                                   InMux                          0              3230   1066  FALL       1
I__441/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_14_LC_5_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_14_LC_5_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__254/I                                   InMux                          0              3693   1529  FALL       1
I__254/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_15_LC_5_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_13_LC_5_6_4/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/in3
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_13_LC_5_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__385/I                                   LocalMux                       0              2921   1066  FALL       1
I__385/O                                   LocalMux                     309              3230   1066  FALL       1
I__388/I                                   InMux                          0              3230   1066  FALL       1
I__388/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_13_LC_5_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_13_LC_5_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__255/I                                   InMux                          0              3693   1529  FALL       1
I__255/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_14_LC_5_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/in3
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__444/I                                   LocalMux                       0              2921   1066  FALL       1
I__444/O                                   LocalMux                     309              3230   1066  FALL       1
I__447/I                                   InMux                          0              3230   1066  FALL       1
I__447/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_12_LC_5_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_12_LC_5_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__200/I                                   InMux                          0              3693   1529  FALL       1
I__200/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_13_LC_5_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_11_LC_5_6_2/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/in3
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_11_LC_5_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__369/I                                   LocalMux                       0              2921   1066  FALL       1
I__369/O                                   LocalMux                     309              3230   1066  FALL       1
I__372/I                                   InMux                          0              3230   1066  FALL       1
I__372/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_11_LC_5_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_11_LC_5_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__201/I                                   InMux                          0              3693   1529  FALL       1
I__201/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_12_LC_5_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_10_LC_5_6_1/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/in3
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_10_LC_5_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__408/I                                   LocalMux                       0              2921   1066  FALL       1
I__408/O                                   LocalMux                     309              3230   1066  FALL       1
I__411/I                                   InMux                          0              3230   1066  FALL       1
I__411/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_10_LC_5_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_10_LC_5_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__202/I                                   InMux                          0              3693   1529  FALL       1
I__202/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_11_LC_5_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_9_LC_5_6_0/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/in3
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_9_LC_5_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__415/I                                  LocalMux                       0              2921   1066  FALL       1
I__415/O                                  LocalMux                     309              3230   1066  FALL       1
I__418/I                                  InMux                          0              3230   1066  FALL       1
I__418/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_9_LC_5_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_9_LC_5_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__203/I                                  InMux                          0              3693   1529  FALL       1
I__203/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_10_LC_5_6_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_7_LC_5_5_6/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/in3
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_7_LC_5_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__425/I                                  LocalMux                       0              2921   1066  FALL       1
I__425/O                                  LocalMux                     309              3230   1066  FALL       1
I__428/I                                  InMux                          0              3230   1066  FALL       1
I__428/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_7_LC_5_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_7_LC_5_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__205/I                                  InMux                          0              3693   1529  FALL       1
I__205/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_8_LC_5_5_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_6_LC_5_5_5/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/in3
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_6_LC_5_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__454/I                                  LocalMux                       0              2921   1066  FALL       1
I__454/O                                  LocalMux                     309              3230   1066  FALL       1
I__457/I                                  InMux                          0              3230   1066  FALL       1
I__457/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_6_LC_5_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_6_LC_5_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__206/I                                  InMux                          0              3693   1529  FALL       1
I__206/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_7_LC_5_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_5_LC_5_5_4/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/in3
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_5_LC_5_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__210/I                                  LocalMux                       0              2921   1066  FALL       1
I__210/O                                  LocalMux                     309              3230   1066  FALL       1
I__212/I                                  InMux                          0              3230   1066  FALL       1
I__212/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_5_LC_5_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_5_LC_5_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__207/I                                  InMux                          0              3693   1529  FALL       1
I__207/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_6_LC_5_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_4_LC_5_5_3/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/in3
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_4_LC_5_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__156/I                                  LocalMux                       0              2921   1066  FALL       1
I__156/O                                  LocalMux                     309              3230   1066  FALL       1
I__158/I                                  InMux                          0              3230   1066  FALL       1
I__158/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_4_LC_5_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_4_LC_5_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__208/I                                  InMux                          0              3693   1529  FALL       1
I__208/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_5_LC_5_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_3_LC_5_5_2/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/in3
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_3_LC_5_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__161/I                                  LocalMux                       0              2921   1066  FALL       1
I__161/O                                  LocalMux                     309              3230   1066  FALL       1
I__163/I                                  InMux                          0              3230   1066  FALL       1
I__163/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_3_LC_5_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Sw1.r_Count_3_LC_5_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__154/I                                  InMux                          0              3693   1529  FALL       1
I__154/O                                  InMux                        217              3910   1529  FALL       1
Debounce_Sw1.r_Count_4_LC_5_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout
Path End         : Count_And_Toggle.r_Counter_16_LC_4_8_7/in3
Capture Clock    : Count_And_Toggle.r_Counter_16_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_15_LC_4_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__275/I                                         LocalMux                       0              2921   1066  FALL       1
I__275/O                                         LocalMux                     309              3230   1066  FALL       1
I__277/I                                         InMux                          0              3230   1066  FALL       1
I__277/O                                         InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_15_LC_4_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__148/I                                         InMux                          0              3693   1529  FALL       1
I__148/O                                         InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_13_LC_4_8_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_13_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_12_LC_4_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__241/I                                         LocalMux                       0              2921   1066  FALL       1
I__241/O                                         LocalMux                     309              3230   1066  FALL       1
I__243/I                                         InMux                          0              3230   1066  FALL       1
I__243/O                                         InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_12_LC_4_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__151/I                                         InMux                          0              3693   1529  FALL       1
I__151/O                                         InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_13_LC_4_8_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout
Path End         : Count_And_Toggle.r_Counter_5_LC_4_7_4/in3
Capture Clock    : Count_And_Toggle.r_Counter_5_LC_4_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_4_LC_4_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__213/I                                        LocalMux                       0              2921   1066  FALL       1
I__213/O                                        LocalMux                     309              3230   1066  FALL       1
I__215/I                                        InMux                          0              3230   1066  FALL       1
I__215/O                                        InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__141/I                                        InMux                          0              3693   1529  FALL       1
I__141/O                                        InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_5_LC_4_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout
Path End         : Count_And_Toggle.r_Counter_4_LC_4_7_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_4_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_3_LC_4_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__315/I                                        LocalMux                       0              2921   1066  FALL       1
I__315/O                                        LocalMux                     309              3230   1066  FALL       1
I__317/I                                        InMux                          0              3230   1066  FALL       1
I__317/O                                        InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_3_LC_4_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__142/I                                        InMux                          0              3693   1529  FALL       1
I__142/O                                        InMux                        217              3910   1529  FALL       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__665/I                                            ClkMux                         0              2073  RISE       1
I__665/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_4_LC_4_7_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in2
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/ltout  LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__472/I                                               CascadeMux                     0              4022   1641  RISE       1
I__472/O                                               CascadeMux                     0              4022   1641  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in2             LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_8_LC_5_8_1/lcout
Path End         : Count_And_Toggle.r_Counter_10_LC_4_8_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_10_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1698p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_8_LC_5_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       2
I__221/I                                              LocalMux                       0              2921   1697  FALL       1
I__221/O                                              LocalMux                     309              3230   1697  FALL       1
I__223/I                                              InMux                          0              3230   1697  FALL       1
I__223/O                                              InMux                        217              3447   1697  FALL       1
I__225/I                                              CascadeMux                     0              3447   1697  FALL       1
I__225/O                                              CascadeMux                     0              3447   1697  FALL       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/in2       LogicCell40_SEQ_MODE_0000      0              3447   1697  FALL       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1697  FALL       1
IN_MUX_bfv_4_8_0_/carryinitin                         ICE_CARRY_IN_MUX               0              3581   1697  FALL       1
IN_MUX_bfv_4_8_0_/carryinitout                        ICE_CARRY_IN_MUX             175              3756   1697  FALL       2
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              3756   1697  FALL       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/carryout  LogicCell40_SEQ_MODE_0000    105              3861   1697  FALL       2
I__136/I                                              InMux                          0              3861   1697  FALL       1
I__136/O                                              InMux                        217              4079   1697  FALL       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/in3            LogicCell40_SEQ_MODE_1000      0              4079   1697  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_10_LC_4_8_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_16_LC_8_10_7/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/in3
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_16_LC_8_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__689/I                                    LocalMux                       0              2921   1066  FALL       1
I__689/O                                    LocalMux                     309              3230   1066  FALL       1
I__691/I                                    InMux                          0              3230   1066  FALL       1
I__691/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_16_LC_8_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Sw2.r_Count_16_LC_8_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_8_11_0_/carryinitin              ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_8_11_0_/carryinitout             ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__686/I                                    InMux                          0              3868   1704  FALL       1
I__686/O                                    InMux                        217              4086   1704  FALL       1
Debounce_Sw2.r_Count_17_LC_8_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_8_LC_8_9_7/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/in3
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_8_LC_8_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__594/I                                  LocalMux                       0              2921   1066  FALL       1
I__594/O                                  LocalMux                     309              3230   1066  FALL       1
I__596/I                                  InMux                          0              3230   1066  FALL       1
I__596/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw2.r_Count_8_LC_8_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Sw2.r_Count_8_LC_8_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_8_10_0_/carryinitin            ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_8_10_0_/carryinitout           ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__587/I                                  InMux                          0              3868   1704  FALL       1
I__587/O                                  InMux                        217              4086   1704  FALL       1
Debounce_Sw2.r_Count_9_LC_8_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_16_LC_5_6_7/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/in3
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_16_LC_5_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__391/I                                   LocalMux                       0              2921   1066  FALL       1
I__391/O                                   LocalMux                     309              3230   1066  FALL       1
I__394/I                                   InMux                          0              3230   1066  FALL       1
I__394/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_16_LC_5_6_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Sw1.r_Count_16_LC_5_6_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_7_0_/carryinitout             ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__252/I                                   InMux                          0              3868   1704  FALL       1
I__252/O                                   InMux                        217              4086   1704  FALL       1
Debounce_Sw1.r_Count_17_LC_5_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_8_LC_5_5_7/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/in3
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_8_LC_5_5_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__461/I                                  LocalMux                       0              2921   1066  FALL       1
I__461/O                                  LocalMux                     309              3230   1066  FALL       1
I__464/I                                  InMux                          0              3230   1066  FALL       1
I__464/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Sw1.r_Count_8_LC_5_5_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Sw1.r_Count_8_LC_5_5_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_6_0_/carryinitin             ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_6_0_/carryinitout            ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__204/I                                  InMux                          0              3868   1704  FALL       1
I__204/O                                  InMux                        217              4086   1704  FALL       1
Debounce_Sw1.r_Count_9_LC_5_6_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout
Path End         : Count_And_Toggle.r_Counter_17_LC_4_9_0/in3
Capture Clock    : Count_And_Toggle.r_Counter_17_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__663/I                                            ClkMux                         0              2073  RISE       1
I__663/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_16_LC_4_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__271/I                                         LocalMux                       0              2921   1066  FALL       1
I__271/O                                         LocalMux                     309              3230   1066  FALL       1
I__273/I                                         InMux                          0              3230   1066  FALL       1
I__273/O                                         InMux                        217              3447   1066  FALL       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Count_And_Toggle.r_Counter_16_LC_4_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_4_9_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_4_9_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__147/I                                         InMux                          0              3868   1704  FALL       1
I__147/O                                         InMux                        217              4086   1704  FALL       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_17_LC_4_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__321/I                                               LocalMux                       0              3735   1880  FALL       1
I__321/O                                               LocalMux                     309              4044   1880  FALL       1
I__326/I                                               InMux                          0              4044   1880  FALL       1
I__326/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in1
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__322/I                                               LocalMux                       0              3735   1880  FALL       1
I__322/O                                               LocalMux                     309              4044   1880  FALL       1
I__328/I                                               InMux                          0              4044   1880  FALL       1
I__328/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in1                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in0
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__323/I                                               LocalMux                       0              3735   1880  FALL       1
I__323/O                                               LocalMux                     309              4044   1880  FALL       1
I__329/I                                               InMux                          0              4044   1880  FALL       1
I__329/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in1
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__324/I                                               LocalMux                       0              3735   1880  FALL       1
I__324/O                                               LocalMux                     309              4044   1880  FALL       1
I__332/I                                               InMux                          0              4044   1880  FALL       1
I__332/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in0
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__325/I                                               LocalMux                       0              3735   1880  FALL       1
I__325/O                                               LocalMux                     309              4044   1880  FALL       1
I__333/I                                               InMux                          0              4044   1880  FALL       1
I__333/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in1
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__321/I                                               LocalMux                       0              3735   1880  FALL       1
I__321/O                                               LocalMux                     309              4044   1880  FALL       1
I__327/I                                               InMux                          0              4044   1880  FALL       1
I__327/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in2
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__323/I                                               LocalMux                       0              3735   1880  FALL       1
I__323/O                                               LocalMux                     309              4044   1880  FALL       1
I__330/I                                               InMux                          0              4044   1880  FALL       1
I__330/O                                               InMux                        217              4261   1880  FALL       1
I__334/I                                               CascadeMux                     0              4261   1880  FALL       1
I__334/O                                               CascadeMux                     0              4261   1880  FALL       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in2              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in0
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__287/I                                               LocalMux                       0              2921   1333  FALL       1
I__287/O                                               LocalMux                     309              3230   1333  FALL       1
I__289/I                                               InMux                          0              3230   1333  FALL       1
I__289/O                                               InMux                        217              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Count_And_Toggle.r_Counter_RNI6LNL1_11_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__323/I                                               LocalMux                       0              3735   1880  FALL       1
I__323/O                                               LocalMux                     309              4044   1880  FALL       1
I__331/I                                               InMux                          0              4044   1880  FALL       1
I__331/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in0
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__335/I                                               LocalMux                       0              3735   1880  FALL       1
I__335/O                                               LocalMux                     309              4044   1880  FALL       1
I__340/I                                               InMux                          0              4044   1880  FALL       1
I__340/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in0
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__336/I                                               LocalMux                       0              3735   1880  FALL       1
I__336/O                                               LocalMux                     309              4044   1880  FALL       1
I__341/I                                               InMux                          0              4044   1880  FALL       1
I__341/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in0
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__337/I                                               LocalMux                       0              3735   1880  FALL       1
I__337/O                                               LocalMux                     309              4044   1880  FALL       1
I__343/I                                               InMux                          0              4044   1880  FALL       1
I__343/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in2
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__339/I                                               LocalMux                       0              3735   1880  FALL       1
I__339/O                                               LocalMux                     309              4044   1880  FALL       1
I__346/I                                               InMux                          0              4044   1880  FALL       1
I__346/O                                               InMux                        217              4261   1880  FALL       1
I__352/I                                               CascadeMux                     0              4261   1880  FALL       1
I__352/O                                               CascadeMux                     0              4261   1880  FALL       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in2
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__336/I                                               LocalMux                       0              3735   1880  FALL       1
I__336/O                                               LocalMux                     309              4044   1880  FALL       1
I__342/I                                               InMux                          0              4044   1880  FALL       1
I__342/O                                               InMux                        217              4261   1880  FALL       1
I__349/I                                               CascadeMux                     0              4261   1880  FALL       1
I__349/O                                               CascadeMux                     0              4261   1880  FALL       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in0
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__339/I                                               LocalMux                       0              3735   1880  FALL       1
I__339/O                                               LocalMux                     309              4044   1880  FALL       1
I__347/I                                               InMux                          0              4044   1880  FALL       1
I__347/O                                               InMux                        217              4261   1880  FALL       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in2
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__339/I                                               LocalMux                       0              3735   1880  FALL       1
I__339/O                                               LocalMux                     309              4044   1880  FALL       1
I__348/I                                               InMux                          0              4044   1880  FALL       1
I__348/O                                               InMux                        217              4261   1880  FALL       1
I__353/I                                               CascadeMux                     0              4261   1880  FALL       1
I__353/O                                               CascadeMux                     0              4261   1880  FALL       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in2              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in3
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_19_LC_5_9_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       2
I__290/I                                            LocalMux                       0              2921   1417  FALL       1
I__290/O                                            LocalMux                     309              3230   1417  FALL       1
I__292/I                                            InMux                          0              3230   1417  FALL       1
I__292/O                                            InMux                        217              3447   1417  FALL       1
I__294/I                                            CascadeMux                     0              3447   1417  FALL       1
I__294/O                                            CascadeMux                     0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Count_And_Toggle.r_Counter_RNO_0_19_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__296/I                                            LocalMux                       0              3798   1943  FALL       1
I__296/O                                            LocalMux                     309              4107   1943  FALL       1
I__297/I                                            InMux                          0              4107   1943  FALL       1
I__297/O                                            InMux                        217              4324   1943  FALL       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_8_LC_5_8_1/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in3
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_8_LC_5_8_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       2
I__221/I                                           LocalMux                       0              2921   1697  FALL       1
I__221/O                                           LocalMux                     309              3230   1697  FALL       1
I__223/I                                           InMux                          0              3230   1697  FALL       1
I__223/O                                           InMux                        217              3447   1697  FALL       1
I__225/I                                           CascadeMux                     0              3447   1697  FALL       1
I__225/O                                           CascadeMux                     0              3447   1697  FALL       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1697  FALL       1
Count_And_Toggle.r_Counter_RNO_0_8_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__226/I                                           LocalMux                       0              3798   1943  FALL       1
I__226/O                                           LocalMux                     309              4107   1943  FALL       1
I__227/I                                           InMux                          0              4107   1943  FALL       1
I__227/O                                           InMux                        217              4324   1943  FALL       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_6_LC_5_5_5/lcout
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in0
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_6_LC_5_5_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__455/I                                   LocalMux                       0              2921   1943  FALL       1
I__455/O                                   LocalMux                     309              3230   1943  FALL       1
I__458/I                                   InMux                          0              3230   1943  FALL       1
I__458/O                                   InMux                        217              3447   1943  FALL       1
I__459/I                                   CascadeMux                     0              3447   1943  FALL       1
I__459/O                                   CascadeMux                     0              3447   1943  FALL       1
Debounce_Sw1.r_State_RNO_0_LC_6_5_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
Debounce_Sw1.r_State_RNO_0_LC_6_5_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__405/I                                   LocalMux                       0              3798   1943  FALL       1
I__405/O                                   LocalMux                     309              4107   1943  FALL       1
I__406/I                                   InMux                          0              4107   1943  FALL       1
I__406/O                                   InMux                        217              4324   1943  FALL       1
Debounce_Sw1.r_State_LC_6_6_6/in0          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_14_LC_5_9_6/lcout
Path End         : Count_And_Toggle.r_Counter_14_LC_5_9_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_14_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_14_LC_5_9_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__466/I                                            LocalMux                       0              2921   1529  FALL       1
I__466/O                                            LocalMux                     309              3230   1529  FALL       1
I__468/I                                            InMux                          0              3230   1529  FALL       1
I__468/O                                            InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_14_LC_4_8_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__470/I                                            LocalMux                       0              3826   1971  FALL       1
I__470/O                                            LocalMux                     309              4135   1971  FALL       1
I__471/I                                            InMux                          0              4135   1971  FALL       1
I__471/O                                            InMux                        217              4352   1971  FALL       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_14_LC_5_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in3
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_11_LC_5_8_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__286/I                                            LocalMux                       0              2921   1529  FALL       1
I__286/O                                            LocalMux                     309              3230   1529  FALL       1
I__288/I                                            InMux                          0              3230   1529  FALL       1
I__288/O                                            InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_11_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__319/I                                            LocalMux                       0              3826   1971  FALL       1
I__319/O                                            LocalMux                     309              4135   1971  FALL       1
I__320/I                                            InMux                          0              4135   1971  FALL       1
I__320/O                                            InMux                        217              4352   1971  FALL       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in3
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_18_LC_5_9_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__279/I                                            LocalMux                       0              2921   1634  FALL       1
I__279/O                                            LocalMux                     309              3230   1634  FALL       1
I__281/I                                            InMux                          0              3230   1634  FALL       1
I__281/O                                            InMux                        217              3447   1634  FALL       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
Count_And_Toggle.r_Counter_RNO_0_18_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__283/I                                            LocalMux                       0              3826   1971  FALL       1
I__283/O                                            LocalMux                     309              4135   1971  FALL       1
I__284/I                                            InMux                          0              4135   1971  FALL       1
I__284/O                                            InMux                        217              4352   1971  FALL       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_18_LC_5_9_3/in1
Capture Clock    : Count_And_Toggle.r_Counter_18_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__496/I                                               LocalMux                       0              4065   2209  FALL       1
I__496/O                                               LocalMux                     309              4373   2209  FALL       1
I__501/I                                               InMux                          0              4373   2209  FALL       1
I__501/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_18_LC_5_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in3
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__497/I                                               LocalMux                       0              4065   2209  FALL       1
I__497/O                                               LocalMux                     309              4373   2209  FALL       1
I__503/I                                               InMux                          0              4373   2209  FALL       1
I__503/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in3                 LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_11_LC_5_8_5/in1
Capture Clock    : Count_And_Toggle.r_Counter_11_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__498/I                                               LocalMux                       0              4065   2209  FALL       1
I__498/O                                               LocalMux                     309              4373   2209  FALL       1
I__504/I                                               InMux                          0              4373   2209  FALL       1
I__504/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_11_LC_5_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_22_LC_4_9_6/in3
Capture Clock    : Count_And_Toggle.r_Counter_22_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__499/I                                               LocalMux                       0              4065   2209  FALL       1
I__499/O                                               LocalMux                     309              4373   2209  FALL       1
I__507/I                                               InMux                          0              4373   2209  FALL       1
I__507/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_22_LC_4_9_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in1
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__500/I                                               LocalMux                       0              4065   2209  FALL       1
I__500/O                                               LocalMux                     309              4373   2209  FALL       1
I__508/I                                               InMux                          0              4373   2209  FALL       1
I__508/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in1              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_19_LC_5_9_0/in0
Capture Clock    : Count_And_Toggle.r_Counter_19_LC_5_9_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__496/I                                               LocalMux                       0              4065   2209  FALL       1
I__496/O                                               LocalMux                     309              4373   2209  FALL       1
I__502/I                                               InMux                          0              4373   2209  FALL       1
I__502/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_19_LC_5_9_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in3
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__498/I                                               LocalMux                       0              4065   2209  FALL       1
I__498/O                                               LocalMux                     309              4373   2209  FALL       1
I__505/I                                               InMux                          0              4373   2209  FALL       1
I__505/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout
Path End         : Count_And_Toggle.r_Counter_8_LC_5_8_1/in1
Capture Clock    : Count_And_Toggle.r_Counter_8_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_0_LC_5_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_0_LC_5_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__264/I                                               LocalMux                       0              2921   1641  FALL       1
I__264/O                                               LocalMux                     309              3230   1641  FALL       1
I__267/I                                               InMux                          0              3230   1641  FALL       1
I__267/O                                               InMux                        217              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
Count_And_Toggle.r_Counter_RNIMOB81_15_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__258/I                                               CascadeMux                     0              3714   1641  RISE       1
I__258/O                                               CascadeMux                     0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
Count_And_Toggle.r_Counter_RNIV16A6_10_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       8
I__498/I                                               LocalMux                       0              4065   2209  FALL       1
I__498/O                                               LocalMux                     309              4373   2209  FALL       1
I__506/I                                               InMux                          0              4373   2209  FALL       1
I__506/O                                               InMux                        217              4591   2209  FALL       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/in1              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_8_LC_5_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.o_Toggle_LC_6_9_0/in0
Capture Clock    : Count_And_Toggle.o_Toggle_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__338/I                                               Odrv4                          0              3735   2251  FALL       1
I__338/O                                               Odrv4                        372              4107   2251  FALL       1
I__344/I                                               LocalMux                       0              4107   2251  FALL       1
I__344/O                                               LocalMux                     309              4415   2251  FALL       1
I__350/I                                               InMux                          0              4415   2251  FALL       1
I__350/O                                               InMux                        217              4633   2251  FALL       1
Count_And_Toggle.o_Toggle_LC_6_9_0/in0                 LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_6_LC_5_8_7/lcout
Path End         : Count_And_Toggle.r_Counter_6_LC_5_8_7/in1
Capture Clock    : Count_And_Toggle.r_Counter_6_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_6_LC_5_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__298/I                                           LocalMux                       0              2921   1529  FALL       1
I__298/O                                           LocalMux                     309              3230   1529  FALL       1
I__300/I                                           InMux                          0              3230   1529  FALL       1
I__300/O                                           InMux                        217              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Count_And_Toggle.r_Counter_RNO_0_6_LC_4_7_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       1
I__303/I                                           Odrv4                          0              3826   2342  FALL       1
I__303/O                                           Odrv4                        372              4198   2342  FALL       1
I__304/I                                           LocalMux                       0              4198   2342  FALL       1
I__304/O                                           LocalMux                     309              4506   2342  FALL       1
I__305/I                                           InMux                          0              4506   2342  FALL       1
I__305/O                                           InMux                        217              4724   2342  FALL       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/in1          LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__664/I                                            ClkMux                         0              2073  RISE       1
I__664/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_6_LC_5_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in2
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__666/I                                            ClkMux                         0              2073  RISE       1
I__666/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_20_LC_4_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_20_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                                               LocalMux                       0              2921   1066  FALL       1
I__183/O                                               LocalMux                     309              3230   1066  FALL       1
I__185/I                                               InMux                          0              3230   1880  FALL       1
I__185/O                                               InMux                        217              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Count_And_Toggle.r_Counter_RNITEQL1_22_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__338/I                                               Odrv4                          0              3735   2251  FALL       1
I__338/O                                               Odrv4                        372              4107   2251  FALL       1
I__345/I                                               Span4Mux_v                     0              4107   2623  FALL       1
I__345/O                                               Span4Mux_v                   372              4478   2623  FALL       1
I__351/I                                               LocalMux                       0              4478   2623  FALL       1
I__351/O                                               LocalMux                     309              4787   2623  FALL       1
I__354/I                                               InMux                          0              4787   2623  FALL       1
I__354/O                                               InMux                        217              5004   2623  FALL       1
I__355/I                                               CascadeMux                     0              5004   2623  FALL       1
I__355/O                                               CascadeMux                     0              5004   2623  FALL       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in2              LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.r_Counter_9_LC_6_8_5/lcout
Path End         : Count_And_Toggle.r_Counter_9_LC_6_8_5/in3
Capture Clock    : Count_And_Toggle.r_Counter_9_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.r_Counter_9_LC_6_8_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1901  FALL       2
I__356/I                                           Odrv4                          0              2921   1901  FALL       1
I__356/O                                           Odrv4                        372              3293   1901  FALL       1
I__358/I                                           LocalMux                       0              3293   1901  FALL       1
I__358/O                                           LocalMux                     309              3602   1901  FALL       1
I__360/I                                           InMux                          0              3602   1901  FALL       1
I__360/O                                           InMux                        217              3819   1901  FALL       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3819   1901  FALL       1
Count_And_Toggle.r_Counter_RNO_0_9_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__362/I                                           Odrv4                          0              4198   2714  FALL       1
I__362/O                                           Odrv4                        372              4570   2714  FALL       1
I__363/I                                           LocalMux                       0              4570   2714  FALL       1
I__363/O                                           LocalMux                     309              4878   2714  FALL       1
I__364/I                                           InMux                          0              4878   2714  FALL       1
I__364/O                                           InMux                        217              5096   2714  FALL       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/in3          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__667/I                                            ClkMux                         0              2073  RISE       1
I__667/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.r_Counter_9_LC_6_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_Count_8_LC_8_9_7/lcout
Path End         : Debounce_Sw2.r_State_e_0_LC_6_10_1/ce
Capture Clock    : Debounce_Sw2.r_State_e_0_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 3402p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_Count_8_LC_8_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__593/I                                         LocalMux                       0              2921   3402  FALL       1
I__593/O                                         LocalMux                     309              3230   3402  FALL       1
I__595/I                                         InMux                          0              3230   3402  FALL       1
I__595/O                                         InMux                        217              3447   3402  FALL       1
Debounce_Sw2.r_Count_RNIKTBT_10_LC_7_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   3402  FALL       1
Debounce_Sw2.r_Count_RNIKTBT_10_LC_7_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   3402  FALL       2
I__546/I                                         LocalMux                       0              3735   3402  FALL       1
I__546/O                                         LocalMux                     309              4044   3402  FALL       1
I__548/I                                         InMux                          0              4044   3402  FALL       1
I__548/O                                         InMux                        217              4261   3402  FALL       1
Debounce_Sw2.r_State_e_0_RNO_LC_7_9_6/in3        LogicCell40_SEQ_MODE_0000      0              4261   3402  FALL       1
Debounce_Sw2.r_State_e_0_RNO_LC_7_9_6/lcout      LogicCell40_SEQ_MODE_0000    288              4548   3402  FALL       1
I__473/I                                         Odrv4                          0              4548   3402  FALL       1
I__473/O                                         Odrv4                        372              4920   3402  FALL       1
I__474/I                                         LocalMux                       0              4920   3402  FALL       1
I__474/O                                         LocalMux                     309              5229   3402  FALL       1
I__475/I                                         CEMux                          0              5229   3402  FALL       1
I__475/O                                         CEMux                        554              5783   3402  FALL       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/ce            LogicCell40_SEQ_MODE_1000      0              5783   3402  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_17_LC_8_11_0/sr
Capture Clock    : Debounce_Sw2.r_Count_17_LC_8_11_0/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__657/I                                                      SRMux                          0              5755   3929  FALL       1
I__657/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_17_LC_8_11_0/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_17_LC_8_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_16_LC_8_10_7/sr
Capture Clock    : Debounce_Sw2.r_Count_16_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_16_LC_8_10_7/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_16_LC_8_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_15_LC_8_10_6/sr
Capture Clock    : Debounce_Sw2.r_Count_15_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_15_LC_8_10_6/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_15_LC_8_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_14_LC_8_10_5/sr
Capture Clock    : Debounce_Sw2.r_Count_14_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_14_LC_8_10_5/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_14_LC_8_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_13_LC_8_10_4/sr
Capture Clock    : Debounce_Sw2.r_Count_13_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_13_LC_8_10_4/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_13_LC_8_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_12_LC_8_10_3/sr
Capture Clock    : Debounce_Sw2.r_Count_12_LC_8_10_3/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_12_LC_8_10_3/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_12_LC_8_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_11_LC_8_10_2/sr
Capture Clock    : Debounce_Sw2.r_Count_11_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_11_LC_8_10_2/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_11_LC_8_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_10_LC_8_10_1/sr
Capture Clock    : Debounce_Sw2.r_Count_10_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_10_LC_8_10_1/sr                          LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_10_LC_8_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_9_LC_8_10_0/sr
Capture Clock    : Debounce_Sw2.r_Count_9_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__658/I                                                      SRMux                          0              5755   3929  FALL       1
I__658/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_9_LC_8_10_0/sr                           LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_9_LC_8_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_0_LC_7_8_7/sr
Capture Clock    : Debounce_Sw2.r_Count_0_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__659/I                                                      SRMux                          0              5755   3929  FALL       1
I__659/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_0_LC_7_8_7/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_0_LC_7_8_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_1_LC_7_8_0/sr
Capture Clock    : Debounce_Sw2.r_Count_1_LC_7_8_0/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__659/I                                                      SRMux                          0              5755   3929  FALL       1
I__659/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_1_LC_7_8_0/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_1_LC_7_8_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_8_LC_8_9_7/sr
Capture Clock    : Debounce_Sw2.r_Count_8_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_8_LC_8_9_7/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_8_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_7_LC_8_9_6/sr
Capture Clock    : Debounce_Sw2.r_Count_7_LC_8_9_6/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_7_LC_8_9_6/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_7_LC_8_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_6_LC_8_9_5/sr
Capture Clock    : Debounce_Sw2.r_Count_6_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_6_LC_8_9_5/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_6_LC_8_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_5_LC_8_9_4/sr
Capture Clock    : Debounce_Sw2.r_Count_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_5_LC_8_9_4/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_4_LC_8_9_3/sr
Capture Clock    : Debounce_Sw2.r_Count_4_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_4_LC_8_9_3/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_4_LC_8_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_3_LC_8_9_2/sr
Capture Clock    : Debounce_Sw2.r_Count_3_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_3_LC_8_9_2/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_3_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : Debounce_Sw2.r_Count_2_LC_8_9_1/sr
Capture Clock    : Debounce_Sw2.r_Count_2_LC_8_9_1/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   3929  FALL       5
I__612/I                                                      LocalMux                       0              2921   3929  FALL       1
I__612/O                                                      LocalMux                     309              3230   3929  FALL       1
I__614/I                                                      InMux                          0              3230   3929  FALL       1
I__614/O                                                      InMux                        217              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_LC_7_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3929  FALL       1
I__479/I                                                      Odrv12                         0              3735   3929  FALL       1
I__479/O                                                      Odrv12                       540              4275   3929  FALL       1
I__480/I                                                      Span12Mux_s7_v                 0              4275   3929  FALL       1
I__480/O                                                      Span12Mux_s7_v               316              4591   3929  FALL       1
I__481/I                                                      LocalMux                       0              4591   3929  FALL       1
I__481/O                                                      LocalMux                     309              4899   3929  FALL       1
I__482/I                                                      IoInMux                        0              4899   3929  FALL       1
I__482/O                                                      IoInMux                      217              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5117   3929  FALL       1
Debounce_Sw2.r_State_e_0_RNIK82U4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5678   3929  FALL      18
I__655/I                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__655/O                                                      gio2CtrlBuf                    0              5678   3929  FALL       1
I__656/I                                                      GlobalMux                      0              5678   3929  FALL       1
I__656/O                                                      GlobalMux                     77              5755   3929  FALL       1
I__660/I                                                      SRMux                          0              5755   3929  FALL       1
I__660/O                                                      SRMux                        358              6112   3929  FALL       1
Debounce_Sw2.r_Count_2_LC_8_9_1/sr                            LogicCell40_SEQ_MODE_1000      0              6112   3929  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_Count_2_LC_8_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_0_LC_4_6_7/sr
Capture Clock    : Debounce_Sw1.r_Count_0_LC_4_6_7/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__248/I                                                  SRMux                          0              5888   4062  FALL       1
I__248/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_0_LC_4_6_7/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_0_LC_4_6_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_1_LC_4_6_2/sr
Capture Clock    : Debounce_Sw1.r_Count_1_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__248/I                                                  SRMux                          0              5888   4062  FALL       1
I__248/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_1_LC_4_6_2/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__668/I                                            ClkMux                         0              2073  RISE       1
I__668/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_1_LC_4_6_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_17_LC_5_7_0/sr
Capture Clock    : Debounce_Sw1.r_Count_17_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__249/I                                                  SRMux                          0              5888   4062  FALL       1
I__249/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_17_LC_5_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_17_LC_5_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_16_LC_5_6_7/sr
Capture Clock    : Debounce_Sw1.r_Count_16_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_16_LC_5_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_16_LC_5_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_15_LC_5_6_6/sr
Capture Clock    : Debounce_Sw1.r_Count_15_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_15_LC_5_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_15_LC_5_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_14_LC_5_6_5/sr
Capture Clock    : Debounce_Sw1.r_Count_14_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_14_LC_5_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_14_LC_5_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_13_LC_5_6_4/sr
Capture Clock    : Debounce_Sw1.r_Count_13_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_13_LC_5_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_13_LC_5_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_12_LC_5_6_3/sr
Capture Clock    : Debounce_Sw1.r_Count_12_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_12_LC_5_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_11_LC_5_6_2/sr
Capture Clock    : Debounce_Sw1.r_Count_11_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_11_LC_5_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_11_LC_5_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_10_LC_5_6_1/sr
Capture Clock    : Debounce_Sw1.r_Count_10_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_10_LC_5_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_10_LC_5_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_9_LC_5_6_0/sr
Capture Clock    : Debounce_Sw1.r_Count_9_LC_5_6_0/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__250/I                                                  SRMux                          0              5888   4062  FALL       1
I__250/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_9_LC_5_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_9_LC_5_6_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_8_LC_5_5_7/sr
Capture Clock    : Debounce_Sw1.r_Count_8_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_8_LC_5_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_8_LC_5_5_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_7_LC_5_5_6/sr
Capture Clock    : Debounce_Sw1.r_Count_7_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_7_LC_5_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_7_LC_5_5_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_6_LC_5_5_5/sr
Capture Clock    : Debounce_Sw1.r_Count_6_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_6_LC_5_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_6_LC_5_5_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_5_LC_5_5_4/sr
Capture Clock    : Debounce_Sw1.r_Count_5_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_5_LC_5_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_5_LC_5_5_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_4_LC_5_5_3/sr
Capture Clock    : Debounce_Sw1.r_Count_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_4_LC_5_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_4_LC_5_5_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_3_LC_5_5_2/sr
Capture Clock    : Debounce_Sw1.r_Count_3_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_3_LC_5_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_3_LC_5_5_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw1.r_Count_12_LC_5_6_3/lcout
Path End         : Debounce_Sw1.r_Count_2_LC_5_5_1/sr
Capture Clock    : Debounce_Sw1.r_Count_2_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_12_LC_5_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw1.r_Count_12_LC_5_6_3/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__442/I                                                  LocalMux                       0              2921   4062  FALL       1
I__442/O                                                  LocalMux                     309              3230   4062  FALL       1
I__445/I                                                  InMux                          0              3230   4062  FALL       1
I__445/O                                                  InMux                        217              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/in1             LogicCell40_SEQ_MODE_0000      0              3447   4062  FALL       1
Debounce_Sw1.r_Count_RNI9PG52_12_LC_4_6_5/ltout           LogicCell40_SEQ_MODE_0000    323              3770   4062  RISE       1
I__131/I                                                  CascadeMux                     0              3770   4062  RISE       1
I__131/O                                                  CascadeMux                     0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/in2                LogicCell40_SEQ_MODE_0000      0              3770   4062  RISE       1
Debounce_Sw1.r_State_RNIDSE73_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_0000    351              4121   4062  FALL       1
I__125/I                                                  Odrv4                          0              4121   4062  FALL       1
I__125/O                                                  Odrv4                        372              4492   4062  FALL       1
I__126/I                                                  Span4Mux_s3_h                  0              4492   4062  FALL       1
I__126/O                                                  Span4Mux_s3_h                231              4724   4062  FALL       1
I__127/I                                                  LocalMux                       0              4724   4062  FALL       1
I__127/O                                                  LocalMux                     309              5032   4062  FALL       1
I__128/I                                                  IoInMux                        0              5032   4062  FALL       1
I__128/O                                                  IoInMux                      217              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5250   4062  FALL       1
Debounce_Sw1.r_State_RNIDSE73_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5811   4062  FALL      18
I__246/I                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__246/O                                                  gio2CtrlBuf                    0              5811   4062  FALL       1
I__247/I                                                  GlobalMux                      0              5811   4062  FALL       1
I__247/O                                                  GlobalMux                     77              5888   4062  FALL       1
I__251/I                                                  SRMux                          0              5888   4062  FALL       1
I__251/O                                                  SRMux                        358              6246   4062  FALL       1
Debounce_Sw1.r_Count_2_LC_5_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              6246   4062  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_Count_2_LC_5_5_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Sw1.r_State_LC_6_6_6/in1
Capture Clock    : Debounce_Sw1.r_State_LC_6_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Demux_Toggle_TOP               0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__397/I                             Odrv12                         0               973   +INF  FALL       1
I__397/O                             Odrv12                       540              1513   +INF  FALL       1
I__398/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__398/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__399/I                             LocalMux                       0              2053   +INF  FALL       1
I__399/O                             LocalMux                     309              2362   +INF  FALL       1
I__401/I                             InMux                          0              2362   +INF  FALL       1
I__401/O                             InMux                        217              2579   +INF  FALL       1
Debounce_Sw1.r_State_LC_6_6_6/in1    LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw1.r_State_LC_6_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : Debounce_Sw2.r_State_e_0_LC_6_10_1/in3
Capture Clock    : Debounce_Sw2.r_State_e_0_LC_6_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_2                              Demux_Toggle_TOP               0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                Odrv12                         0               973   +INF  FALL       1
I__485/O                                Odrv12                       540              1513   +INF  FALL       1
I__487/I                                Span12Mux_v                    0              1513   +INF  FALL       1
I__487/O                                Span12Mux_v                  540              2053   +INF  FALL       1
I__489/I                                LocalMux                       0              2053   +INF  FALL       1
I__489/O                                LocalMux                     309              2362   +INF  FALL       1
I__491/I                                InMux                          0              2362   +INF  FALL       1
I__491/O                                InMux                        217              2579   +INF  FALL       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/in3  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : o_LED_4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       5
I__613/I                                  Odrv4                          0              2921   +INF  RISE       1
I__613/O                                  Odrv4                        351              3272   +INF  RISE       1
I__615/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__615/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__616/I                                  Span4Mux_v                     0              3574   +INF  RISE       1
I__616/O                                  Span4Mux_v                   351              3924   +INF  RISE       1
I__617/I                                  LocalMux                       0              3924   +INF  RISE       1
I__617/O                                  LocalMux                     330              4254   +INF  RISE       1
I__619/I                                  InMux                          0              4254   +INF  RISE       1
I__619/O                                  InMux                        259              4513   +INF  RISE       1
Demux.o_Data4_0_a3_LC_12_8_1/in3          LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
Demux.o_Data4_0_a3_LC_12_8_1/lcout        LogicCell40_SEQ_MODE_0000    288              4801   +INF  FALL       1
I__610/I                                  LocalMux                       0              4801   +INF  FALL       1
I__610/O                                  LocalMux                     309              5110   +INF  FALL       1
I__611/I                                  IoInMux                        0              5110   +INF  FALL       1
I__611/O                                  IoInMux                      217              5327   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5327   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7564   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                    IO_PAD                         0              7564   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9652   +INF  FALL       1
o_LED_4                                   Demux_Toggle_TOP               0              9652   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
Debounce_Sw2.r_State_e_0_LC_6_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Sw2.r_State_e_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       5
I__613/I                                  Odrv4                          0              2921   +INF  FALL       1
I__613/O                                  Odrv4                        372              3293   +INF  FALL       1
I__615/I                                  Span4Mux_h                     0              3293   +INF  FALL       1
I__615/O                                  Span4Mux_h                   316              3609   +INF  FALL       1
I__616/I                                  Span4Mux_v                     0              3609   +INF  FALL       1
I__616/O                                  Span4Mux_v                   372              3980   +INF  FALL       1
I__618/I                                  LocalMux                       0              3980   +INF  FALL       1
I__618/O                                  LocalMux                     309              4289   +INF  FALL       1
I__620/I                                  InMux                          0              4289   +INF  FALL       1
I__620/O                                  InMux                        217              4506   +INF  FALL       1
Demux.o_Data1_0_a3_LC_12_7_7/in3          LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
Demux.o_Data1_0_a3_LC_12_7_7/lcout        LogicCell40_SEQ_MODE_0000    288              4794   +INF  FALL       1
I__649/I                                  LocalMux                       0              4794   +INF  FALL       1
I__649/O                                  LocalMux                     309              5103   +INF  FALL       1
I__650/I                                  IoInMux                        0              5103   +INF  FALL       1
I__650/O                                  IoInMux                      217              5320   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5320   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7557   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                    IO_PAD                         0              7557   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9645   +INF  FALL       1
o_LED_1                                   Demux_Toggle_TOP               0              9645   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : o_LED_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       5
I__625/I                                  Odrv4                          0              2921   +INF  RISE       1
I__625/O                                  Odrv4                        351              3272   +INF  RISE       1
I__627/I                                  Span4Mux_h                     0              3272   +INF  RISE       1
I__627/O                                  Span4Mux_h                   302              3574   +INF  RISE       1
I__629/I                                  Span4Mux_v                     0              3574   +INF  RISE       1
I__629/O                                  Span4Mux_v                   351              3924   +INF  RISE       1
I__631/I                                  LocalMux                       0              3924   +INF  RISE       1
I__631/O                                  LocalMux                     330              4254   +INF  RISE       1
I__634/I                                  InMux                          0              4254   +INF  RISE       1
I__634/O                                  InMux                        259              4513   +INF  RISE       1
Demux.o_Data2_0_a3_LC_12_7_0/in0          LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
Demux.o_Data2_0_a3_LC_12_7_0/lcout        LogicCell40_SEQ_MODE_0000    386              4899   +INF  FALL       1
I__653/I                                  LocalMux                       0              4899   +INF  FALL       1
I__653/O                                  LocalMux                     309              5208   +INF  FALL       1
I__654/I                                  IoInMux                        0              5208   +INF  FALL       1
I__654/O                                  IoInMux                      217              5425   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5425   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7662   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                    IO_PAD                         0              7662   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9750   +INF  FALL       1
o_LED_2                                   Demux_Toggle_TOP               0              9750   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Count_And_Toggle.o_Toggle_LC_6_9_0/lcout
Path End         : o_LED_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Demux_Toggle_TOP               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__661/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__661/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__662/I                                            GlobalMux                      0              1918  RISE       1
I__662/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
Count_And_Toggle.o_Toggle_LC_6_9_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Count_And_Toggle.o_Toggle_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       5
I__625/I                                  Odrv4                          0              2921   +INF  FALL       1
I__625/O                                  Odrv4                        372              3293   +INF  FALL       1
I__627/I                                  Span4Mux_h                     0              3293   +INF  FALL       1
I__627/O                                  Span4Mux_h                   316              3609   +INF  FALL       1
I__629/I                                  Span4Mux_v                     0              3609   +INF  FALL       1
I__629/O                                  Span4Mux_v                   372              3980   +INF  FALL       1
I__631/I                                  LocalMux                       0              3980   +INF  FALL       1
I__631/O                                  LocalMux                     309              4289   +INF  FALL       1
I__635/I                                  InMux                          0              4289   +INF  FALL       1
I__635/O                                  InMux                        217              4506   +INF  FALL       1
Demux.o_Data3_0_a3_LC_12_7_1/in1          LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
Demux.o_Data3_0_a3_LC_12_7_1/lcout        LogicCell40_SEQ_MODE_0000    379              4885   +INF  FALL       1
I__651/I                                  LocalMux                       0              4885   +INF  FALL       1
I__651/O                                  LocalMux                     309              5194   +INF  FALL       1
I__652/I                                  IoInMux                        0              5194   +INF  FALL       1
I__652/O                                  IoInMux                      217              5411   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5411   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7648   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                    IO_PAD                         0              7648   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2088              9736   +INF  FALL       1
o_LED_3                                   Demux_Toggle_TOP               0              9736   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

