
Quadro_32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006c48  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000088c  20000000  00406c48  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000a35c  20000890  004074d8  0001088c  2**3
                  ALLOC
  3 .stack        00003004  2000abec  00411834  0001088c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0001088c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000108b6  2**0
                  CONTENTS, READONLY
  6 .debug_info   000217eb  00000000  00000000  00010911  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000539e  00000000  00000000  000320fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d1de  00000000  00000000  0003749a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000012b0  00000000  00000000  00044678  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001180  00000000  00000000  00045928  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000103f9  00000000  00000000  00046aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e24f  00000000  00000000  00056ea1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00061859  00000000  00000000  000750f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000350c  00000000  00000000  000d694c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2000dbf0 	.word	0x2000dbf0
  400004:	00403e25 	.word	0x00403e25
  400008:	00403e21 	.word	0x00403e21
  40000c:	004043b5 	.word	0x004043b5
  400010:	00403e21 	.word	0x00403e21
  400014:	00403e21 	.word	0x00403e21
  400018:	00403e21 	.word	0x00403e21
	...
  40002c:	0040227d 	.word	0x0040227d
  400030:	00403e21 	.word	0x00403e21
  400034:	00000000 	.word	0x00000000
  400038:	004022f9 	.word	0x004022f9
  40003c:	00402335 	.word	0x00402335
  400040:	00403e21 	.word	0x00403e21
  400044:	00403e21 	.word	0x00403e21
  400048:	00403e21 	.word	0x00403e21
  40004c:	00403e21 	.word	0x00403e21
  400050:	00403e21 	.word	0x00403e21
  400054:	00403e21 	.word	0x00403e21
  400058:	00403e21 	.word	0x00403e21
  40005c:	00403e21 	.word	0x00403e21
  400060:	00403e21 	.word	0x00403e21
  400064:	00403e21 	.word	0x00403e21
  400068:	00000000 	.word	0x00000000
  40006c:	00403c9d 	.word	0x00403c9d
  400070:	00403cb1 	.word	0x00403cb1
  400074:	00403cc5 	.word	0x00403cc5
  400078:	00403e21 	.word	0x00403e21
  40007c:	00403e21 	.word	0x00403e21
	...
  400088:	00403e21 	.word	0x00403e21
  40008c:	00400355 	.word	0x00400355
  400090:	00400365 	.word	0x00400365
  400094:	00403e21 	.word	0x00403e21
  400098:	00403e21 	.word	0x00403e21
  40009c:	00403e21 	.word	0x00403e21
  4000a0:	00403e21 	.word	0x00403e21
  4000a4:	00403e21 	.word	0x00403e21
  4000a8:	00403e21 	.word	0x00403e21
  4000ac:	00403e21 	.word	0x00403e21
  4000b0:	00403e21 	.word	0x00403e21
  4000b4:	00403e21 	.word	0x00403e21
  4000b8:	00403e21 	.word	0x00403e21
  4000bc:	00403e21 	.word	0x00403e21
  4000c0:	00403e21 	.word	0x00403e21
  4000c4:	00403e21 	.word	0x00403e21
  4000c8:	00403e21 	.word	0x00403e21

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000890 	.word	0x20000890
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406c48 	.word	0x00406c48

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00406c48 	.word	0x00406c48
  40011c:	20000894 	.word	0x20000894
  400120:	00406c48 	.word	0x00406c48
  400124:	00000000 	.word	0x00000000

00400128 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  400128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012c:	b082      	sub	sp, #8
  40012e:	4607      	mov	r7, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400130:	2300      	movs	r3, #0
  400132:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  400134:	0103      	lsls	r3, r0, #4
  400136:	4a7d      	ldr	r2, [pc, #500]	; (40032c <local_twi_handler+0x204>)
  400138:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
  40013a:	4628      	mov	r0, r5
  40013c:	4b7c      	ldr	r3, [pc, #496]	; (400330 <local_twi_handler+0x208>)
  40013e:	4798      	blx	r3
  400140:	4606      	mov	r6, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
  400142:	4628      	mov	r0, r5
  400144:	4b7b      	ldr	r3, [pc, #492]	; (400334 <local_twi_handler+0x20c>)
  400146:	4798      	blx	r3
  400148:	4006      	ands	r6, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  40014a:	f416 5f00 	tst.w	r6, #8192	; 0x2000
  40014e:	d04a      	beq.n	4001e6 <local_twi_handler+0xbe>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  400150:	4b76      	ldr	r3, [pc, #472]	; (40032c <local_twi_handler+0x204>)
  400152:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  400156:	6858      	ldr	r0, [r3, #4]
  400158:	f44f 7100 	mov.w	r1, #512	; 0x200
  40015c:	4b76      	ldr	r3, [pc, #472]	; (400338 <local_twi_handler+0x210>)
  40015e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400160:	4628      	mov	r0, r5
  400162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400166:	4b75      	ldr	r3, [pc, #468]	; (40033c <local_twi_handler+0x214>)
  400168:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  40016a:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40016c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
  40016e:	f013 0f04 	tst.w	r3, #4
  400172:	d106      	bne.n	400182 <local_twi_handler+0x5a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400174:	3401      	adds	r4, #1
  400176:	f1b4 3fff 	cmp.w	r4, #4294967295
  40017a:	d1f7      	bne.n	40016c <local_twi_handler+0x44>
				transfer_timeout = true;
  40017c:	f04f 0801 	mov.w	r8, #1
  400180:	e001      	b.n	400186 <local_twi_handler+0x5e>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  400182:	f04f 0800 	mov.w	r8, #0
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  400186:	2302      	movs	r3, #2
  400188:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  40018a:	4b6d      	ldr	r3, [pc, #436]	; (400340 <local_twi_handler+0x218>)
  40018c:	f853 2037 	ldr.w	r2, [r3, r7, lsl #3]
  400190:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400194:	685b      	ldr	r3, [r3, #4]
  400196:	4413      	add	r3, r2
  400198:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40019c:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  40019e:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
  4001a0:	f013 0f01 	tst.w	r3, #1
  4001a4:	d104      	bne.n	4001b0 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4001a6:	3401      	adds	r4, #1
  4001a8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001ac:	d1f7      	bne.n	40019e <local_twi_handler+0x76>
  4001ae:	e09f      	b.n	4002f0 <local_twi_handler+0x1c8>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4001b0:	4b64      	ldr	r3, [pc, #400]	; (400344 <local_twi_handler+0x21c>)
  4001b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4001b6:	6858      	ldr	r0, [r3, #4]
  4001b8:	b910      	cbnz	r0, 4001c0 <local_twi_handler+0x98>
  4001ba:	e007      	b.n	4001cc <local_twi_handler+0xa4>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4001bc:	f04f 0801 	mov.w	r8, #1
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
			xSemaphoreGiveFromISR(
  4001c0:	2100      	movs	r1, #0
  4001c2:	aa01      	add	r2, sp, #4
  4001c4:	460b      	mov	r3, r1
  4001c6:	f8df c180 	ldr.w	ip, [pc, #384]	; 400348 <local_twi_handler+0x220>
  4001ca:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4001cc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001d0:	d00b      	beq.n	4001ea <local_twi_handler+0xc2>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4001d2:	4b5c      	ldr	r3, [pc, #368]	; (400344 <local_twi_handler+0x21c>)
  4001d4:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  4001d8:	b138      	cbz	r0, 4001ea <local_twi_handler+0xc2>
				xSemaphoreGiveFromISR(
  4001da:	2100      	movs	r1, #0
  4001dc:	aa01      	add	r2, sp, #4
  4001de:	460b      	mov	r3, r1
  4001e0:	4c59      	ldr	r4, [pc, #356]	; (400348 <local_twi_handler+0x220>)
  4001e2:	47a0      	blx	r4
  4001e4:	e001      	b.n	4001ea <local_twi_handler+0xc2>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4001e6:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4001ea:	f416 5f80 	tst.w	r6, #4096	; 0x1000
  4001ee:	d054      	beq.n	40029a <local_twi_handler+0x172>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4001f0:	4b4e      	ldr	r3, [pc, #312]	; (40032c <local_twi_handler+0x204>)
  4001f2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4001f6:	6858      	ldr	r0, [r3, #4]
  4001f8:	2102      	movs	r1, #2
  4001fa:	4b4f      	ldr	r3, [pc, #316]	; (400338 <local_twi_handler+0x210>)
  4001fc:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4001fe:	4628      	mov	r0, r5
  400200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400204:	4b4d      	ldr	r3, [pc, #308]	; (40033c <local_twi_handler+0x214>)
  400206:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
  400208:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40020a:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  40020c:	f013 0f02 	tst.w	r3, #2
  400210:	d103      	bne.n	40021a <local_twi_handler+0xf2>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400212:	3401      	adds	r4, #1
  400214:	f1b4 3fff 	cmp.w	r4, #4294967295
  400218:	d1f7      	bne.n	40020a <local_twi_handler+0xe2>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40021a:	2302      	movs	r3, #2
  40021c:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40021e:	4b48      	ldr	r3, [pc, #288]	; (400340 <local_twi_handler+0x218>)
  400220:	f853 1037 	ldr.w	r1, [r3, r7, lsl #3]
  400224:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400228:	685a      	ldr	r2, [r3, #4]
  40022a:	6b28      	ldr	r0, [r5, #48]	; 0x30
  40022c:	188b      	adds	r3, r1, r2
  40022e:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400232:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  400234:	f013 0f02 	tst.w	r3, #2
  400238:	d104      	bne.n	400244 <local_twi_handler+0x11c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40023a:	3401      	adds	r4, #1
  40023c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400240:	d1f7      	bne.n	400232 <local_twi_handler+0x10a>
  400242:	e068      	b.n	400316 <local_twi_handler+0x1ee>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400244:	f1b4 3fff 	cmp.w	r4, #4294967295
  400248:	d05e      	beq.n	400308 <local_twi_handler+0x1e0>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  40024a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40024c:	440a      	add	r2, r1
  40024e:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
  400252:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  400254:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d104      	bne.n	400266 <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40025c:	3401      	adds	r4, #1
  40025e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400262:	d1f7      	bne.n	400254 <local_twi_handler+0x12c>
  400264:	e04e      	b.n	400304 <local_twi_handler+0x1dc>
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400266:	4b37      	ldr	r3, [pc, #220]	; (400344 <local_twi_handler+0x21c>)
  400268:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40026c:	6858      	ldr	r0, [r3, #4]
  40026e:	b910      	cbnz	r0, 400276 <local_twi_handler+0x14e>
  400270:	e007      	b.n	400282 <local_twi_handler+0x15a>
  400272:	f04f 34ff 	mov.w	r4, #4294967295
			xSemaphoreGiveFromISR(
  400276:	2100      	movs	r1, #0
  400278:	aa01      	add	r2, sp, #4
  40027a:	460b      	mov	r3, r1
  40027c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 400348 <local_twi_handler+0x220>
  400280:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400282:	f1b4 3fff 	cmp.w	r4, #4294967295
  400286:	d008      	beq.n	40029a <local_twi_handler+0x172>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  400288:	4b30      	ldr	r3, [pc, #192]	; (40034c <local_twi_handler+0x224>)
  40028a:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  40028e:	b120      	cbz	r0, 40029a <local_twi_handler+0x172>
				xSemaphoreGiveFromISR(
  400290:	2100      	movs	r1, #0
  400292:	aa01      	add	r2, sp, #4
  400294:	460b      	mov	r3, r1
  400296:	4c2c      	ldr	r4, [pc, #176]	; (400348 <local_twi_handler+0x220>)
  400298:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40029a:	f416 7f50 	tst.w	r6, #832	; 0x340
  40029e:	d102      	bne.n	4002a6 <local_twi_handler+0x17e>
  4002a0:	f1b8 0f00 	cmp.w	r8, #0
  4002a4:	d01f      	beq.n	4002e6 <local_twi_handler+0x1be>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4002a6:	4b21      	ldr	r3, [pc, #132]	; (40032c <local_twi_handler+0x204>)
  4002a8:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4002ac:	6858      	ldr	r0, [r3, #4]
  4002ae:	f240 2102 	movw	r1, #514	; 0x202
  4002b2:	4b21      	ldr	r3, [pc, #132]	; (400338 <local_twi_handler+0x210>)
  4002b4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4002b6:	f416 7f80 	tst.w	r6, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4002ba:	bf04      	itt	eq
  4002bc:	2302      	moveq	r3, #2
  4002be:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4002c0:	4628      	mov	r0, r5
  4002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4002c6:	4c1d      	ldr	r4, [pc, #116]	; (40033c <local_twi_handler+0x214>)
  4002c8:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4002ca:	4628      	mov	r0, r5
  4002cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4002d0:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002d2:	4b1c      	ldr	r3, [pc, #112]	; (400344 <local_twi_handler+0x21c>)
  4002d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
  4002d8:	6878      	ldr	r0, [r7, #4]
  4002da:	b120      	cbz	r0, 4002e6 <local_twi_handler+0x1be>
			xSemaphoreGiveFromISR(
  4002dc:	2100      	movs	r1, #0
  4002de:	aa01      	add	r2, sp, #4
  4002e0:	460b      	mov	r3, r1
  4002e2:	4c19      	ldr	r4, [pc, #100]	; (400348 <local_twi_handler+0x220>)
  4002e4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4002e6:	9b01      	ldr	r3, [sp, #4]
  4002e8:	b1e3      	cbz	r3, 400324 <local_twi_handler+0x1fc>
  4002ea:	4b19      	ldr	r3, [pc, #100]	; (400350 <local_twi_handler+0x228>)
  4002ec:	4798      	blx	r3
  4002ee:	e019      	b.n	400324 <local_twi_handler+0x1fc>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002f0:	4b14      	ldr	r3, [pc, #80]	; (400344 <local_twi_handler+0x21c>)
  4002f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4002f6:	6858      	ldr	r0, [r3, #4]
  4002f8:	2800      	cmp	r0, #0
  4002fa:	f47f af5f 	bne.w	4001bc <local_twi_handler+0x94>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4002fe:	f04f 0801 	mov.w	r8, #1
  400302:	e772      	b.n	4001ea <local_twi_handler+0xc2>
				if (status & TWI_SR_TXCOMP) {
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
					transfer_timeout = true;
  400304:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400308:	4b0e      	ldr	r3, [pc, #56]	; (400344 <local_twi_handler+0x21c>)
  40030a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40030e:	6858      	ldr	r0, [r3, #4]
  400310:	2800      	cmp	r0, #0
  400312:	d1ae      	bne.n	400272 <local_twi_handler+0x14a>
  400314:	e7c1      	b.n	40029a <local_twi_handler+0x172>
  400316:	4b0b      	ldr	r3, [pc, #44]	; (400344 <local_twi_handler+0x21c>)
  400318:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40031c:	6858      	ldr	r0, [r3, #4]
  40031e:	2800      	cmp	r0, #0
  400320:	d1a9      	bne.n	400276 <local_twi_handler+0x14e>
  400322:	e7ba      	b.n	40029a <local_twi_handler+0x172>
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
}
  400324:	b002      	add	sp, #8
  400326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40032a:	bf00      	nop
  40032c:	00406b48 	.word	0x00406b48
  400330:	004008e9 	.word	0x004008e9
  400334:	004008ed 	.word	0x004008ed
  400338:	0040378d 	.word	0x0040378d
  40033c:	004008e1 	.word	0x004008e1
  400340:	200008bc 	.word	0x200008bc
  400344:	200008cc 	.word	0x200008cc
  400348:	00402815 	.word	0x00402815
  40034c:	200008ac 	.word	0x200008ac
  400350:	0040229d 	.word	0x0040229d

00400354 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  400354:	b508      	push	{r3, lr}
	local_twi_handler(0);
  400356:	2000      	movs	r0, #0
  400358:	4b01      	ldr	r3, [pc, #4]	; (400360 <TWI0_Handler+0xc>)
  40035a:	4798      	blx	r3
  40035c:	bd08      	pop	{r3, pc}
  40035e:	bf00      	nop
  400360:	00400129 	.word	0x00400129

00400364 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  400364:	b508      	push	{r3, lr}
	local_twi_handler(1);
  400366:	2001      	movs	r0, #1
  400368:	4b01      	ldr	r3, [pc, #4]	; (400370 <TWI1_Handler+0xc>)
  40036a:	4798      	blx	r3
  40036c:	bd08      	pop	{r3, pc}
  40036e:	bf00      	nop
  400370:	00400129 	.word	0x00400129

00400374 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400374:	b510      	push	{r4, lr}
  400376:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400378:	4b10      	ldr	r3, [pc, #64]	; (4003bc <spi_master_init+0x48>)
  40037a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40037c:	2380      	movs	r3, #128	; 0x80
  40037e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400380:	6863      	ldr	r3, [r4, #4]
  400382:	f043 0301 	orr.w	r3, r3, #1
  400386:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400388:	6863      	ldr	r3, [r4, #4]
  40038a:	f043 0310 	orr.w	r3, r3, #16
  40038e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400390:	6863      	ldr	r3, [r4, #4]
  400392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400396:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400398:	4620      	mov	r0, r4
  40039a:	2100      	movs	r1, #0
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <spi_master_init+0x4c>)
  40039e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4003a0:	6863      	ldr	r3, [r4, #4]
  4003a2:	f023 0302 	bic.w	r3, r3, #2
  4003a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4003a8:	6863      	ldr	r3, [r4, #4]
  4003aa:	f023 0304 	bic.w	r3, r3, #4
  4003ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4003b0:	4620      	mov	r0, r4
  4003b2:	2100      	movs	r1, #0
  4003b4:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <spi_master_init+0x50>)
  4003b6:	4798      	blx	r3
  4003b8:	bd10      	pop	{r4, pc}
  4003ba:	bf00      	nop
  4003bc:	004005a9 	.word	0x004005a9
  4003c0:	004005b9 	.word	0x004005b9
  4003c4:	004005d1 	.word	0x004005d1

004003c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003ca:	4605      	mov	r5, r0
  4003cc:	460c      	mov	r4, r1
  4003ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4003d0:	4618      	mov	r0, r3
  4003d2:	4914      	ldr	r1, [pc, #80]	; (400424 <spi_master_setup_device+0x5c>)
  4003d4:	4b14      	ldr	r3, [pc, #80]	; (400428 <spi_master_setup_device+0x60>)
  4003d6:	4798      	blx	r3
  4003d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4003da:	4628      	mov	r0, r5
  4003dc:	6821      	ldr	r1, [r4, #0]
  4003de:	2200      	movs	r2, #0
  4003e0:	4613      	mov	r3, r2
  4003e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400440 <spi_master_setup_device+0x78>
  4003e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4003e8:	4628      	mov	r0, r5
  4003ea:	6821      	ldr	r1, [r4, #0]
  4003ec:	2208      	movs	r2, #8
  4003ee:	4b0f      	ldr	r3, [pc, #60]	; (40042c <spi_master_setup_device+0x64>)
  4003f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4003f2:	4628      	mov	r0, r5
  4003f4:	6821      	ldr	r1, [r4, #0]
  4003f6:	b2fa      	uxtb	r2, r7
  4003f8:	4b0d      	ldr	r3, [pc, #52]	; (400430 <spi_master_setup_device+0x68>)
  4003fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4003fc:	4628      	mov	r0, r5
  4003fe:	6821      	ldr	r1, [r4, #0]
  400400:	2208      	movs	r2, #8
  400402:	4b0c      	ldr	r3, [pc, #48]	; (400434 <spi_master_setup_device+0x6c>)
  400404:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400406:	4628      	mov	r0, r5
  400408:	6821      	ldr	r1, [r4, #0]
  40040a:	0872      	lsrs	r2, r6, #1
  40040c:	4b0a      	ldr	r3, [pc, #40]	; (400438 <spi_master_setup_device+0x70>)
  40040e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400410:	f086 0201 	eor.w	r2, r6, #1
  400414:	4628      	mov	r0, r5
  400416:	6821      	ldr	r1, [r4, #0]
  400418:	f002 0201 	and.w	r2, r2, #1
  40041c:	4b07      	ldr	r3, [pc, #28]	; (40043c <spi_master_setup_device+0x74>)
  40041e:	4798      	blx	r3
  400420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400422:	bf00      	nop
  400424:	07270e00 	.word	0x07270e00
  400428:	0040067d 	.word	0x0040067d
  40042c:	00400669 	.word	0x00400669
  400430:	00400695 	.word	0x00400695
  400434:	00400625 	.word	0x00400625
  400438:	004005e5 	.word	0x004005e5
  40043c:	00400605 	.word	0x00400605
  400440:	004006ad 	.word	0x004006ad

00400444 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400444:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400446:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400448:	f013 0f04 	tst.w	r3, #4
  40044c:	d005      	beq.n	40045a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40044e:	6809      	ldr	r1, [r1, #0]
  400450:	290f      	cmp	r1, #15
  400452:	d80a      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400454:	4b05      	ldr	r3, [pc, #20]	; (40046c <spi_select_device+0x28>)
  400456:	4798      	blx	r3
  400458:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40045a:	680b      	ldr	r3, [r1, #0]
  40045c:	2b03      	cmp	r3, #3
  40045e:	d804      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400460:	2101      	movs	r1, #1
  400462:	4099      	lsls	r1, r3
  400464:	43c9      	mvns	r1, r1
  400466:	4b01      	ldr	r3, [pc, #4]	; (40046c <spi_select_device+0x28>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	004005b9 	.word	0x004005b9

00400470 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  400470:	b510      	push	{r4, lr}
  400472:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  400474:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  400476:	f413 7f00 	tst.w	r3, #512	; 0x200
  40047a:	d0fb      	beq.n	400474 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  40047c:	4620      	mov	r0, r4
  40047e:	210f      	movs	r1, #15
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <spi_deselect_device+0x1c>)
  400482:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400488:	6023      	str	r3, [r4, #0]
  40048a:	bd10      	pop	{r4, pc}
  40048c:	004005b9 	.word	0x004005b9

00400490 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400490:	b92a      	cbnz	r2, 40049e <spi_write_packet+0xe>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400492:	2000      	movs	r0, #0
}
  400494:	b240      	sxtb	r0, r0
  400496:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400498:	3b01      	subs	r3, #1
  40049a:	d106      	bne.n	4004aa <spi_write_packet+0x1a>
  40049c:	e010      	b.n	4004c0 <spi_write_packet+0x30>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  40049e:	b430      	push	{r4, r5}
  4004a0:	4614      	mov	r4, r2
  4004a2:	3901      	subs	r1, #1
  4004a4:	f643 2599 	movw	r5, #15001	; 0x3a99
  4004a8:	462b      	mov	r3, r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004aa:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ac:	f012 0f02 	tst.w	r2, #2
  4004b0:	d0f2      	beq.n	400498 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4004b6:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4004b8:	3c01      	subs	r4, #1
  4004ba:	d1f5      	bne.n	4004a8 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4004bc:	2000      	movs	r0, #0
  4004be:	e000      	b.n	4004c2 <spi_write_packet+0x32>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  4004c0:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  4004c2:	b240      	sxtb	r0, r0
  4004c4:	bc30      	pop	{r4, r5}
  4004c6:	4770      	bx	lr

004004c8 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4004c8:	b92a      	cbnz	r2, 4004d6 <spi_read_packet+0xe>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4004ca:	2000      	movs	r0, #0
}
  4004cc:	b240      	sxtb	r0, r0
  4004ce:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4004d0:	3b01      	subs	r3, #1
  4004d2:	d109      	bne.n	4004e8 <spi_read_packet+0x20>
  4004d4:	e01c      	b.n	400510 <spi_read_packet+0x48>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  4004d6:	b4f0      	push	{r4, r5, r6, r7}
  4004d8:	4615      	mov	r5, r2
  4004da:	3901      	subs	r1, #1
  4004dc:	f643 2699 	movw	r6, #15001	; 0x3a99
  4004e0:	27ff      	movs	r7, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004e2:	f240 2401 	movw	r4, #513	; 0x201
  4004e6:	4633      	mov	r3, r6
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004e8:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ea:	f012 0f02 	tst.w	r2, #2
  4004ee:	d0ef      	beq.n	4004d0 <spi_read_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004f0:	60c7      	str	r7, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004f2:	4632      	mov	r2, r6
  4004f4:	e001      	b.n	4004fa <spi_read_packet+0x32>
			if (!timeout--) {
  4004f6:	3a01      	subs	r2, #1
  4004f8:	d00c      	beq.n	400514 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004fa:	6903      	ldr	r3, [r0, #16]
  4004fc:	4023      	ands	r3, r4
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004fe:	42a3      	cmp	r3, r4
  400500:	d1f9      	bne.n	4004f6 <spi_read_packet+0x2e>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400502:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400504:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400508:	3d01      	subs	r5, #1
  40050a:	d1ec      	bne.n	4004e6 <spi_read_packet+0x1e>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40050c:	2000      	movs	r0, #0
  40050e:	e002      	b.n	400516 <spi_read_packet+0x4e>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400510:	20fd      	movs	r0, #253	; 0xfd
  400512:	e000      	b.n	400516 <spi_read_packet+0x4e>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400514:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  400516:	b240      	sxtb	r0, r0
  400518:	bcf0      	pop	{r4, r5, r6, r7}
  40051a:	4770      	bx	lr

0040051c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40051c:	b9a8      	cbnz	r0, 40054a <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40051e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400522:	460c      	mov	r4, r1
  400524:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400526:	2a00      	cmp	r2, #0
  400528:	dd0a      	ble.n	400540 <_read+0x24>
  40052a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40052c:	4e08      	ldr	r6, [pc, #32]	; (400550 <_read+0x34>)
  40052e:	4d09      	ldr	r5, [pc, #36]	; (400554 <_read+0x38>)
  400530:	6830      	ldr	r0, [r6, #0]
  400532:	4621      	mov	r1, r4
  400534:	682b      	ldr	r3, [r5, #0]
  400536:	4798      	blx	r3
		ptr++;
  400538:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40053a:	42bc      	cmp	r4, r7
  40053c:	d1f8      	bne.n	400530 <_read+0x14>
  40053e:	e001      	b.n	400544 <_read+0x28>
  400540:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400544:	4640      	mov	r0, r8
  400546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40054a:	f04f 30ff 	mov.w	r0, #4294967295
  40054e:	4770      	bx	lr
  400550:	2000ab48 	.word	0x2000ab48
  400554:	2000ab40 	.word	0x2000ab40

00400558 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400558:	3801      	subs	r0, #1
  40055a:	2802      	cmp	r0, #2
  40055c:	d818      	bhi.n	400590 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40055e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400562:	460e      	mov	r6, r1
  400564:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400566:	b182      	cbz	r2, 40058a <_write+0x32>
  400568:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40056a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4005a4 <_write+0x4c>
  40056e:	4f0c      	ldr	r7, [pc, #48]	; (4005a0 <_write+0x48>)
  400570:	f8d8 0000 	ldr.w	r0, [r8]
  400574:	f815 1b01 	ldrb.w	r1, [r5], #1
  400578:	683b      	ldr	r3, [r7, #0]
  40057a:	4798      	blx	r3
  40057c:	2800      	cmp	r0, #0
  40057e:	db0a      	blt.n	400596 <_write+0x3e>
  400580:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400582:	3c01      	subs	r4, #1
  400584:	d1f4      	bne.n	400570 <_write+0x18>
  400586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40058a:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40058c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400590:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400594:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400596:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40059a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40059e:	bf00      	nop
  4005a0:	2000ab44 	.word	0x2000ab44
  4005a4:	2000ab48 	.word	0x2000ab48

004005a8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4005a8:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005aa:	2015      	movs	r0, #21
  4005ac:	4b01      	ldr	r3, [pc, #4]	; (4005b4 <spi_enable_clock+0xc>)
  4005ae:	4798      	blx	r3
  4005b0:	bd08      	pop	{r3, pc}
  4005b2:	bf00      	nop
  4005b4:	00403dc5 	.word	0x00403dc5

004005b8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4005b8:	6843      	ldr	r3, [r0, #4]
  4005ba:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4005be:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4005c0:	6843      	ldr	r3, [r0, #4]
  4005c2:	0409      	lsls	r1, r1, #16
  4005c4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4005c8:	430b      	orrs	r3, r1
  4005ca:	6043      	str	r3, [r0, #4]
  4005cc:	4770      	bx	lr
  4005ce:	bf00      	nop

004005d0 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4005d0:	6843      	ldr	r3, [r0, #4]
  4005d2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4005d6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4005d8:	6843      	ldr	r3, [r0, #4]
  4005da:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4005de:	6041      	str	r1, [r0, #4]
  4005e0:	4770      	bx	lr
  4005e2:	bf00      	nop

004005e4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4005e4:	b132      	cbz	r2, 4005f4 <spi_set_clock_polarity+0x10>
  4005e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4005ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ec:	f043 0301 	orr.w	r3, r3, #1
  4005f0:	6303      	str	r3, [r0, #48]	; 0x30
  4005f2:	4770      	bx	lr
  4005f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4005f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005fa:	f023 0301 	bic.w	r3, r3, #1
  4005fe:	6303      	str	r3, [r0, #48]	; 0x30
  400600:	4770      	bx	lr
  400602:	bf00      	nop

00400604 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400604:	b132      	cbz	r2, 400614 <spi_set_clock_phase+0x10>
  400606:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40060a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40060c:	f043 0302 	orr.w	r3, r3, #2
  400610:	6303      	str	r3, [r0, #48]	; 0x30
  400612:	4770      	bx	lr
  400614:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400618:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40061a:	f023 0302 	bic.w	r3, r3, #2
  40061e:	6303      	str	r3, [r0, #48]	; 0x30
  400620:	4770      	bx	lr
  400622:	bf00      	nop

00400624 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400624:	2a04      	cmp	r2, #4
  400626:	d10a      	bne.n	40063e <spi_configure_cs_behavior+0x1a>
  400628:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40062c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40062e:	f023 0308 	bic.w	r3, r3, #8
  400632:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400634:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400636:	f043 0304 	orr.w	r3, r3, #4
  40063a:	6303      	str	r3, [r0, #48]	; 0x30
  40063c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40063e:	b952      	cbnz	r2, 400656 <spi_configure_cs_behavior+0x32>
  400640:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400644:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400646:	f023 0308 	bic.w	r3, r3, #8
  40064a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40064c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40064e:	f023 0304 	bic.w	r3, r3, #4
  400652:	6303      	str	r3, [r0, #48]	; 0x30
  400654:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400656:	2a08      	cmp	r2, #8
  400658:	d105      	bne.n	400666 <spi_configure_cs_behavior+0x42>
  40065a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40065e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400660:	f043 0308 	orr.w	r3, r3, #8
  400664:	6303      	str	r3, [r0, #48]	; 0x30
  400666:	4770      	bx	lr

00400668 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400668:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40066c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40066e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400672:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400674:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400676:	431a      	orrs	r2, r3
  400678:	630a      	str	r2, [r1, #48]	; 0x30
  40067a:	4770      	bx	lr

0040067c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40067c:	1e43      	subs	r3, r0, #1
	int baud_div = div_ceil(mck, baudrate);
  40067e:	4419      	add	r1, r3
  400680:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400684:	1e43      	subs	r3, r0, #1
  400686:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400688:	bf94      	ite	ls
  40068a:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  40068c:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400690:	b200      	sxth	r0, r0
  400692:	4770      	bx	lr

00400694 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400694:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400698:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40069a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40069e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006a2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4006a6:	630a      	str	r2, [r1, #48]	; 0x30
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop

004006ac <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4006ac:	b410      	push	{r4}
  4006ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4006b2:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4006b4:	b280      	uxth	r0, r0
  4006b6:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4006b8:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4006ba:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4006be:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4006c2:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4006c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop

004006cc <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4006cc:	2308      	movs	r3, #8
  4006ce:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4006d0:	2320      	movs	r3, #32
  4006d2:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4006d4:	2304      	movs	r3, #4
  4006d6:	6003      	str	r3, [r0, #0]
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop

004006dc <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4006dc:	4b0f      	ldr	r3, [pc, #60]	; (40071c <twi_set_speed+0x40>)
  4006de:	4299      	cmp	r1, r3
  4006e0:	d819      	bhi.n	400716 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4006e2:	0049      	lsls	r1, r1, #1
  4006e4:	fbb2 f2f1 	udiv	r2, r2, r1
  4006e8:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4006ea:	2aff      	cmp	r2, #255	; 0xff
  4006ec:	d907      	bls.n	4006fe <twi_set_speed+0x22>
  4006ee:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  4006f0:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4006f2:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4006f4:	2aff      	cmp	r2, #255	; 0xff
  4006f6:	d903      	bls.n	400700 <twi_set_speed+0x24>
  4006f8:	2b07      	cmp	r3, #7
  4006fa:	d1f9      	bne.n	4006f0 <twi_set_speed+0x14>
  4006fc:	e000      	b.n	400700 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4006fe:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400700:	0211      	lsls	r1, r2, #8
  400702:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400704:	041b      	lsls	r3, r3, #16
  400706:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40070a:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40070c:	b2d2      	uxtb	r2, r2
  40070e:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400710:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400712:	2000      	movs	r0, #0
  400714:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400716:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400718:	4770      	bx	lr
  40071a:	bf00      	nop
  40071c:	00061a80 	.word	0x00061a80

00400720 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400720:	b538      	push	{r3, r4, r5, lr}
  400722:	4604      	mov	r4, r0
  400724:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400726:	f04f 33ff 	mov.w	r3, #4294967295
  40072a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40072c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40072e:	2380      	movs	r3, #128	; 0x80
  400730:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400732:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400734:	2308      	movs	r3, #8
  400736:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400738:	2320      	movs	r3, #32
  40073a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40073c:	2304      	movs	r3, #4
  40073e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400740:	6849      	ldr	r1, [r1, #4]
  400742:	682a      	ldr	r2, [r5, #0]
  400744:	4b05      	ldr	r3, [pc, #20]	; (40075c <twi_master_init+0x3c>)
  400746:	4798      	blx	r3
  400748:	2801      	cmp	r0, #1
  40074a:	bf14      	ite	ne
  40074c:	2000      	movne	r0, #0
  40074e:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400750:	7a6b      	ldrb	r3, [r5, #9]
  400752:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400754:	bf04      	itt	eq
  400756:	2340      	moveq	r3, #64	; 0x40
  400758:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40075a:	bd38      	pop	{r3, r4, r5, pc}
  40075c:	004006dd 	.word	0x004006dd

00400760 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400764:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400766:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400768:	2a00      	cmp	r2, #0
  40076a:	d048      	beq.n	4007fe <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40076c:	2600      	movs	r6, #0
  40076e:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400770:	684b      	ldr	r3, [r1, #4]
  400772:	021b      	lsls	r3, r3, #8
  400774:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400778:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40077c:	7c0b      	ldrb	r3, [r1, #16]
  40077e:	041b      	lsls	r3, r3, #16
  400780:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400784:	4323      	orrs	r3, r4
  400786:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400788:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40078a:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40078c:	b15c      	cbz	r4, 4007a6 <twi_master_read+0x46>
		return 0;

	val = addr[0];
  40078e:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  400790:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  400792:	bfc4      	itt	gt
  400794:	784e      	ldrbgt	r6, [r1, #1]
  400796:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  40079a:	2c02      	cmp	r4, #2
  40079c:	dd04      	ble.n	4007a8 <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  40079e:	7889      	ldrb	r1, [r1, #2]
  4007a0:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4007a4:	e000      	b.n	4007a8 <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4007a6:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007a8:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4007aa:	2a01      	cmp	r2, #1
  4007ac:	d103      	bne.n	4007b6 <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4007ae:	2303      	movs	r3, #3
  4007b0:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  4007b2:	2701      	movs	r7, #1
  4007b4:	e02f      	b.n	400816 <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4007b6:	2301      	movs	r3, #1
  4007b8:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  4007ba:	2700      	movs	r7, #0
  4007bc:	e02b      	b.n	400816 <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4007be:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4007c0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  4007c2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4007c6:	d11d      	bne.n	400804 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4007c8:	1e4c      	subs	r4, r1, #1
  4007ca:	b1f1      	cbz	r1, 40080a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4007cc:	2a01      	cmp	r2, #1
  4007ce:	d104      	bne.n	4007da <twi_master_read+0x7a>
  4007d0:	bb77      	cbnz	r7, 400830 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  4007d2:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  4007d6:	4667      	mov	r7, ip
  4007d8:	e02a      	b.n	400830 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4007da:	f013 0f02 	tst.w	r3, #2
  4007de:	d005      	beq.n	4007ec <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4007e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4007e2:	702b      	strb	r3, [r5, #0]

		cnt--;
  4007e4:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4007e6:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4007e8:	4631      	mov	r1, r6
  4007ea:	e000      	b.n	4007ee <twi_master_read+0x8e>
  4007ec:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4007ee:	2a00      	cmp	r2, #0
  4007f0:	d1e6      	bne.n	4007c0 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4007f2:	6a03      	ldr	r3, [r0, #32]
  4007f4:	f013 0f01 	tst.w	r3, #1
  4007f8:	d0fb      	beq.n	4007f2 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  4007fa:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  4007fc:	e01c      	b.n	400838 <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4007fe:	f04f 0e01 	mov.w	lr, #1
  400802:	e019      	b.n	400838 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400804:	f04f 0e05 	mov.w	lr, #5
  400808:	e016      	b.n	400838 <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40080a:	f04f 0e09 	mov.w	lr, #9
  40080e:	e013      	b.n	400838 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400810:	f04f 0e05 	mov.w	lr, #5
  400814:	e010      	b.n	400838 <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400816:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400818:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  40081c:	d1f8      	bne.n	400810 <twi_master_read+0xb0>
  40081e:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400822:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400826:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40082a:	f04f 0c01 	mov.w	ip, #1
  40082e:	e7cd      	b.n	4007cc <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  400830:	f013 0f02 	tst.w	r3, #2
  400834:	d0c3      	beq.n	4007be <twi_master_read+0x5e>
  400836:	e7d3      	b.n	4007e0 <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400838:	4670      	mov	r0, lr
  40083a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40083e:	bf00      	nop

00400840 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400840:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400842:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400844:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400846:	2a00      	cmp	r2, #0
  400848:	d040      	beq.n	4008cc <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40084a:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40084c:	2600      	movs	r6, #0
  40084e:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400850:	7c0c      	ldrb	r4, [r1, #16]
  400852:	0424      	lsls	r4, r4, #16
  400854:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400858:	684c      	ldr	r4, [r1, #4]
  40085a:	0224      	lsls	r4, r4, #8
  40085c:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400860:	432c      	orrs	r4, r5
  400862:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400864:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400866:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400868:	b15d      	cbz	r5, 400882 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40086a:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  40086c:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  40086e:	bfc4      	itt	gt
  400870:	784e      	ldrbgt	r6, [r1, #1]
  400872:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  400876:	2d02      	cmp	r5, #2
  400878:	dd04      	ble.n	400884 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40087a:	7889      	ldrb	r1, [r1, #2]
  40087c:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  400880:	e000      	b.n	400884 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400882:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400884:	60dc      	str	r4, [r3, #12]
  400886:	e00b      	b.n	4008a0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400888:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  40088a:	f411 7f80 	tst.w	r1, #256	; 0x100
  40088e:	d11f      	bne.n	4008d0 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400890:	f011 0f04 	tst.w	r1, #4
  400894:	d0f8      	beq.n	400888 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400896:	f810 1b01 	ldrb.w	r1, [r0], #1
  40089a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  40089c:	3a01      	subs	r2, #1
  40089e:	d007      	beq.n	4008b0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4008a0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4008a2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4008a6:	d115      	bne.n	4008d4 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4008a8:	f011 0f04 	tst.w	r1, #4
  4008ac:	d0ec      	beq.n	400888 <twi_master_write+0x48>
  4008ae:	e7f2      	b.n	400896 <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4008b0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4008b2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4008b6:	d10f      	bne.n	4008d8 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4008b8:	f012 0f04 	tst.w	r2, #4
  4008bc:	d0f8      	beq.n	4008b0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4008be:	2202      	movs	r2, #2
  4008c0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4008c2:	6a1a      	ldr	r2, [r3, #32]
  4008c4:	f012 0f01 	tst.w	r2, #1
  4008c8:	d0fb      	beq.n	4008c2 <twi_master_write+0x82>
  4008ca:	e006      	b.n	4008da <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4008cc:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4008ce:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4008d0:	2005      	movs	r0, #5
  4008d2:	e002      	b.n	4008da <twi_master_write+0x9a>
  4008d4:	2005      	movs	r0, #5
  4008d6:	e000      	b.n	4008da <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4008d8:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4008da:	bc70      	pop	{r4, r5, r6}
  4008dc:	4770      	bx	lr
  4008de:	bf00      	nop

004008e0 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  4008e0:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4008e2:	6a03      	ldr	r3, [r0, #32]
  4008e4:	4770      	bx	lr
  4008e6:	bf00      	nop

004008e8 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
  4008e8:	6a00      	ldr	r0, [r0, #32]
}
  4008ea:	4770      	bx	lr

004008ec <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
  4008ec:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4008ee:	4770      	bx	lr

004008f0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4008f0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4008f2:	23ac      	movs	r3, #172	; 0xac
  4008f4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4008f6:	680b      	ldr	r3, [r1, #0]
  4008f8:	684a      	ldr	r2, [r1, #4]
  4008fa:	fbb3 f3f2 	udiv	r3, r3, r2
  4008fe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400900:	1e5c      	subs	r4, r3, #1
  400902:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400906:	4294      	cmp	r4, r2
  400908:	d80a      	bhi.n	400920 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40090a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40090c:	688b      	ldr	r3, [r1, #8]
  40090e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400910:	f240 2302 	movw	r3, #514	; 0x202
  400914:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400918:	2350      	movs	r3, #80	; 0x50
  40091a:	6003      	str	r3, [r0, #0]

	return 0;
  40091c:	2000      	movs	r0, #0
  40091e:	e000      	b.n	400922 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400920:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400922:	f85d 4b04 	ldr.w	r4, [sp], #4
  400926:	4770      	bx	lr

00400928 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400928:	6943      	ldr	r3, [r0, #20]
  40092a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40092e:	bf1a      	itte	ne
  400930:	61c1      	strne	r1, [r0, #28]
	return 0;
  400932:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400934:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400936:	4770      	bx	lr

00400938 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400938:	6943      	ldr	r3, [r0, #20]
  40093a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40093e:	bf1d      	ittte	ne
  400940:	6983      	ldrne	r3, [r0, #24]
  400942:	700b      	strbne	r3, [r1, #0]
	return 0;
  400944:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400946:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400948:	4770      	bx	lr
  40094a:	bf00      	nop

0040094c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40094c:	6943      	ldr	r3, [r0, #20]
  40094e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400952:	bf1d      	ittte	ne
  400954:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400958:	61c1      	strne	r1, [r0, #28]
	return 0;
  40095a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40095c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40095e:	4770      	bx	lr

00400960 <usart_putchar>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400960:	6943      	ldr	r3, [r0, #20]
  400962:	f013 0f02 	tst.w	r3, #2
  400966:	d0fb      	beq.n	400960 <usart_putchar>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400968:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40096c:	61c1      	str	r1, [r0, #28]

	return 0;
}
  40096e:	2000      	movs	r0, #0
  400970:	4770      	bx	lr
  400972:	bf00      	nop

00400974 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  400974:	b570      	push	{r4, r5, r6, lr}
  400976:	460c      	mov	r4, r1
	while (*string != '\0') {
  400978:	7809      	ldrb	r1, [r1, #0]
  40097a:	b139      	cbz	r1, 40098c <usart_write_line+0x18>
  40097c:	4605      	mov	r5, r0
		usart_putchar(p_usart, *string++);
  40097e:	4e04      	ldr	r6, [pc, #16]	; (400990 <usart_write_line+0x1c>)
  400980:	4628      	mov	r0, r5
  400982:	47b0      	blx	r6
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
	while (*string != '\0') {
  400984:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  400988:	2900      	cmp	r1, #0
  40098a:	d1f9      	bne.n	400980 <usart_write_line+0xc>
  40098c:	bd70      	pop	{r4, r5, r6, pc}
  40098e:	bf00      	nop
  400990:	00400961 	.word	0x00400961

00400994 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400994:	6943      	ldr	r3, [r0, #20]
  400996:	f013 0f01 	tst.w	r3, #1
  40099a:	d005      	beq.n	4009a8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40099c:	6983      	ldr	r3, [r0, #24]
  40099e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4009a2:	600b      	str	r3, [r1, #0]

	return 0;
  4009a4:	2000      	movs	r0, #0
  4009a6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4009a8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4009aa:	4770      	bx	lr

004009ac <twi_init>:
#define TWI_SPEED				400000//100KHZ default


/********/
void twi_init(void)
{
  4009ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4009ae:	b085      	sub	sp, #20

	vTaskDelay(10/portTICK_RATE_MS);
  4009b0:	200a      	movs	r0, #10
  4009b2:	4f0f      	ldr	r7, [pc, #60]	; (4009f0 <twi_init+0x44>)
  4009b4:	47b8      	blx	r7
		
	 twi_master_options_t opt = {
  4009b6:	2300      	movs	r3, #0
  4009b8:	9303      	str	r3, [sp, #12]
  4009ba:	4b0e      	ldr	r3, [pc, #56]	; (4009f4 <twi_init+0x48>)
  4009bc:	9302      	str	r3, [sp, #8]
  4009be:	2319      	movs	r3, #25
  4009c0:	f88d 300c 	strb.w	r3, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
  4009c4:	ac04      	add	r4, sp, #16
  4009c6:	4b0c      	ldr	r3, [pc, #48]	; (4009f8 <twi_init+0x4c>)
  4009c8:	f844 3d0c 	str.w	r3, [r4, #-12]!
  4009cc:	2013      	movs	r0, #19
  4009ce:	4b0b      	ldr	r3, [pc, #44]	; (4009fc <twi_init+0x50>)
  4009d0:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  4009d2:	4d0b      	ldr	r5, [pc, #44]	; (400a00 <twi_init+0x54>)
  4009d4:	4628      	mov	r0, r5
  4009d6:	4621      	mov	r1, r4
  4009d8:	4e0a      	ldr	r6, [pc, #40]	; (400a04 <twi_init+0x58>)
  4009da:	47b0      	blx	r6
		 .speed = TWI_SPEED,
		 .chip  = 0x19,
	 };
	 
	twi_master_setup(TWI0, &opt);
	vTaskDelay(10/portTICK_RATE_MS);
  4009dc:	200a      	movs	r0, #10
  4009de:	47b8      	blx	r7
 	twi_master_init(TWI0, &opt);
  4009e0:	4628      	mov	r0, r5
  4009e2:	4621      	mov	r1, r4
  4009e4:	47b0      	blx	r6
 	twi_master_enable(TWI0);
  4009e6:	4628      	mov	r0, r5
  4009e8:	4b07      	ldr	r3, [pc, #28]	; (400a08 <twi_init+0x5c>)
  4009ea:	4798      	blx	r3
 //	 vTaskDelay(200/portTICK_RATE_MS);
}
  4009ec:	b005      	add	sp, #20
  4009ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4009f0:	00402f61 	.word	0x00402f61
  4009f4:	00061a80 	.word	0x00061a80
  4009f8:	07270e00 	.word	0x07270e00
  4009fc:	00403dc5 	.word	0x00403dc5
  400a00:	40018000 	.word	0x40018000
  400a04:	00400721 	.word	0x00400721
  400a08:	004006cd 	.word	0x004006cd

00400a0c <eic_setup>:



 void eic_setup(void)	//external inerrupt
 {	
  400a0c:	b530      	push	{r4, r5, lr}
  400a0e:	b083      	sub	sp, #12
	 
	pmc_enable_periph_clk(ID_PIOA);
  400a10:	200b      	movs	r0, #11
  400a12:	4b10      	ldr	r3, [pc, #64]	; (400a54 <eic_setup+0x48>)
  400a14:	4798      	blx	r3
	
	//pio_set_input(PIOA, PIO_PA17, PIO_PULLUP);
	pio_set_input(PIOA, PIO_PA18, PIO_PULLUP);
  400a16:	4c10      	ldr	r4, [pc, #64]	; (400a58 <eic_setup+0x4c>)
  400a18:	4620      	mov	r0, r4
  400a1a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400a1e:	2201      	movs	r2, #1
  400a20:	4b0e      	ldr	r3, [pc, #56]	; (400a5c <eic_setup+0x50>)
  400a22:	4798      	blx	r3
	//pio_set_input(PIOA, PIO_PA24, PIO_PULLUP);
	
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, Semtech_IRQ0);
  400a24:	4b0e      	ldr	r3, [pc, #56]	; (400a60 <eic_setup+0x54>)
  400a26:	9300      	str	r3, [sp, #0]
  400a28:	4620      	mov	r0, r4
  400a2a:	210b      	movs	r1, #11
  400a2c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400a30:	2370      	movs	r3, #112	; 0x70
  400a32:	4d0c      	ldr	r5, [pc, #48]	; (400a64 <eic_setup+0x58>)
  400a34:	47a8      	blx	r5
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, Semtech_IRQ1);
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA24, PIO_IT_RISE_EDGE, Semtech_IRQ2);
	
	//pio_enable_interrupt(PIOA, PIO_PA17);
	pio_enable_interrupt(PIOA, PIO_PA18);
  400a36:	4620      	mov	r0, r4
  400a38:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400a3c:	4b0a      	ldr	r3, [pc, #40]	; (400a68 <eic_setup+0x5c>)
  400a3e:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400a40:	4b0a      	ldr	r3, [pc, #40]	; (400a6c <eic_setup+0x60>)
  400a42:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a46:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400a48:	22a0      	movs	r2, #160	; 0xa0
  400a4a:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
	
	NVIC_EnableIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn,configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

 	
  400a4e:	b003      	add	sp, #12
  400a50:	bd30      	pop	{r4, r5, pc}
  400a52:	bf00      	nop
  400a54:	00403dc5 	.word	0x00403dc5
  400a58:	400e0e00 	.word	0x400e0e00
  400a5c:	00403921 	.word	0x00403921
  400a60:	004041f1 	.word	0x004041f1
  400a64:	00403c5d 	.word	0x00403c5d
  400a68:	004039ad 	.word	0x004039ad
  400a6c:	e000e100 	.word	0xe000e100

00400a70 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
  400a70:	b508      	push	{r3, lr}
	
//  	unsigned int i = 0x5F1F1412 - (*(unsigned int*)&x >> 1);
//  	float tmp = *(float*)&i;
//  	return (tmp * (1.69000231f - 0.714158168f * x * tmp * tmp));

	return 1/sqrtf(x);
  400a72:	4b04      	ldr	r3, [pc, #16]	; (400a84 <invSqrt+0x14>)
  400a74:	4798      	blx	r3
  400a76:	4601      	mov	r1, r0
  400a78:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400a7c:	4b02      	ldr	r3, [pc, #8]	; (400a88 <invSqrt+0x18>)
  400a7e:	4798      	blx	r3
}
  400a80:	bd08      	pop	{r3, pc}
  400a82:	bf00      	nop
  400a84:	0040445d 	.word	0x0040445d
  400a88:	00405819 	.word	0x00405819
  400a8c:	00000000 	.word	0x00000000

00400a90 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az,float samplePeriod, EulerAngles *Angle)
{
  400a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a94:	b095      	sub	sp, #84	; 0x54
  400a96:	4606      	mov	r6, r0
  400a98:	9100      	str	r1, [sp, #0]
  400a9a:	4692      	mov	sl, r2
  400a9c:	9307      	str	r3, [sp, #28]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
  400a9e:	4f92      	ldr	r7, [pc, #584]	; (400ce8 <MadgwickAHRSupdateIMU+0x258>)
  400aa0:	6838      	ldr	r0, [r7, #0]
  400aa2:	f8df b25c 	ldr.w	fp, [pc, #604]	; 400d00 <MadgwickAHRSupdateIMU+0x270>
  400aa6:	f8db 5000 	ldr.w	r5, [fp]
  400aaa:	f8df 9258 	ldr.w	r9, [pc, #600]	; 400d04 <MadgwickAHRSupdateIMU+0x274>
  400aae:	f8d9 8000 	ldr.w	r8, [r9]
  400ab2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400ab6:	4c8d      	ldr	r4, [pc, #564]	; (400cec <MadgwickAHRSupdateIMU+0x25c>)
  400ab8:	9601      	str	r6, [sp, #4]
  400aba:	4631      	mov	r1, r6
  400abc:	47a0      	blx	r4
  400abe:	4606      	mov	r6, r0
  400ac0:	4628      	mov	r0, r5
  400ac2:	9900      	ldr	r1, [sp, #0]
  400ac4:	47a0      	blx	r4
  400ac6:	4601      	mov	r1, r0
  400ac8:	4d89      	ldr	r5, [pc, #548]	; (400cf0 <MadgwickAHRSupdateIMU+0x260>)
  400aca:	4630      	mov	r0, r6
  400acc:	47a8      	blx	r5
  400ace:	4606      	mov	r6, r0
  400ad0:	4640      	mov	r0, r8
  400ad2:	f8cd a008 	str.w	sl, [sp, #8]
  400ad6:	4651      	mov	r1, sl
  400ad8:	47a0      	blx	r4
  400ada:	4601      	mov	r1, r0
  400adc:	4630      	mov	r0, r6
  400ade:	47a8      	blx	r5
  400ae0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400ae4:	47a0      	blx	r4
  400ae6:	9003      	str	r0, [sp, #12]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
  400ae8:	f8df 8210 	ldr.w	r8, [pc, #528]	; 400cfc <MadgwickAHRSupdateIMU+0x26c>
  400aec:	f8d8 0000 	ldr.w	r0, [r8]
  400af0:	f8db 6000 	ldr.w	r6, [fp]
  400af4:	f8d9 a000 	ldr.w	sl, [r9]
  400af8:	9901      	ldr	r1, [sp, #4]
  400afa:	47a0      	blx	r4
  400afc:	9004      	str	r0, [sp, #16]
  400afe:	4630      	mov	r0, r6
  400b00:	9902      	ldr	r1, [sp, #8]
  400b02:	47a0      	blx	r4
  400b04:	4601      	mov	r1, r0
  400b06:	4e7b      	ldr	r6, [pc, #492]	; (400cf4 <MadgwickAHRSupdateIMU+0x264>)
  400b08:	9804      	ldr	r0, [sp, #16]
  400b0a:	47b0      	blx	r6
  400b0c:	9004      	str	r0, [sp, #16]
  400b0e:	4650      	mov	r0, sl
  400b10:	9900      	ldr	r1, [sp, #0]
  400b12:	47a0      	blx	r4
  400b14:	4601      	mov	r1, r0
  400b16:	9804      	ldr	r0, [sp, #16]
  400b18:	47a8      	blx	r5
  400b1a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400b1e:	47a0      	blx	r4
  400b20:	9004      	str	r0, [sp, #16]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
  400b22:	f8d8 0000 	ldr.w	r0, [r8]
  400b26:	f8d7 a000 	ldr.w	sl, [r7]
  400b2a:	f8d9 9000 	ldr.w	r9, [r9]
  400b2e:	9900      	ldr	r1, [sp, #0]
  400b30:	47a0      	blx	r4
  400b32:	9005      	str	r0, [sp, #20]
  400b34:	4650      	mov	r0, sl
  400b36:	9902      	ldr	r1, [sp, #8]
  400b38:	47a0      	blx	r4
  400b3a:	4601      	mov	r1, r0
  400b3c:	9805      	ldr	r0, [sp, #20]
  400b3e:	47a8      	blx	r5
  400b40:	4682      	mov	sl, r0
  400b42:	4648      	mov	r0, r9
  400b44:	9901      	ldr	r1, [sp, #4]
  400b46:	47a0      	blx	r4
  400b48:	4601      	mov	r1, r0
  400b4a:	4650      	mov	r0, sl
  400b4c:	47b0      	blx	r6
  400b4e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400b52:	47a0      	blx	r4
  400b54:	9005      	str	r0, [sp, #20]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
  400b56:	f8d8 0000 	ldr.w	r0, [r8]
  400b5a:	683f      	ldr	r7, [r7, #0]
  400b5c:	f8db 8000 	ldr.w	r8, [fp]
  400b60:	9902      	ldr	r1, [sp, #8]
  400b62:	47a0      	blx	r4
  400b64:	4681      	mov	r9, r0
  400b66:	4638      	mov	r0, r7
  400b68:	9900      	ldr	r1, [sp, #0]
  400b6a:	47a0      	blx	r4
  400b6c:	4601      	mov	r1, r0
  400b6e:	4648      	mov	r0, r9
  400b70:	47b0      	blx	r6
  400b72:	4606      	mov	r6, r0
  400b74:	4640      	mov	r0, r8
  400b76:	9901      	ldr	r1, [sp, #4]
  400b78:	47a0      	blx	r4
  400b7a:	4601      	mov	r1, r0
  400b7c:	4630      	mov	r0, r6
  400b7e:	47a8      	blx	r5
  400b80:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400b84:	47a0      	blx	r4
  400b86:	9006      	str	r0, [sp, #24]

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
  400b88:	9807      	ldr	r0, [sp, #28]
  400b8a:	2100      	movs	r1, #0
  400b8c:	4b5a      	ldr	r3, [pc, #360]	; (400cf8 <MadgwickAHRSupdateIMU+0x268>)
  400b8e:	4798      	blx	r3
  400b90:	b158      	cbz	r0, 400baa <MadgwickAHRSupdateIMU+0x11a>
  400b92:	981e      	ldr	r0, [sp, #120]	; 0x78
  400b94:	2100      	movs	r1, #0
  400b96:	4b58      	ldr	r3, [pc, #352]	; (400cf8 <MadgwickAHRSupdateIMU+0x268>)
  400b98:	4798      	blx	r3
  400b9a:	b130      	cbz	r0, 400baa <MadgwickAHRSupdateIMU+0x11a>
  400b9c:	981f      	ldr	r0, [sp, #124]	; 0x7c
  400b9e:	2100      	movs	r1, #0
  400ba0:	4b55      	ldr	r3, [pc, #340]	; (400cf8 <MadgwickAHRSupdateIMU+0x268>)
  400ba2:	4798      	blx	r3
  400ba4:	2800      	cmp	r0, #0
  400ba6:	f040 8170 	bne.w	400e8a <MadgwickAHRSupdateIMU+0x3fa>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
  400baa:	4c50      	ldr	r4, [pc, #320]	; (400cec <MadgwickAHRSupdateIMU+0x25c>)
  400bac:	9f07      	ldr	r7, [sp, #28]
  400bae:	4638      	mov	r0, r7
  400bb0:	4639      	mov	r1, r7
  400bb2:	47a0      	blx	r4
  400bb4:	4606      	mov	r6, r0
  400bb6:	981e      	ldr	r0, [sp, #120]	; 0x78
  400bb8:	4601      	mov	r1, r0
  400bba:	47a0      	blx	r4
  400bbc:	4601      	mov	r1, r0
  400bbe:	4d4d      	ldr	r5, [pc, #308]	; (400cf4 <MadgwickAHRSupdateIMU+0x264>)
  400bc0:	4630      	mov	r0, r6
  400bc2:	47a8      	blx	r5
  400bc4:	4606      	mov	r6, r0
  400bc6:	981f      	ldr	r0, [sp, #124]	; 0x7c
  400bc8:	4601      	mov	r1, r0
  400bca:	47a0      	blx	r4
  400bcc:	4601      	mov	r1, r0
  400bce:	4630      	mov	r0, r6
  400bd0:	47a8      	blx	r5
  400bd2:	f8df b134 	ldr.w	fp, [pc, #308]	; 400d08 <MadgwickAHRSupdateIMU+0x278>
  400bd6:	47d8      	blx	fp
  400bd8:	4606      	mov	r6, r0
		ax *= recipNorm;
  400bda:	4638      	mov	r0, r7
  400bdc:	4631      	mov	r1, r6
  400bde:	47a0      	blx	r4
  400be0:	9000      	str	r0, [sp, #0]
		ay *= recipNorm;
  400be2:	981e      	ldr	r0, [sp, #120]	; 0x78
  400be4:	4631      	mov	r1, r6
  400be6:	47a0      	blx	r4
  400be8:	9001      	str	r0, [sp, #4]
		az *= recipNorm;   
  400bea:	981f      	ldr	r0, [sp, #124]	; 0x7c
  400bec:	4631      	mov	r1, r6
  400bee:	47a0      	blx	r4
  400bf0:	900b      	str	r0, [sp, #44]	; 0x2c

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
  400bf2:	4e42      	ldr	r6, [pc, #264]	; (400cfc <MadgwickAHRSupdateIMU+0x26c>)
  400bf4:	6831      	ldr	r1, [r6, #0]
  400bf6:	4608      	mov	r0, r1
  400bf8:	47a8      	blx	r5
  400bfa:	900c      	str	r0, [sp, #48]	; 0x30
		_2q1 = 2.0f * q1;
  400bfc:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 400ce8 <MadgwickAHRSupdateIMU+0x258>
  400c00:	f8d8 1000 	ldr.w	r1, [r8]
  400c04:	4608      	mov	r0, r1
  400c06:	47a8      	blx	r5
  400c08:	900d      	str	r0, [sp, #52]	; 0x34
		_2q2 = 2.0f * q2;
  400c0a:	4f3d      	ldr	r7, [pc, #244]	; (400d00 <MadgwickAHRSupdateIMU+0x270>)
  400c0c:	6839      	ldr	r1, [r7, #0]
  400c0e:	4608      	mov	r0, r1
  400c10:	47a8      	blx	r5
  400c12:	900e      	str	r0, [sp, #56]	; 0x38
		_2q3 = 2.0f * q3;
  400c14:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 400d04 <MadgwickAHRSupdateIMU+0x274>
  400c18:	f8d9 1000 	ldr.w	r1, [r9]
  400c1c:	4608      	mov	r0, r1
  400c1e:	47a8      	blx	r5
  400c20:	900f      	str	r0, [sp, #60]	; 0x3c
		_4q0 = 4.0f * q0;
  400c22:	6830      	ldr	r0, [r6, #0]
  400c24:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400c28:	47a0      	blx	r4
  400c2a:	900a      	str	r0, [sp, #40]	; 0x28
		_4q1 = 4.0f * q1;
  400c2c:	f8d8 0000 	ldr.w	r0, [r8]
  400c30:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400c34:	47a0      	blx	r4
  400c36:	9007      	str	r0, [sp, #28]
		_4q2 = 4.0f * q2;
  400c38:	6838      	ldr	r0, [r7, #0]
  400c3a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400c3e:	47a0      	blx	r4
  400c40:	9008      	str	r0, [sp, #32]
		_8q1 = 8.0f * q1;
  400c42:	f8d8 0000 	ldr.w	r0, [r8]
  400c46:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  400c4a:	47a0      	blx	r4
  400c4c:	9013      	str	r0, [sp, #76]	; 0x4c
		_8q2 = 8.0f * q2;
  400c4e:	6838      	ldr	r0, [r7, #0]
  400c50:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  400c54:	47a0      	blx	r4
  400c56:	9010      	str	r0, [sp, #64]	; 0x40
		q0q0 = q0 * q0;
  400c58:	f8d6 a000 	ldr.w	sl, [r6]
  400c5c:	6833      	ldr	r3, [r6, #0]
  400c5e:	9312      	str	r3, [sp, #72]	; 0x48
		q1q1 = q1 * q1;
  400c60:	f8d8 0000 	ldr.w	r0, [r8]
  400c64:	f8d8 1000 	ldr.w	r1, [r8]
  400c68:	47a0      	blx	r4
  400c6a:	9002      	str	r0, [sp, #8]
		q2q2 = q2 * q2;
  400c6c:	6838      	ldr	r0, [r7, #0]
  400c6e:	6839      	ldr	r1, [r7, #0]
  400c70:	47a0      	blx	r4
  400c72:	4606      	mov	r6, r0
		q3q3 = q3 * q3;
  400c74:	f8d9 0000 	ldr.w	r0, [r9]
  400c78:	f8d9 1000 	ldr.w	r1, [r9]
  400c7c:	47a0      	blx	r4
  400c7e:	9011      	str	r0, [sp, #68]	; 0x44

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
  400c80:	980a      	ldr	r0, [sp, #40]	; 0x28
  400c82:	9609      	str	r6, [sp, #36]	; 0x24
  400c84:	4631      	mov	r1, r6
  400c86:	47a0      	blx	r4
  400c88:	4606      	mov	r6, r0
  400c8a:	980e      	ldr	r0, [sp, #56]	; 0x38
  400c8c:	9900      	ldr	r1, [sp, #0]
  400c8e:	47a0      	blx	r4
  400c90:	4601      	mov	r1, r0
  400c92:	4630      	mov	r0, r6
  400c94:	47a8      	blx	r5
  400c96:	4606      	mov	r6, r0
  400c98:	980a      	ldr	r0, [sp, #40]	; 0x28
  400c9a:	9902      	ldr	r1, [sp, #8]
  400c9c:	47a0      	blx	r4
  400c9e:	4601      	mov	r1, r0
  400ca0:	4630      	mov	r0, r6
  400ca2:	47a8      	blx	r5
  400ca4:	900a      	str	r0, [sp, #40]	; 0x28
  400ca6:	980d      	ldr	r0, [sp, #52]	; 0x34
  400ca8:	9901      	ldr	r1, [sp, #4]
  400caa:	47a0      	blx	r4
  400cac:	4601      	mov	r1, r0
  400cae:	4e10      	ldr	r6, [pc, #64]	; (400cf0 <MadgwickAHRSupdateIMU+0x260>)
  400cb0:	980a      	ldr	r0, [sp, #40]	; 0x28
  400cb2:	47b0      	blx	r6
  400cb4:	900a      	str	r0, [sp, #40]	; 0x28
		_4q0 = 4.0f * q0;
		_4q1 = 4.0f * q1;
		_4q2 = 4.0f * q2;
		_8q1 = 8.0f * q1;
		_8q2 = 8.0f * q2;
		q0q0 = q0 * q0;
  400cb6:	4650      	mov	r0, sl
  400cb8:	9912      	ldr	r1, [sp, #72]	; 0x48
  400cba:	47a0      	blx	r4
		q2q2 = q2 * q2;
		q3q3 = q3 * q3;

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
  400cbc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400cc0:	47a0      	blx	r4
  400cc2:	9012      	str	r0, [sp, #72]	; 0x48
  400cc4:	f8d8 a000 	ldr.w	sl, [r8]
  400cc8:	9807      	ldr	r0, [sp, #28]
  400cca:	9911      	ldr	r1, [sp, #68]	; 0x44
  400ccc:	47a0      	blx	r4
  400cce:	4680      	mov	r8, r0
  400cd0:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400cd2:	9900      	ldr	r1, [sp, #0]
  400cd4:	47a0      	blx	r4
  400cd6:	4601      	mov	r1, r0
  400cd8:	4640      	mov	r0, r8
  400cda:	47b0      	blx	r6
  400cdc:	4680      	mov	r8, r0
  400cde:	9812      	ldr	r0, [sp, #72]	; 0x48
  400ce0:	4651      	mov	r1, sl
  400ce2:	47a0      	blx	r4
  400ce4:	e012      	b.n	400d0c <MadgwickAHRSupdateIMU+0x27c>
  400ce6:	bf00      	nop
  400ce8:	200008dc 	.word	0x200008dc
  400cec:	004056b1 	.word	0x004056b1
  400cf0:	0040549d 	.word	0x0040549d
  400cf4:	004054a1 	.word	0x004054a1
  400cf8:	004059d9 	.word	0x004059d9
  400cfc:	2000000c 	.word	0x2000000c
  400d00:	200008e0 	.word	0x200008e0
  400d04:	200008e4 	.word	0x200008e4
  400d08:	00400a71 	.word	0x00400a71
  400d0c:	4601      	mov	r1, r0
  400d0e:	4640      	mov	r0, r8
  400d10:	47a8      	blx	r5
  400d12:	4680      	mov	r8, r0
  400d14:	980c      	ldr	r0, [sp, #48]	; 0x30
  400d16:	9901      	ldr	r1, [sp, #4]
  400d18:	47a0      	blx	r4
  400d1a:	4601      	mov	r1, r0
  400d1c:	4640      	mov	r0, r8
  400d1e:	47b0      	blx	r6
  400d20:	9907      	ldr	r1, [sp, #28]
  400d22:	47b0      	blx	r6
  400d24:	4680      	mov	r8, r0
  400d26:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  400d2a:	4650      	mov	r0, sl
  400d2c:	9902      	ldr	r1, [sp, #8]
  400d2e:	47a0      	blx	r4
  400d30:	4601      	mov	r1, r0
  400d32:	4640      	mov	r0, r8
  400d34:	47a8      	blx	r5
  400d36:	4680      	mov	r8, r0
  400d38:	4650      	mov	r0, sl
  400d3a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  400d3e:	4651      	mov	r1, sl
  400d40:	47a0      	blx	r4
  400d42:	4601      	mov	r1, r0
  400d44:	4640      	mov	r0, r8
  400d46:	47a8      	blx	r5
  400d48:	4680      	mov	r8, r0
  400d4a:	9807      	ldr	r0, [sp, #28]
  400d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400d4e:	47a0      	blx	r4
  400d50:	4601      	mov	r1, r0
  400d52:	4640      	mov	r0, r8
  400d54:	47a8      	blx	r5
  400d56:	4680      	mov	r8, r0
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
  400d58:	6839      	ldr	r1, [r7, #0]
  400d5a:	9812      	ldr	r0, [sp, #72]	; 0x48
  400d5c:	47a0      	blx	r4
  400d5e:	4607      	mov	r7, r0
  400d60:	980c      	ldr	r0, [sp, #48]	; 0x30
  400d62:	9900      	ldr	r1, [sp, #0]
  400d64:	47a0      	blx	r4
  400d66:	4601      	mov	r1, r0
  400d68:	4638      	mov	r0, r7
  400d6a:	47a8      	blx	r5
  400d6c:	4607      	mov	r7, r0
  400d6e:	9808      	ldr	r0, [sp, #32]
  400d70:	9911      	ldr	r1, [sp, #68]	; 0x44
  400d72:	47a0      	blx	r4
  400d74:	4601      	mov	r1, r0
  400d76:	4638      	mov	r0, r7
  400d78:	47a8      	blx	r5
  400d7a:	4607      	mov	r7, r0
  400d7c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400d7e:	9901      	ldr	r1, [sp, #4]
  400d80:	47a0      	blx	r4
  400d82:	4601      	mov	r1, r0
  400d84:	4638      	mov	r0, r7
  400d86:	47b0      	blx	r6
  400d88:	9908      	ldr	r1, [sp, #32]
  400d8a:	47b0      	blx	r6
  400d8c:	4607      	mov	r7, r0
  400d8e:	9810      	ldr	r0, [sp, #64]	; 0x40
  400d90:	9902      	ldr	r1, [sp, #8]
  400d92:	47a0      	blx	r4
  400d94:	4601      	mov	r1, r0
  400d96:	4638      	mov	r0, r7
  400d98:	47a8      	blx	r5
  400d9a:	4607      	mov	r7, r0
  400d9c:	9810      	ldr	r0, [sp, #64]	; 0x40
  400d9e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  400da2:	4651      	mov	r1, sl
  400da4:	47a0      	blx	r4
  400da6:	4601      	mov	r1, r0
  400da8:	4638      	mov	r0, r7
  400daa:	47a8      	blx	r5
  400dac:	4607      	mov	r7, r0
  400dae:	9808      	ldr	r0, [sp, #32]
  400db0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400db2:	47a0      	blx	r4
  400db4:	4601      	mov	r1, r0
  400db6:	4638      	mov	r0, r7
  400db8:	47a8      	blx	r5
  400dba:	9007      	str	r0, [sp, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
  400dbc:	f8d9 7000 	ldr.w	r7, [r9]
  400dc0:	f8d9 a000 	ldr.w	sl, [r9]
  400dc4:	9802      	ldr	r0, [sp, #8]
  400dc6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400dca:	47a0      	blx	r4
  400dcc:	4639      	mov	r1, r7
  400dce:	47a0      	blx	r4
  400dd0:	4607      	mov	r7, r0
  400dd2:	980d      	ldr	r0, [sp, #52]	; 0x34
  400dd4:	9900      	ldr	r1, [sp, #0]
  400dd6:	47a0      	blx	r4
  400dd8:	4601      	mov	r1, r0
  400dda:	4638      	mov	r0, r7
  400ddc:	47b0      	blx	r6
  400dde:	4607      	mov	r7, r0
  400de0:	9809      	ldr	r0, [sp, #36]	; 0x24
  400de2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  400de6:	47a0      	blx	r4
  400de8:	4651      	mov	r1, sl
  400dea:	47a0      	blx	r4
  400dec:	4601      	mov	r1, r0
  400dee:	4638      	mov	r0, r7
  400df0:	47a8      	blx	r5
  400df2:	4607      	mov	r7, r0
  400df4:	980e      	ldr	r0, [sp, #56]	; 0x38
  400df6:	9901      	ldr	r1, [sp, #4]
  400df8:	47a0      	blx	r4
  400dfa:	4601      	mov	r1, r0
  400dfc:	4638      	mov	r0, r7
  400dfe:	47b0      	blx	r6
  400e00:	4607      	mov	r7, r0
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
  400e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e04:	4618      	mov	r0, r3
  400e06:	4619      	mov	r1, r3
  400e08:	47a0      	blx	r4
  400e0a:	4682      	mov	sl, r0
  400e0c:	4640      	mov	r0, r8
  400e0e:	4641      	mov	r1, r8
  400e10:	47a0      	blx	r4
  400e12:	4601      	mov	r1, r0
  400e14:	4650      	mov	r0, sl
  400e16:	47a8      	blx	r5
  400e18:	4682      	mov	sl, r0
  400e1a:	f8dd 901c 	ldr.w	r9, [sp, #28]
  400e1e:	4648      	mov	r0, r9
  400e20:	4649      	mov	r1, r9
  400e22:	47a0      	blx	r4
  400e24:	4601      	mov	r1, r0
  400e26:	4650      	mov	r0, sl
  400e28:	47a8      	blx	r5
  400e2a:	4682      	mov	sl, r0
  400e2c:	4638      	mov	r0, r7
  400e2e:	4639      	mov	r1, r7
  400e30:	47a0      	blx	r4
  400e32:	4601      	mov	r1, r0
  400e34:	4650      	mov	r0, sl
  400e36:	47a8      	blx	r5
  400e38:	47d8      	blx	fp
  400e3a:	4682      	mov	sl, r0
		s1 *= recipNorm;
		s2 *= recipNorm;
		s3 *= recipNorm;

		// Apply feedback step
		qDot1 -= beta * s0;
  400e3c:	4b90      	ldr	r3, [pc, #576]	; (401080 <MadgwickAHRSupdateIMU+0x5f0>)
  400e3e:	681d      	ldr	r5, [r3, #0]
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
		s0 *= recipNorm;
  400e40:	980a      	ldr	r0, [sp, #40]	; 0x28
  400e42:	4651      	mov	r1, sl
  400e44:	47a0      	blx	r4
  400e46:	4601      	mov	r1, r0
		s1 *= recipNorm;
		s2 *= recipNorm;
		s3 *= recipNorm;

		// Apply feedback step
		qDot1 -= beta * s0;
  400e48:	4628      	mov	r0, r5
  400e4a:	47a0      	blx	r4
  400e4c:	4601      	mov	r1, r0
  400e4e:	9803      	ldr	r0, [sp, #12]
  400e50:	47b0      	blx	r6
  400e52:	9003      	str	r0, [sp, #12]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
		s0 *= recipNorm;
		s1 *= recipNorm;
  400e54:	4640      	mov	r0, r8
  400e56:	4651      	mov	r1, sl
  400e58:	47a0      	blx	r4
		s2 *= recipNorm;
		s3 *= recipNorm;

		// Apply feedback step
		qDot1 -= beta * s0;
		qDot2 -= beta * s1;
  400e5a:	4629      	mov	r1, r5
  400e5c:	47a0      	blx	r4
  400e5e:	4601      	mov	r1, r0
  400e60:	9804      	ldr	r0, [sp, #16]
  400e62:	47b0      	blx	r6
  400e64:	9004      	str	r0, [sp, #16]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
		s0 *= recipNorm;
		s1 *= recipNorm;
		s2 *= recipNorm;
  400e66:	4648      	mov	r0, r9
  400e68:	4651      	mov	r1, sl
  400e6a:	47a0      	blx	r4
		s3 *= recipNorm;

		// Apply feedback step
		qDot1 -= beta * s0;
		qDot2 -= beta * s1;
		qDot3 -= beta * s2;
  400e6c:	4629      	mov	r1, r5
  400e6e:	47a0      	blx	r4
  400e70:	4601      	mov	r1, r0
  400e72:	9805      	ldr	r0, [sp, #20]
  400e74:	47b0      	blx	r6
  400e76:	9005      	str	r0, [sp, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
		s0 *= recipNorm;
		s1 *= recipNorm;
		s2 *= recipNorm;
		s3 *= recipNorm;
  400e78:	4638      	mov	r0, r7
  400e7a:	4651      	mov	r1, sl
  400e7c:	47a0      	blx	r4

		// Apply feedback step
		qDot1 -= beta * s0;
		qDot2 -= beta * s1;
		qDot3 -= beta * s2;
		qDot4 -= beta * s3;
  400e7e:	4629      	mov	r1, r5
  400e80:	47a0      	blx	r4
  400e82:	4601      	mov	r1, r0
  400e84:	9806      	ldr	r0, [sp, #24]
  400e86:	47b0      	blx	r6
  400e88:	9006      	str	r0, [sp, #24]
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f* samplePeriod);
  400e8a:	f8df 9220 	ldr.w	r9, [pc, #544]	; 4010ac <MadgwickAHRSupdateIMU+0x61c>
  400e8e:	f8d9 6000 	ldr.w	r6, [r9]
  400e92:	4c7c      	ldr	r4, [pc, #496]	; (401084 <MadgwickAHRSupdateIMU+0x5f4>)
  400e94:	9803      	ldr	r0, [sp, #12]
  400e96:	9920      	ldr	r1, [sp, #128]	; 0x80
  400e98:	47a0      	blx	r4
  400e9a:	4d7b      	ldr	r5, [pc, #492]	; (401088 <MadgwickAHRSupdateIMU+0x5f8>)
  400e9c:	4631      	mov	r1, r6
  400e9e:	47a8      	blx	r5
  400ea0:	f8c9 0000 	str.w	r0, [r9]
	q1 += qDot2 * (1.0f * samplePeriod);
  400ea4:	4e79      	ldr	r6, [pc, #484]	; (40108c <MadgwickAHRSupdateIMU+0x5fc>)
  400ea6:	6837      	ldr	r7, [r6, #0]
  400ea8:	9804      	ldr	r0, [sp, #16]
  400eaa:	9920      	ldr	r1, [sp, #128]	; 0x80
  400eac:	47a0      	blx	r4
  400eae:	4639      	mov	r1, r7
  400eb0:	47a8      	blx	r5
  400eb2:	6030      	str	r0, [r6, #0]
	q2 += qDot3 * (1.0f * samplePeriod);
  400eb4:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 4010b0 <MadgwickAHRSupdateIMU+0x620>
  400eb8:	f8db 7000 	ldr.w	r7, [fp]
  400ebc:	9805      	ldr	r0, [sp, #20]
  400ebe:	9920      	ldr	r1, [sp, #128]	; 0x80
  400ec0:	47a0      	blx	r4
  400ec2:	4639      	mov	r1, r7
  400ec4:	47a8      	blx	r5
  400ec6:	f8cb 0000 	str.w	r0, [fp]
	q3 += qDot4 * (1.0f* samplePeriod);
  400eca:	4f71      	ldr	r7, [pc, #452]	; (401090 <MadgwickAHRSupdateIMU+0x600>)
  400ecc:	f8d7 8000 	ldr.w	r8, [r7]
  400ed0:	9806      	ldr	r0, [sp, #24]
  400ed2:	9920      	ldr	r1, [sp, #128]	; 0x80
  400ed4:	47a0      	blx	r4
  400ed6:	4641      	mov	r1, r8
  400ed8:	47a8      	blx	r5
  400eda:	6038      	str	r0, [r7, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
  400edc:	f8d9 0000 	ldr.w	r0, [r9]
  400ee0:	f8d9 1000 	ldr.w	r1, [r9]
  400ee4:	6833      	ldr	r3, [r6, #0]
  400ee6:	9300      	str	r3, [sp, #0]
  400ee8:	f8d6 a000 	ldr.w	sl, [r6]
  400eec:	f8db 8000 	ldr.w	r8, [fp]
  400ef0:	f8db 2000 	ldr.w	r2, [fp]
  400ef4:	9201      	str	r2, [sp, #4]
  400ef6:	f8d7 e000 	ldr.w	lr, [r7]
  400efa:	f8cd e008 	str.w	lr, [sp, #8]
  400efe:	f8d7 c000 	ldr.w	ip, [r7]
  400f02:	f8cd c00c 	str.w	ip, [sp, #12]
  400f06:	47a0      	blx	r4
  400f08:	9004      	str	r0, [sp, #16]
  400f0a:	9800      	ldr	r0, [sp, #0]
  400f0c:	4651      	mov	r1, sl
  400f0e:	47a0      	blx	r4
  400f10:	4601      	mov	r1, r0
  400f12:	9804      	ldr	r0, [sp, #16]
  400f14:	47a8      	blx	r5
  400f16:	4682      	mov	sl, r0
  400f18:	4640      	mov	r0, r8
  400f1a:	9901      	ldr	r1, [sp, #4]
  400f1c:	47a0      	blx	r4
  400f1e:	4601      	mov	r1, r0
  400f20:	4650      	mov	r0, sl
  400f22:	47a8      	blx	r5
  400f24:	4680      	mov	r8, r0
  400f26:	9802      	ldr	r0, [sp, #8]
  400f28:	9903      	ldr	r1, [sp, #12]
  400f2a:	47a0      	blx	r4
  400f2c:	4601      	mov	r1, r0
  400f2e:	4640      	mov	r0, r8
  400f30:	47a8      	blx	r5
  400f32:	4b58      	ldr	r3, [pc, #352]	; (401094 <MadgwickAHRSupdateIMU+0x604>)
  400f34:	4798      	blx	r3
  400f36:	4680      	mov	r8, r0
	q0 *= recipNorm;
  400f38:	f8d9 0000 	ldr.w	r0, [r9]
  400f3c:	4641      	mov	r1, r8
  400f3e:	47a0      	blx	r4
  400f40:	f8c9 0000 	str.w	r0, [r9]
	q1 *= recipNorm;
  400f44:	6830      	ldr	r0, [r6, #0]
  400f46:	4641      	mov	r1, r8
  400f48:	47a0      	blx	r4
  400f4a:	6030      	str	r0, [r6, #0]
	q2 *= recipNorm;
  400f4c:	f8db 0000 	ldr.w	r0, [fp]
  400f50:	4641      	mov	r1, r8
  400f52:	47a0      	blx	r4
  400f54:	f8cb 0000 	str.w	r0, [fp]
	q3 *= recipNorm;
  400f58:	6838      	ldr	r0, [r7, #0]
  400f5a:	4641      	mov	r1, r8
  400f5c:	47a0      	blx	r4
  400f5e:	6038      	str	r0, [r7, #0]
	
	   const float qwqw = q0 * q0; // calculate common terms to avoid repetition
  400f60:	f8d9 0000 	ldr.w	r0, [r9]
  400f64:	f8d9 1000 	ldr.w	r1, [r9]
	   Angle->roll = RADIANS_TO_DEGREES(atan2f(2.0f * (q2 * q3 - q0 * q1), 2.0f * (qwqw - 0.5f + q3 * q3)));
  400f68:	f8db 3000 	ldr.w	r3, [fp]
  400f6c:	9301      	str	r3, [sp, #4]
  400f6e:	f8d7 a000 	ldr.w	sl, [r7]
  400f72:	f8d9 2000 	ldr.w	r2, [r9]
  400f76:	9202      	str	r2, [sp, #8]
  400f78:	f8d6 8000 	ldr.w	r8, [r6]
	q0 *= recipNorm;
	q1 *= recipNorm;
	q2 *= recipNorm;
	q3 *= recipNorm;
	
	   const float qwqw = q0 * q0; // calculate common terms to avoid repetition
  400f7c:	47a0      	blx	r4
	   Angle->roll = RADIANS_TO_DEGREES(atan2f(2.0f * (q2 * q3 - q0 * q1), 2.0f * (qwqw - 0.5f + q3 * q3)));
  400f7e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400f82:	4b45      	ldr	r3, [pc, #276]	; (401098 <MadgwickAHRSupdateIMU+0x608>)
  400f84:	4798      	blx	r3
  400f86:	9000      	str	r0, [sp, #0]
  400f88:	6839      	ldr	r1, [r7, #0]
  400f8a:	9103      	str	r1, [sp, #12]
  400f8c:	f8d7 e000 	ldr.w	lr, [r7]
  400f90:	f8cd e010 	str.w	lr, [sp, #16]
  400f94:	9801      	ldr	r0, [sp, #4]
  400f96:	4651      	mov	r1, sl
  400f98:	47a0      	blx	r4
  400f9a:	4682      	mov	sl, r0
  400f9c:	9802      	ldr	r0, [sp, #8]
  400f9e:	4641      	mov	r1, r8
  400fa0:	47a0      	blx	r4
  400fa2:	4601      	mov	r1, r0
  400fa4:	4650      	mov	r0, sl
  400fa6:	4b3c      	ldr	r3, [pc, #240]	; (401098 <MadgwickAHRSupdateIMU+0x608>)
  400fa8:	4798      	blx	r3
  400faa:	4601      	mov	r1, r0
  400fac:	47a8      	blx	r5
  400fae:	4680      	mov	r8, r0
  400fb0:	9803      	ldr	r0, [sp, #12]
  400fb2:	9904      	ldr	r1, [sp, #16]
  400fb4:	47a0      	blx	r4
  400fb6:	4601      	mov	r1, r0
  400fb8:	9800      	ldr	r0, [sp, #0]
  400fba:	47a8      	blx	r5
  400fbc:	4601      	mov	r1, r0
  400fbe:	47a8      	blx	r5
  400fc0:	4601      	mov	r1, r0
  400fc2:	4640      	mov	r0, r8
  400fc4:	4b35      	ldr	r3, [pc, #212]	; (40109c <MadgwickAHRSupdateIMU+0x60c>)
  400fc6:	4798      	blx	r3
  400fc8:	4b35      	ldr	r3, [pc, #212]	; (4010a0 <MadgwickAHRSupdateIMU+0x610>)
  400fca:	4798      	blx	r3
  400fcc:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 4010b4 <MadgwickAHRSupdateIMU+0x624>
  400fd0:	a329      	add	r3, pc, #164	; (adr r3, 401078 <MadgwickAHRSupdateIMU+0x5e8>)
  400fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
  400fd6:	47d0      	blx	sl
  400fd8:	4b32      	ldr	r3, [pc, #200]	; (4010a4 <MadgwickAHRSupdateIMU+0x614>)
  400fda:	4798      	blx	r3
  400fdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  400fde:	6018      	str	r0, [r3, #0]
	   Angle->pitch = RADIANS_TO_DEGREES(-asinf(2.0f * (q1 * q3 + q1 * q2)));
  400fe0:	6830      	ldr	r0, [r6, #0]
  400fe2:	6839      	ldr	r1, [r7, #0]
  400fe4:	6833      	ldr	r3, [r6, #0]
  400fe6:	9301      	str	r3, [sp, #4]
  400fe8:	f8db 8000 	ldr.w	r8, [fp]
  400fec:	47a0      	blx	r4
  400fee:	9002      	str	r0, [sp, #8]
  400ff0:	9801      	ldr	r0, [sp, #4]
  400ff2:	4641      	mov	r1, r8
  400ff4:	47a0      	blx	r4
  400ff6:	4601      	mov	r1, r0
  400ff8:	9802      	ldr	r0, [sp, #8]
  400ffa:	47a8      	blx	r5
  400ffc:	4601      	mov	r1, r0
  400ffe:	47a8      	blx	r5
  401000:	4b29      	ldr	r3, [pc, #164]	; (4010a8 <MadgwickAHRSupdateIMU+0x618>)
  401002:	4798      	blx	r3
  401004:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401008:	4b25      	ldr	r3, [pc, #148]	; (4010a0 <MadgwickAHRSupdateIMU+0x610>)
  40100a:	4798      	blx	r3
  40100c:	a31a      	add	r3, pc, #104	; (adr r3, 401078 <MadgwickAHRSupdateIMU+0x5e8>)
  40100e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401012:	47d0      	blx	sl
  401014:	4b23      	ldr	r3, [pc, #140]	; (4010a4 <MadgwickAHRSupdateIMU+0x614>)
  401016:	4798      	blx	r3
  401018:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40101a:	6058      	str	r0, [r3, #4]
	   Angle->yaw = RADIANS_TO_DEGREES(atan2f(2.0f * (q1 * q2 - q0 * q3), 2.0f * (qwqw - 0.5f + q1 * q1)));
  40101c:	6830      	ldr	r0, [r6, #0]
  40101e:	f8db 1000 	ldr.w	r1, [fp]
  401022:	f8d9 8000 	ldr.w	r8, [r9]
  401026:	f8d7 b000 	ldr.w	fp, [r7]
  40102a:	6837      	ldr	r7, [r6, #0]
  40102c:	6836      	ldr	r6, [r6, #0]
  40102e:	47a0      	blx	r4
  401030:	4681      	mov	r9, r0
  401032:	4640      	mov	r0, r8
  401034:	4659      	mov	r1, fp
  401036:	47a0      	blx	r4
  401038:	4601      	mov	r1, r0
  40103a:	4648      	mov	r0, r9
  40103c:	4b16      	ldr	r3, [pc, #88]	; (401098 <MadgwickAHRSupdateIMU+0x608>)
  40103e:	4798      	blx	r3
  401040:	4601      	mov	r1, r0
  401042:	47a8      	blx	r5
  401044:	4680      	mov	r8, r0
  401046:	4638      	mov	r0, r7
  401048:	4631      	mov	r1, r6
  40104a:	47a0      	blx	r4
  40104c:	4601      	mov	r1, r0
  40104e:	9800      	ldr	r0, [sp, #0]
  401050:	47a8      	blx	r5
  401052:	4601      	mov	r1, r0
  401054:	47a8      	blx	r5
  401056:	4601      	mov	r1, r0
  401058:	4640      	mov	r0, r8
  40105a:	4b10      	ldr	r3, [pc, #64]	; (40109c <MadgwickAHRSupdateIMU+0x60c>)
  40105c:	4798      	blx	r3
  40105e:	4b10      	ldr	r3, [pc, #64]	; (4010a0 <MadgwickAHRSupdateIMU+0x610>)
  401060:	4798      	blx	r3
  401062:	a305      	add	r3, pc, #20	; (adr r3, 401078 <MadgwickAHRSupdateIMU+0x5e8>)
  401064:	e9d3 2300 	ldrd	r2, r3, [r3]
  401068:	47d0      	blx	sl
  40106a:	4b0e      	ldr	r3, [pc, #56]	; (4010a4 <MadgwickAHRSupdateIMU+0x614>)
  40106c:	4798      	blx	r3
  40106e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  401070:	6098      	str	r0, [r3, #8]
}
  401072:	b015      	add	sp, #84	; 0x54
  401074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401078:	1a63c1f8 	.word	0x1a63c1f8
  40107c:	404ca5dc 	.word	0x404ca5dc
  401080:	20000010 	.word	0x20000010
  401084:	004056b1 	.word	0x004056b1
  401088:	004054a1 	.word	0x004054a1
  40108c:	200008dc 	.word	0x200008dc
  401090:	200008e4 	.word	0x200008e4
  401094:	00400a71 	.word	0x00400a71
  401098:	0040549d 	.word	0x0040549d
  40109c:	00404459 	.word	0x00404459
  4010a0:	00404e99 	.word	0x00404e99
  4010a4:	004053f5 	.word	0x004053f5
  4010a8:	004043b9 	.word	0x004043b9
  4010ac:	2000000c 	.word	0x2000000c
  4010b0:	200008e0 	.word	0x200008e0
  4010b4:	00404f41 	.word	0x00404f41

004010b8 <RX_done_LR>:
extern tSX1276LR SX1276LR;


/****************************************************************************/
void RX_done_LR(RF_Queue *Semtech,short *crc)
{	
  4010b8:	b530      	push	{r4, r5, lr}
  4010ba:	b083      	sub	sp, #12
  4010bc:	9001      	str	r0, [sp, #4]
  4010be:	460d      	mov	r5, r1
	static short RxPacketSize = 0;
	static double RxPacketRssiValue;
	static uint8_t RFBuffer[RF_BUFFER_SIZE];
	
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4010c0:	2001      	movs	r0, #1
  4010c2:	4b4c      	ldr	r3, [pc, #304]	; (4011f4 <RX_done_LR+0x13c>)
  4010c4:	4798      	blx	r3
		
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR.RegIrqFlags );
  4010c6:	4c4c      	ldr	r4, [pc, #304]	; (4011f8 <RX_done_LR+0x140>)
  4010c8:	2012      	movs	r0, #18
  4010ca:	4621      	mov	r1, r4
  4010cc:	4b4b      	ldr	r3, [pc, #300]	; (4011fc <RX_done_LR+0x144>)
  4010ce:	4798      	blx	r3
	
	if( ( SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
  4010d0:	7823      	ldrb	r3, [r4, #0]
  4010d2:	f013 0f20 	tst.w	r3, #32
  4010d6:	d009      	beq.n	4010ec <RX_done_LR+0x34>
	{
		// Clear Irq
		 SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK  );
  4010d8:	2012      	movs	r0, #18
  4010da:	2120      	movs	r1, #32
  4010dc:	4b48      	ldr	r3, [pc, #288]	; (401200 <RX_done_LR+0x148>)
  4010de:	4798      	blx	r3
		gpio_set_pin_high(LED0);
  4010e0:	2057      	movs	r0, #87	; 0x57
  4010e2:	4b48      	ldr	r3, [pc, #288]	; (401204 <RX_done_LR+0x14c>)
  4010e4:	4798      	blx	r3
		//Semtech->State = RFLR_STATE_RX_INIT;
		*crc=CRC_FALSE;
  4010e6:	2364      	movs	r3, #100	; 0x64
  4010e8:	802b      	strh	r3, [r5, #0]
  4010ea:	e071      	b.n	4011d0 <RX_done_LR+0x118>
		//Semtech->Rssi=SX1276LoRaReadRssi();
				
	}
	else if ((SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_RXDONE ) == RFLR_IRQFLAGS_RXDONE)
  4010ec:	f013 0f40 	tst.w	r3, #64	; 0x40
  4010f0:	d06a      	beq.n	4011c8 <RX_done_LR+0x110>
	{
		*crc=CRC_OK;
  4010f2:	2363      	movs	r3, #99	; 0x63
  4010f4:	802b      	strh	r3, [r5, #0]
		SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_RXDONE_MASK );
  4010f6:	2012      	movs	r0, #18
  4010f8:	2140      	movs	r1, #64	; 0x40
  4010fa:	4b41      	ldr	r3, [pc, #260]	; (401200 <RX_done_LR+0x148>)
  4010fc:	4798      	blx	r3
		gpio_toggle_pin(LED0);
  4010fe:	2057      	movs	r0, #87	; 0x57
  401100:	4b41      	ldr	r3, [pc, #260]	; (401208 <RX_done_LR+0x150>)
  401102:	4798      	blx	r3
				
		RxPacketRssiValue=SX1276LoRaReadRssi();
  401104:	4b41      	ldr	r3, [pc, #260]	; (40120c <RX_done_LR+0x154>)
  401106:	4798      	blx	r3
  401108:	4b41      	ldr	r3, [pc, #260]	; (401210 <RX_done_LR+0x158>)
  40110a:	e9c3 0100 	strd	r0, r1, [r3]
		
		if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  40110e:	4b41      	ldr	r3, [pc, #260]	; (401214 <RX_done_LR+0x15c>)
  401110:	7a9b      	ldrb	r3, [r3, #10]
  401112:	b1eb      	cbz	r3, 401150 <RX_done_LR+0x98>
		{	
		
			SX1276LR.RegFifoAddrPtr =SX1276LR.RegFifoRxBaseAddr;;
  401114:	4b40      	ldr	r3, [pc, #256]	; (401218 <RX_done_LR+0x160>)
  401116:	7bd9      	ldrb	r1, [r3, #15]
  401118:	7359      	strb	r1, [r3, #13]
			SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  40111a:	200d      	movs	r0, #13
  40111c:	4b38      	ldr	r3, [pc, #224]	; (401200 <RX_done_LR+0x148>)
  40111e:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  401120:	4b3c      	ldr	r3, [pc, #240]	; (401214 <RX_done_LR+0x15c>)
  401122:	7a5b      	ldrb	r3, [r3, #9]
  401124:	b143      	cbz	r3, 401138 <RX_done_LR+0x80>
			{	
				RxPacketSize = SX1276LR.RegPayloadLength;
  401126:	4b3c      	ldr	r3, [pc, #240]	; (401218 <RX_done_LR+0x160>)
  401128:	f893 1022 	ldrb.w	r1, [r3, #34]	; 0x22
  40112c:	4b3b      	ldr	r3, [pc, #236]	; (40121c <RX_done_LR+0x164>)
  40112e:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength 
  401130:	483b      	ldr	r0, [pc, #236]	; (401220 <RX_done_LR+0x168>)
  401132:	4b3c      	ldr	r3, [pc, #240]	; (401224 <RX_done_LR+0x16c>)
  401134:	4798      	blx	r3
  401136:	e038      	b.n	4011aa <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );	//Nuber of recieved bytes
  401138:	4c3b      	ldr	r4, [pc, #236]	; (401228 <RX_done_LR+0x170>)
  40113a:	2013      	movs	r0, #19
  40113c:	4621      	mov	r1, r4
  40113e:	4b2f      	ldr	r3, [pc, #188]	; (4011fc <RX_done_LR+0x144>)
  401140:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  401142:	7821      	ldrb	r1, [r4, #0]
  401144:	4b35      	ldr	r3, [pc, #212]	; (40121c <RX_done_LR+0x164>)
  401146:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer, RxPacketSize); //
  401148:	4835      	ldr	r0, [pc, #212]	; (401220 <RX_done_LR+0x168>)
  40114a:	4b36      	ldr	r3, [pc, #216]	; (401224 <RX_done_LR+0x16c>)
  40114c:	4798      	blx	r3
  40114e:	e02c      	b.n	4011aa <RX_done_LR+0xf2>
			}
		}
		else // Rx continuous mode
		{	
			SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR.RegFifoRxCurrentAddr );
  401150:	2010      	movs	r0, #16
  401152:	4936      	ldr	r1, [pc, #216]	; (40122c <RX_done_LR+0x174>)
  401154:	4b29      	ldr	r3, [pc, #164]	; (4011fc <RX_done_LR+0x144>)
  401156:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  401158:	4b2e      	ldr	r3, [pc, #184]	; (401214 <RX_done_LR+0x15c>)
  40115a:	7a5b      	ldrb	r3, [r3, #9]
  40115c:	b18b      	cbz	r3, 401182 <RX_done_LR+0xca>
			{
				RxPacketSize = SX1276LR.RegPayloadLength;
  40115e:	4c2e      	ldr	r4, [pc, #184]	; (401218 <RX_done_LR+0x160>)
  401160:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  401164:	4b2d      	ldr	r3, [pc, #180]	; (40121c <RX_done_LR+0x164>)
  401166:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegPayloadLength;
  401168:	7c23      	ldrb	r3, [r4, #16]
  40116a:	1a59      	subs	r1, r3, r1
  40116c:	b2c9      	uxtb	r1, r1
  40116e:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  401170:	200d      	movs	r0, #13
  401172:	4b23      	ldr	r3, [pc, #140]	; (401200 <RX_done_LR+0x148>)
  401174:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegPayloadLength );
  401176:	482a      	ldr	r0, [pc, #168]	; (401220 <RX_done_LR+0x168>)
  401178:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  40117c:	4b29      	ldr	r3, [pc, #164]	; (401224 <RX_done_LR+0x16c>)
  40117e:	4798      	blx	r3
  401180:	e013      	b.n	4011aa <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );
  401182:	4c29      	ldr	r4, [pc, #164]	; (401228 <RX_done_LR+0x170>)
  401184:	2013      	movs	r0, #19
  401186:	4621      	mov	r1, r4
  401188:	4b1c      	ldr	r3, [pc, #112]	; (4011fc <RX_done_LR+0x144>)
  40118a:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  40118c:	f814 1913 	ldrb.w	r1, [r4], #-19
  401190:	4b22      	ldr	r3, [pc, #136]	; (40121c <RX_done_LR+0x164>)
  401192:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegNbRxBytes;
  401194:	7c23      	ldrb	r3, [r4, #16]
  401196:	1a59      	subs	r1, r3, r1
  401198:	b2c9      	uxtb	r1, r1
  40119a:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  40119c:	200d      	movs	r0, #13
  40119e:	4b18      	ldr	r3, [pc, #96]	; (401200 <RX_done_LR+0x148>)
  4011a0:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegNbRxBytes );
  4011a2:	481f      	ldr	r0, [pc, #124]	; (401220 <RX_done_LR+0x168>)
  4011a4:	7ce1      	ldrb	r1, [r4, #19]
  4011a6:	4b1f      	ldr	r3, [pc, #124]	; (401224 <RX_done_LR+0x16c>)
  4011a8:	4798      	blx	r3
			}
		}
	
	
		RFBuffer[RxPacketSize+1]=0;
  4011aa:	4b1c      	ldr	r3, [pc, #112]	; (40121c <RX_done_LR+0x164>)
  4011ac:	f9b3 3000 	ldrsh.w	r3, [r3]
  4011b0:	4a1b      	ldr	r2, [pc, #108]	; (401220 <RX_done_LR+0x168>)
  4011b2:	4413      	add	r3, r2
  4011b4:	2200      	movs	r2, #0
  4011b6:	705a      	strb	r2, [r3, #1]
		
		Semtech->Rssi=RxPacketRssiValue;
  4011b8:	9c01      	ldr	r4, [sp, #4]
  4011ba:	4b15      	ldr	r3, [pc, #84]	; (401210 <RX_done_LR+0x158>)
  4011bc:	e9d3 0100 	ldrd	r0, r1, [r3]
  4011c0:	4b1b      	ldr	r3, [pc, #108]	; (401230 <RX_done_LR+0x178>)
  4011c2:	4798      	blx	r3
  4011c4:	8020      	strh	r0, [r4, #0]
  4011c6:	e003      	b.n	4011d0 <RX_done_LR+0x118>
		
	
	//Clear all irqs in SEMTECH
	}else
	{
		SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  4011c8:	2012      	movs	r0, #18
  4011ca:	21ff      	movs	r1, #255	; 0xff
  4011cc:	4b0c      	ldr	r3, [pc, #48]	; (401200 <RX_done_LR+0x148>)
  4011ce:	4798      	blx	r3
// 	for (char i=0;i<100;i++)
// 	{
// 		Semtech->Buffer[i]=(char)RFBuffer[i];
// 	}
	
	Semtech->Stat.Data_State=RFLR_STATE_RX_INIT;
  4011d0:	a902      	add	r1, sp, #8
  4011d2:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  4011d6:	2201      	movs	r2, #1
  4011d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	Semtech->Stat.Cmd=STAY_IN_STATE;
  4011dc:	22cb      	movs	r2, #203	; 0xcb
  4011de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	if(xQueueSend(Queue_RF_Task,&Semtech,5000)!=pdPASS)
  4011e2:	4b14      	ldr	r3, [pc, #80]	; (401234 <RX_done_LR+0x17c>)
  4011e4:	6818      	ldr	r0, [r3, #0]
  4011e6:	f241 3288 	movw	r2, #5000	; 0x1388
  4011ea:	2300      	movs	r3, #0
  4011ec:	4c12      	ldr	r4, [pc, #72]	; (401238 <RX_done_LR+0x180>)
  4011ee:	47a0      	blx	r4
	}
	
//	NVIC_EnableIRQ(GPS_IRQ);
	
	
}
  4011f0:	b003      	add	sp, #12
  4011f2:	bd30      	pop	{r4, r5, pc}
  4011f4:	00401a0d 	.word	0x00401a0d
  4011f8:	2000ab5e 	.word	0x2000ab5e
  4011fc:	00401901 	.word	0x00401901
  401200:	0040189d 	.word	0x0040189d
  401204:	004039bd 	.word	0x004039bd
  401208:	004039d5 	.word	0x004039d5
  40120c:	00401b61 	.word	0x00401b61
  401210:	200008e8 	.word	0x200008e8
  401214:	20000018 	.word	0x20000018
  401218:	2000ab4c 	.word	0x2000ab4c
  40121c:	200008f0 	.word	0x200008f0
  401220:	200008f4 	.word	0x200008f4
  401224:	00401925 	.word	0x00401925
  401228:	2000ab5f 	.word	0x2000ab5f
  40122c:	2000ab5c 	.word	0x2000ab5c
  401230:	00405365 	.word	0x00405365
  401234:	2000abd4 	.word	0x2000abd4
  401238:	004026f5 	.word	0x004026f5

0040123c <Start_RX_LR>:
/************************************************************************/

void Start_RX_LR(void)
{	
  40123c:	b570      	push	{r4, r5, r6, lr}
	
	//static uint8_t RFBuffer[RF_BUFFER_SIZE];
	//RF_STAT Semtech;
	
	/* Clear all Flags IRQ */
	SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  40123e:	2012      	movs	r0, #18
  401240:	21ff      	movs	r1, #255	; 0xff
  401242:	4e16      	ldr	r6, [pc, #88]	; (40129c <Start_RX_LR+0x60>)
  401244:	47b0      	blx	r6


	SX1276LR.RegIrqFlagsMask = 	
  401246:	4c16      	ldr	r4, [pc, #88]	; (4012a0 <Start_RX_LR+0x64>)
  401248:	219f      	movs	r1, #159	; 0x9f
  40124a:	7461      	strb	r1, [r4, #17]
	RFLR_IRQFLAGS_TXDONE |
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	RFLR_IRQFLAGS_CADDETECTED;
	 
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  40124c:	2011      	movs	r0, #17
  40124e:	47b0      	blx	r6

	SX1276LR.RegHopPeriod = 0;	//Datasheet says 0 ... nebo stara verze 255?
  401250:	2500      	movs	r5, #0
  401252:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );
  401256:	2024      	movs	r0, #36	; 0x24
  401258:	4629      	mov	r1, r5
  40125a:	47b0      	blx	r6
	 								// RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00;// | 
  40125c:	f884 503f 	strb.w	r5, [r4, #63]	; 0x3f
								//RFLR_DIOMAPPING1_DIO1_00;// | 	//RXTimeout
								// RFLR_DIOMAPPING1_DIO2_00 | 
								// RFLR_DIOMAPPING1_DIO3_10; //CRC error
								// CadDetected               ModeReady
	SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  401260:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  401264:	2040      	movs	r0, #64	; 0x40
  401266:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  40126a:	2202      	movs	r2, #2
  40126c:	4b0d      	ldr	r3, [pc, #52]	; (4012a4 <Start_RX_LR+0x68>)
  40126e:	4798      	blx	r3

// 	 // see errata note
 	//SX1276Write( 0x2F, 0x14 );
	SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  401270:	4d0d      	ldr	r5, [pc, #52]	; (4012a8 <Start_RX_LR+0x6c>)
  401272:	7e28      	ldrb	r0, [r5, #24]
  401274:	4621      	mov	r1, r4
  401276:	4b0d      	ldr	r3, [pc, #52]	; (4012ac <Start_RX_LR+0x70>)
  401278:	4798      	blx	r3
	 
	 if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  40127a:	7aab      	ldrb	r3, [r5, #10]
  40127c:	b11b      	cbz	r3, 401286 <Start_RX_LR+0x4a>
	 {
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
  40127e:	2006      	movs	r0, #6
  401280:	4b0b      	ldr	r3, [pc, #44]	; (4012b0 <Start_RX_LR+0x74>)
  401282:	4798      	blx	r3
  401284:	bd70      	pop	{r4, r5, r6, pc}
	 }
	 else // Rx continuous mode
	 {
		 SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxBaseAddr;
  401286:	4b06      	ldr	r3, [pc, #24]	; (4012a0 <Start_RX_LR+0x64>)
  401288:	7bd9      	ldrb	r1, [r3, #15]
  40128a:	7359      	strb	r1, [r3, #13]
		 SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  40128c:	200d      	movs	r0, #13
  40128e:	4b03      	ldr	r3, [pc, #12]	; (40129c <Start_RX_LR+0x60>)
  401290:	4798      	blx	r3
		 
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
  401292:	2005      	movs	r0, #5
  401294:	4b06      	ldr	r3, [pc, #24]	; (4012b0 <Start_RX_LR+0x74>)
  401296:	4798      	blx	r3
  401298:	bd70      	pop	{r4, r5, r6, pc}
  40129a:	bf00      	nop
  40129c:	0040189d 	.word	0x0040189d
  4012a0:	2000ab4c 	.word	0x2000ab4c
  4012a4:	00401855 	.word	0x00401855
  4012a8:	20000018 	.word	0x20000018
  4012ac:	004017bd 	.word	0x004017bd
  4012b0:	00401a0d 	.word	0x00401a0d

004012b4 <Send_data_LR>:
		
}

/************************************************************************/
void Send_data_LR(uint8_t *data,uint8_t Length)
{
  4012b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4012b8:	4681      	mov	r9, r0
  4012ba:	460f      	mov	r7, r1
	//uint8_t Temp=0;
//	uint16_t Timeout=2600;	// u kzadeho oboju musi byt jinak ?!?!?
				
	// see errata note
	//SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4012bc:	2001      	movs	r0, #1
  4012be:	f8df 806c 	ldr.w	r8, [pc, #108]	; 40132c <Send_data_LR+0x78>
  4012c2:	47c0      	blx	r8
	
// 	SX1276Read(REG_LR_IRQFLAGSMASK,&Temp);
 //	SX1276Write( REG_LR_IRQFLAGS, 0xFF  );
	
	SX1276LR.RegIrqFlagsMask =
  4012c4:	4c15      	ldr	r4, [pc, #84]	; (40131c <Send_data_LR+0x68>)
  4012c6:	23f7      	movs	r3, #247	; 0xf7
  4012c8:	7463      	strb	r3, [r4, #17]
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL
	|RFLR_IRQFLAGS_CADDETECTED
	;
	
	SX1276LR.RegHopPeriod = 0;
  4012ca:	2500      	movs	r5, #0
  4012cc:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	
	SX1276Write(REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );	//0x1C
  4012d0:	2024      	movs	r0, #36	; 0x24
  4012d2:	4629      	mov	r1, r5
  4012d4:	4e12      	ldr	r6, [pc, #72]	; (401320 <Send_data_LR+0x6c>)
  4012d6:	47b0      	blx	r6
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  4012d8:	2011      	movs	r0, #17
  4012da:	7c61      	ldrb	r1, [r4, #17]
  4012dc:	47b0      	blx	r6

	// Initializes the payload size
	SX1276LR.RegPayloadLength = Length;
  4012de:	f884 7022 	strb.w	r7, [r4, #34]	; 0x22
	SX1276Write(REG_LR_PAYLOADLENGTH, SX1276LR.RegPayloadLength );	//0x17
  4012e2:	2022      	movs	r0, #34	; 0x22
  4012e4:	4639      	mov	r1, r7
  4012e6:	47b0      	blx	r6
	
	SX1276LR.RegFifoTxBaseAddr = 0x00; // Full buffer used for Tx
  4012e8:	73a5      	strb	r5, [r4, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR.RegFifoTxBaseAddr );
  4012ea:	200e      	movs	r0, #14
  4012ec:	4629      	mov	r1, r5
  4012ee:	47b0      	blx	r6

	SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoTxBaseAddr;
  4012f0:	7ba1      	ldrb	r1, [r4, #14]
  4012f2:	7361      	strb	r1, [r4, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4012f4:	200d      	movs	r0, #13
  4012f6:	47b0      	blx	r6
	
	// Write payload buffer to LORA modem
	SX1276WriteFifo(data,Length);
  4012f8:	4648      	mov	r0, r9
  4012fa:	4639      	mov	r1, r7
  4012fc:	4b09      	ldr	r3, [pc, #36]	; (401324 <Send_data_LR+0x70>)
  4012fe:	4798      	blx	r3
	
	///TX done						//CAD DONE							//Detected CAD
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01;// | RFLR_DIOMAPPING1_DIO0_10 |RFLR_DIOMAPPING1_DIO1_10 ;//| RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
  401300:	2040      	movs	r0, #64	; 0x40
  401302:	f884 003f 	strb.w	r0, [r4, #63]	; 0x3f
	// PllLock              Mode Ready
	SX1276LR.RegDioMapping2 = 0;//RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
  401306:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  40130a:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  40130e:	2202      	movs	r2, #2
  401310:	4b05      	ldr	r3, [pc, #20]	; (401328 <Send_data_LR+0x74>)
  401312:	4798      	blx	r3

	
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
  401314:	2003      	movs	r0, #3
  401316:	47c0      	blx	r8
  401318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40131c:	2000ab4c 	.word	0x2000ab4c
  401320:	0040189d 	.word	0x0040189d
  401324:	00401911 	.word	0x00401911
  401328:	00401855 	.word	0x00401855
  40132c:	00401a0d 	.word	0x00401a0d

00401330 <Rf_mode>:
		}
	
}

void Rf_mode(RF_Queue *Sem_in)
{	
  401330:	b530      	push	{r4, r5, lr}
  401332:	b09d      	sub	sp, #116	; 0x74
	RF_Queue Semtech;
	short Valid_packet=0;
  401334:	2300      	movs	r3, #0
  401336:	f8ad 3002 	strh.w	r3, [sp, #2]
	static uint8_t TX_READY=1;

	switch (Sem_in->Stat.Data_State)
  40133a:	f9b0 306a 	ldrsh.w	r3, [r0, #106]	; 0x6a
  40133e:	3b01      	subs	r3, #1
  401340:	2b0a      	cmp	r3, #10
  401342:	d873      	bhi.n	40142c <Rf_mode+0xfc>
  401344:	e8df f003 	tbb	[pc, r3]
  401348:	4a187215 	.word	0x4a187215
  40134c:	722c6572 	.word	0x722c6572
  401350:	3b72      	.short	0x3b72
  401352:	06          	.byte	0x06
  401353:	00          	.byte	0x00
			

			break;
		
		case RFLR_STATE_ERROR:
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401354:	2301      	movs	r3, #1
  401356:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			Semtech.Stat.Cmd=STAY_IN_STATE;			
  40135a:	23cb      	movs	r3, #203	; 0xcb
  40135c:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			xQueueSend(Queue_RF_Task,&Semtech,3000);
  401360:	4b33      	ldr	r3, [pc, #204]	; (401430 <Rf_mode+0x100>)
  401362:	6818      	ldr	r0, [r3, #0]
  401364:	a901      	add	r1, sp, #4
  401366:	f640 32b8 	movw	r2, #3000	; 0xbb8
  40136a:	2300      	movs	r3, #0
  40136c:	4c31      	ldr	r4, [pc, #196]	; (401434 <Rf_mode+0x104>)
  40136e:	47a0      	blx	r4
		
			break;
  401370:	e05c      	b.n	40142c <Rf_mode+0xfc>
		
		case RFLR_STATE_RX_INIT:
			#ifdef LORA
				Start_RX_LR();
  401372:	4b31      	ldr	r3, [pc, #196]	; (401438 <Rf_mode+0x108>)
  401374:	4798      	blx	r3
				
			#else
				Start_RX_FSK();
			#endif
			
			break;
  401376:	e059      	b.n	40142c <Rf_mode+0xfc>
			break;
		
		case RFLR_STATE_RX_DONE:
			
			#ifdef LORA
					RX_done_LR(&Semtech,&Valid_packet);
  401378:	a801      	add	r0, sp, #4
  40137a:	f10d 0102 	add.w	r1, sp, #2
  40137e:	4b2f      	ldr	r3, [pc, #188]	; (40143c <Rf_mode+0x10c>)
  401380:	4798      	blx	r3
			if (Valid_packet==CRC_OK)
			{
											
			}
		
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401382:	2301      	movs	r3, #1
  401384:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  401388:	23cb      	movs	r3, #203	; 0xcb
  40138a:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  40138e:	4b28      	ldr	r3, [pc, #160]	; (401430 <Rf_mode+0x100>)
  401390:	6818      	ldr	r0, [r3, #0]
  401392:	a901      	add	r1, sp, #4
  401394:	f242 7210 	movw	r2, #10000	; 0x2710
  401398:	2300      	movs	r3, #0
  40139a:	4c26      	ldr	r4, [pc, #152]	; (401434 <Rf_mode+0x104>)
  40139c:	47a0      	blx	r4
  40139e:	e045      	b.n	40142c <Rf_mode+0xfc>
		
			break;
		
		case RFLR_STATE_RX_TIMEOUT:
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  4013a0:	23cb      	movs	r3, #203	; 0xcb
  4013a2:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  4013a6:	2301      	movs	r3, #1
  4013a8:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  4013ac:	4b20      	ldr	r3, [pc, #128]	; (401430 <Rf_mode+0x100>)
  4013ae:	6818      	ldr	r0, [r3, #0]
  4013b0:	a901      	add	r1, sp, #4
  4013b2:	f242 7210 	movw	r2, #10000	; 0x2710
  4013b6:	2300      	movs	r3, #0
  4013b8:	4c1e      	ldr	r4, [pc, #120]	; (401434 <Rf_mode+0x104>)
  4013ba:	47a0      	blx	r4
			{
				
			}
			
			break;
  4013bc:	e036      	b.n	40142c <Rf_mode+0xfc>
		
		case RFLR_STATE_CRC_ERROR:	//nepouito
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  4013be:	23cb      	movs	r3, #203	; 0xcb
  4013c0:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  4013c4:	2301      	movs	r3, #1
  4013c6:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  4013ca:	4b19      	ldr	r3, [pc, #100]	; (401430 <Rf_mode+0x100>)
  4013cc:	6818      	ldr	r0, [r3, #0]
  4013ce:	a901      	add	r1, sp, #4
  4013d0:	f242 7210 	movw	r2, #10000	; 0x2710
  4013d4:	2300      	movs	r3, #0
  4013d6:	4c17      	ldr	r4, [pc, #92]	; (401434 <Rf_mode+0x104>)
  4013d8:	47a0      	blx	r4
			{
				
			}
			break;
  4013da:	e027      	b.n	40142c <Rf_mode+0xfc>
		
		case RFLR_STATE_TX_INIT:
			
			if (TX_READY==1)
  4013dc:	4b18      	ldr	r3, [pc, #96]	; (401440 <Rf_mode+0x110>)
  4013de:	781b      	ldrb	r3, [r3, #0]
  4013e0:	2b01      	cmp	r3, #1
  4013e2:	d123      	bne.n	40142c <Rf_mode+0xfc>
			{
				TX_READY=0;
  4013e4:	2400      	movs	r4, #0
  4013e6:	4b16      	ldr	r3, [pc, #88]	; (401440 <Rf_mode+0x110>)
  4013e8:	701c      	strb	r4, [r3, #0]
				#if (LORA==1)
				Send_data_LR(Sem_in->Buffer,LoRaSettings.PayloadLength);
  4013ea:	3002      	adds	r0, #2
  4013ec:	4b15      	ldr	r3, [pc, #84]	; (401444 <Rf_mode+0x114>)
  4013ee:	7e19      	ldrb	r1, [r3, #24]
  4013f0:	4b15      	ldr	r3, [pc, #84]	; (401448 <Rf_mode+0x118>)
  4013f2:	4798      	blx	r3
				#else
				#error "NO LORA or FSK Defined"
				
				#endif
				
				Semtech.Stat.Cmd=STAY_IN_STATE;
  4013f4:	23cb      	movs	r3, #203	; 0xcb
  4013f6:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
				Semtech.Stat.Data_State=RFLR_STATE_TX_RUNNING;
  4013fa:	2305      	movs	r3, #5
  4013fc:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
				if(xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY)!=pdPASS)
  401400:	4b0b      	ldr	r3, [pc, #44]	; (401430 <Rf_mode+0x100>)
  401402:	6818      	ldr	r0, [r3, #0]
  401404:	a901      	add	r1, sp, #4
  401406:	f04f 32ff 	mov.w	r2, #4294967295
  40140a:	4623      	mov	r3, r4
  40140c:	4c09      	ldr	r4, [pc, #36]	; (401434 <Rf_mode+0x104>)
  40140e:	47a0      	blx	r4
  401410:	e00c      	b.n	40142c <Rf_mode+0xfc>
		
			break;
		
		case RFLR_STATE_TX_DONE:
			
			TX_READY=1;
  401412:	2501      	movs	r5, #1
  401414:	4b0a      	ldr	r3, [pc, #40]	; (401440 <Rf_mode+0x110>)
  401416:	701d      	strb	r5, [r3, #0]
			
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );	
  401418:	2012      	movs	r0, #18
  40141a:	2108      	movs	r1, #8
  40141c:	4c0b      	ldr	r4, [pc, #44]	; (40144c <Rf_mode+0x11c>)
  40141e:	47a0      	blx	r4
			// optimize the power consumption by switching off the transmitter as soon as the packet has been sent
			SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY);
  401420:	4628      	mov	r0, r5
  401422:	4b0b      	ldr	r3, [pc, #44]	; (401450 <Rf_mode+0x120>)
  401424:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
  401426:	2012      	movs	r0, #18
  401428:	2108      	movs	r1, #8
  40142a:	47a0      	blx	r4
		
		
		default:
			break;
	}
}
  40142c:	b01d      	add	sp, #116	; 0x74
  40142e:	bd30      	pop	{r4, r5, pc}
  401430:	2000abd4 	.word	0x2000abd4
  401434:	004026f5 	.word	0x004026f5
  401438:	0040123d 	.word	0x0040123d
  40143c:	004010b9 	.word	0x004010b9
  401440:	20000014 	.word	0x20000014
  401444:	20000018 	.word	0x20000018
  401448:	004012b5 	.word	0x004012b5
  40144c:	0040189d 	.word	0x0040189d
  401450:	00401a0d 	.word	0x00401a0d

00401454 <RF_Task>:

/**************************************************************************/
void RF_Task(void *pvParameters)
{
  401454:	b570      	push	{r4, r5, r6, lr}
  401456:	b09c      	sub	sp, #112	; 0x70
//  	xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY);
 	
// 	portTickType LastWakeTime;
// 	LastWakeTime=xTaskGetTickCount();
	 
	taskENTER_CRITICAL();
  401458:	4b21      	ldr	r3, [pc, #132]	; (4014e0 <RF_Task+0x8c>)
  40145a:	4798      	blx	r3
	SX1276Init();
  40145c:	4b21      	ldr	r3, [pc, #132]	; (4014e4 <RF_Task+0x90>)
  40145e:	4798      	blx	r3
 	delay_ms(1);
  401460:	f242 107c 	movw	r0, #8572	; 0x217c
  401464:	4b20      	ldr	r3, [pc, #128]	; (4014e8 <RF_Task+0x94>)
  401466:	4798      	blx	r3
	taskEXIT_CRITICAL();
  401468:	4b20      	ldr	r3, [pc, #128]	; (4014ec <RF_Task+0x98>)
  40146a:	4798      	blx	r3
	
	eic_setup();		
  40146c:	4b20      	ldr	r3, [pc, #128]	; (4014f0 <RF_Task+0x9c>)
  40146e:	4798      	blx	r3
// 	vSemaphoreCreateBinary(Lights_RF_Busy);
// 	xSemaphoreTake(Lights_RF_Busy,0);
	cpu_irq_enable();
  401470:	2201      	movs	r2, #1
  401472:	4b20      	ldr	r3, [pc, #128]	; (4014f4 <RF_Task+0xa0>)
  401474:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401476:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40147a:	b662      	cpsie	i
	
	for (;;)
	{	
	
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  40147c:	4d1e      	ldr	r5, [pc, #120]	; (4014f8 <RF_Task+0xa4>)
  40147e:	4c1f      	ldr	r4, [pc, #124]	; (4014fc <RF_Task+0xa8>)
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
			{
				Rf_mode(&Semtech);
  401480:	4e1f      	ldr	r6, [pc, #124]	; (401500 <RF_Task+0xac>)
	cpu_irq_enable();
	
	for (;;)
	{	
	
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  401482:	6828      	ldr	r0, [r5, #0]
  401484:	a901      	add	r1, sp, #4
  401486:	f04f 32ff 	mov.w	r2, #4294967295
  40148a:	2300      	movs	r3, #0
  40148c:	47a0      	blx	r4
  40148e:	2801      	cmp	r0, #1
  401490:	d1f7      	bne.n	401482 <RF_Task+0x2e>
		{
								
			if (Semtech.Stat.Cmd==CHANGE_STATE)
  401492:	f8bd 306c 	ldrh.w	r3, [sp, #108]	; 0x6c
  401496:	b21a      	sxth	r2, r3
  401498:	2aca      	cmp	r2, #202	; 0xca
  40149a:	d11a      	bne.n	4014d2 <RF_Task+0x7e>
			{
				if (Semtech.Stat.Data_State==STATE_OFF)
  40149c:	f8bd 306e 	ldrh.w	r3, [sp, #110]	; 0x6e
  4014a0:	b21a      	sxth	r2, r3
  4014a2:	2ac9      	cmp	r2, #201	; 0xc9
  4014a4:	d107      	bne.n	4014b6 <RF_Task+0x62>
				{
					SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  4014a6:	2012      	movs	r0, #18
  4014a8:	21ff      	movs	r1, #255	; 0xff
  4014aa:	4b16      	ldr	r3, [pc, #88]	; (401504 <RF_Task+0xb0>)
  4014ac:	4798      	blx	r3
					SX1276LoRaSetOpMode(RFLR_OPMODE_SLEEP);
  4014ae:	2000      	movs	r0, #0
  4014b0:	4b15      	ldr	r3, [pc, #84]	; (401508 <RF_Task+0xb4>)
  4014b2:	4798      	blx	r3
  4014b4:	e7e5      	b.n	401482 <RF_Task+0x2e>
// 					Manage_data.Task=RF_i;
// 					Manage_data.State_RDY=RDY_TO_SLEEP;
// 					xQueueSend(Queue_Manage,&Manage_data,portMAX_DELAY);
					//xSemaphoreGive(Lights_Distance);
				}
				else if(Semtech.Stat.Data_State==STATE_ON)
  4014b6:	b21b      	sxth	r3, r3
  4014b8:	2bc8      	cmp	r3, #200	; 0xc8
  4014ba:	d1e2      	bne.n	401482 <RF_Task+0x2e>
				{
					taskENTER_CRITICAL();
  4014bc:	4b08      	ldr	r3, [pc, #32]	; (4014e0 <RF_Task+0x8c>)
  4014be:	4798      	blx	r3
					SX1276Init();
  4014c0:	4b08      	ldr	r3, [pc, #32]	; (4014e4 <RF_Task+0x90>)
  4014c2:	4798      	blx	r3
					delay_ms(1);
  4014c4:	f242 107c 	movw	r0, #8572	; 0x217c
  4014c8:	4b07      	ldr	r3, [pc, #28]	; (4014e8 <RF_Task+0x94>)
  4014ca:	4798      	blx	r3
					taskEXIT_CRITICAL();
  4014cc:	4b07      	ldr	r3, [pc, #28]	; (4014ec <RF_Task+0x98>)
  4014ce:	4798      	blx	r3
  4014d0:	e7d7      	b.n	401482 <RF_Task+0x2e>
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
  4014d2:	b21b      	sxth	r3, r3
  4014d4:	2bcb      	cmp	r3, #203	; 0xcb
  4014d6:	d1d4      	bne.n	401482 <RF_Task+0x2e>
			{
				Rf_mode(&Semtech);
  4014d8:	a801      	add	r0, sp, #4
  4014da:	47b0      	blx	r6
  4014dc:	e7d1      	b.n	401482 <RF_Task+0x2e>
  4014de:	bf00      	nop
  4014e0:	004022bd 	.word	0x004022bd
  4014e4:	00401c25 	.word	0x00401c25
  4014e8:	20000001 	.word	0x20000001
  4014ec:	004022dd 	.word	0x004022dd
  4014f0:	00400a0d 	.word	0x00400a0d
  4014f4:	20000040 	.word	0x20000040
  4014f8:	2000abd4 	.word	0x2000abd4
  4014fc:	004028a5 	.word	0x004028a5
  401500:	00401331 	.word	0x00401331
  401504:	0040189d 	.word	0x0040189d
  401508:	00401a0d 	.word	0x00401a0d

0040150c <SX1276LoRaSetRFPower>:
	SX1276LR->RegPaDac&=0x4;	//0x7 pro 20dBm
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );	//PA +20dBm
}

void SX1276LoRaSetRFPower( int8_t power,tSX1276LR *SX1276LR  )
{
  40150c:	b570      	push	{r4, r5, r6, lr}
  40150e:	4604      	mov	r4, r0
  401510:	460d      	mov	r5, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401512:	2009      	movs	r0, #9
  401514:	4401      	add	r1, r0
  401516:	4e22      	ldr	r6, [pc, #136]	; (4015a0 <SX1276LoRaSetRFPower+0x94>)
  401518:	47b0      	blx	r6
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  40151a:	204d      	movs	r0, #77	; 0x4d
  40151c:	f105 014c 	add.w	r1, r5, #76	; 0x4c
  401520:	47b0      	blx	r6
	
	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  401522:	7a6a      	ldrb	r2, [r5, #9]
  401524:	f012 0f80 	tst.w	r2, #128	; 0x80
  401528:	d025      	beq.n	401576 <SX1276LoRaSetRFPower+0x6a>
	{
		if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
  40152a:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
  40152e:	f003 0387 	and.w	r3, r3, #135	; 0x87
  401532:	2b87      	cmp	r3, #135	; 0x87
  401534:	d10f      	bne.n	401556 <SX1276LoRaSetRFPower+0x4a>
		{
			if( power < 5 )
			{
				power = 5;
  401536:	2c05      	cmp	r4, #5
  401538:	bfb8      	it	lt
  40153a:	2405      	movlt	r4, #5
  40153c:	2c14      	cmp	r4, #20
  40153e:	bfa8      	it	ge
  401540:	2414      	movge	r4, #20
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  401542:	3c05      	subs	r4, #5
  401544:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401548:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  40154c:	f022 020f 	bic.w	r2, r2, #15
  401550:	4314      	orrs	r4, r2
  401552:	726c      	strb	r4, [r5, #9]
  401554:	e01e      	b.n	401594 <SX1276LoRaSetRFPower+0x88>
		}
		else
		{
			if( power < 2 )
			{
				power = 2;
  401556:	2c02      	cmp	r4, #2
  401558:	bfb8      	it	lt
  40155a:	2402      	movlt	r4, #2
  40155c:	2c11      	cmp	r4, #17
  40155e:	bfa8      	it	ge
  401560:	2411      	movge	r4, #17
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  401562:	3c02      	subs	r4, #2
  401564:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401568:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  40156c:	f022 020f 	bic.w	r2, r2, #15
  401570:	4314      	orrs	r4, r2
  401572:	726c      	strb	r4, [r5, #9]
  401574:	e00e      	b.n	401594 <SX1276LoRaSetRFPower+0x88>
  401576:	ea44 73e4 	orr.w	r3, r4, r4, asr #31
  40157a:	b25b      	sxtb	r3, r3
  40157c:	2b0e      	cmp	r3, #14
  40157e:	bfa8      	it	ge
  401580:	230e      	movge	r3, #14
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  401582:	3301      	adds	r3, #1
  401584:	f003 030f 	and.w	r3, r3, #15
		}
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401588:	f042 0270 	orr.w	r2, r2, #112	; 0x70
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  40158c:	f022 020f 	bic.w	r2, r2, #15
  401590:	4313      	orrs	r3, r2
  401592:	726b      	strb	r3, [r5, #9]
	}
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  401594:	2009      	movs	r0, #9
  401596:	7a69      	ldrb	r1, [r5, #9]
  401598:	4b02      	ldr	r3, [pc, #8]	; (4015a4 <SX1276LoRaSetRFPower+0x98>)
  40159a:	4798      	blx	r3
  40159c:	bd70      	pop	{r4, r5, r6, pc}
  40159e:	bf00      	nop
  4015a0:	00401901 	.word	0x00401901
  4015a4:	0040189d 	.word	0x0040189d

004015a8 <SX1276LoRaSetPAOutput>:
	//LoRaSettings.Power = power;
}


void SX1276LoRaSetPAOutput( uint8_t outputPin,  tSX1276LR *SX1276LR )
{
  4015a8:	b538      	push	{r3, r4, r5, lr}
  4015aa:	4605      	mov	r5, r0
  4015ac:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  4015ae:	2009      	movs	r0, #9
  4015b0:	4401      	add	r1, r0
  4015b2:	4b05      	ldr	r3, [pc, #20]	; (4015c8 <SX1276LoRaSetPAOutput+0x20>)
  4015b4:	4798      	blx	r3
	SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
  4015b6:	7a61      	ldrb	r1, [r4, #9]
  4015b8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  4015bc:	4329      	orrs	r1, r5
  4015be:	7261      	strb	r1, [r4, #9]
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  4015c0:	2009      	movs	r0, #9
  4015c2:	4b02      	ldr	r3, [pc, #8]	; (4015cc <SX1276LoRaSetPAOutput+0x24>)
  4015c4:	4798      	blx	r3
  4015c6:	bd38      	pop	{r3, r4, r5, pc}
  4015c8:	00401901 	.word	0x00401901
  4015cc:	0040189d 	.word	0x0040189d

004015d0 <SX1276LoRaSetPa20dBm>:
}

void SX1276LoRaSetPa20dBm( bool enale,  tSX1276LR *SX1276LR )
{
  4015d0:	b570      	push	{r4, r5, r6, lr}
  4015d2:	4606      	mov	r6, r0
  4015d4:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  4015d6:	204d      	movs	r0, #77	; 0x4d
  4015d8:	314c      	adds	r1, #76	; 0x4c
  4015da:	4d0b      	ldr	r5, [pc, #44]	; (401608 <SX1276LoRaSetPa20dBm+0x38>)
  4015dc:	47a8      	blx	r5
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  4015de:	2009      	movs	r0, #9
  4015e0:	1821      	adds	r1, r4, r0
  4015e2:	47a8      	blx	r5

	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  4015e4:	f994 3009 	ldrsb.w	r3, [r4, #9]
  4015e8:	2b00      	cmp	r3, #0
  4015ea:	da04      	bge.n	4015f6 <SX1276LoRaSetPa20dBm+0x26>
	{
		if( enale == true )
  4015ec:	b136      	cbz	r6, 4015fc <SX1276LoRaSetPa20dBm+0x2c>
		{
			SX1276LR->RegPaDac = 0x87;
  4015ee:	2387      	movs	r3, #135	; 0x87
  4015f0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  4015f4:	e002      	b.n	4015fc <SX1276LoRaSetPa20dBm+0x2c>
		}
	}
	else
	{
		SX1276LR->RegPaDac = 0x84;
  4015f6:	2384      	movs	r3, #132	; 0x84
  4015f8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
  4015fc:	204d      	movs	r0, #77	; 0x4d
  4015fe:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
  401602:	4b02      	ldr	r3, [pc, #8]	; (40160c <SX1276LoRaSetPa20dBm+0x3c>)
  401604:	4798      	blx	r3
  401606:	bd70      	pop	{r4, r5, r6, pc}
  401608:	00401901 	.word	0x00401901
  40160c:	0040189d 	.word	0x0040189d

00401610 <SX1276LoRaSetRFFrequency>:
}


void SX1276LoRaSetRFFrequency( uint32_t freq,  tSX1276LR *SX1276LR )
{
  401610:	b538      	push	{r3, r4, r5, lr}
  401612:	460c      	mov	r4, r1
	freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
  401614:	4b0c      	ldr	r3, [pc, #48]	; (401648 <SX1276LoRaSetRFFrequency+0x38>)
  401616:	4798      	blx	r3
  401618:	a309      	add	r3, pc, #36	; (adr r3, 401640 <SX1276LoRaSetRFFrequency+0x30>)
  40161a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40161e:	4d0b      	ldr	r5, [pc, #44]	; (40164c <SX1276LoRaSetRFFrequency+0x3c>)
  401620:	47a8      	blx	r5
  401622:	4b0b      	ldr	r3, [pc, #44]	; (401650 <SX1276LoRaSetRFFrequency+0x40>)
  401624:	4798      	blx	r3
	SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
  401626:	0c03      	lsrs	r3, r0, #16
  401628:	71a3      	strb	r3, [r4, #6]
	SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
  40162a:	0a03      	lsrs	r3, r0, #8
  40162c:	71e3      	strb	r3, [r4, #7]
	SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
  40162e:	7220      	strb	r0, [r4, #8]
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
  401630:	2006      	movs	r0, #6
  401632:	1821      	adds	r1, r4, r0
  401634:	2203      	movs	r2, #3
  401636:	4b07      	ldr	r3, [pc, #28]	; (401654 <SX1276LoRaSetRFFrequency+0x44>)
  401638:	4798      	blx	r3
  40163a:	bd38      	pop	{r3, r4, r5, pc}
  40163c:	f3af 8000 	nop.w
  401640:	00000000 	.word	0x00000000
  401644:	404e8480 	.word	0x404e8480
  401648:	00404e55 	.word	0x00404e55
  40164c:	00405195 	.word	0x00405195
  401650:	004053b5 	.word	0x004053b5
  401654:	00401855 	.word	0x00401855

00401658 <SX1276LoRaSetNbTrigPeaks>:
	
}


void SX1276LoRaSetNbTrigPeaks( uint8_t value,tSX1276LR *SX1276LR)
{
  401658:	b538      	push	{r3, r4, r5, lr}
  40165a:	4605      	mov	r5, r0
  40165c:	460c      	mov	r4, r1
	SX1276Read( 0x31, &SX1276LR->RegTestReserved31 );
  40165e:	2031      	movs	r0, #49	; 0x31
  401660:	3130      	adds	r1, #48	; 0x30
  401662:	4b06      	ldr	r3, [pc, #24]	; (40167c <SX1276LoRaSetNbTrigPeaks+0x24>)
  401664:	4798      	blx	r3
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
  401666:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  40166a:	f021 0107 	bic.w	r1, r1, #7
  40166e:	4329      	orrs	r1, r5
  401670:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
  401674:	2031      	movs	r0, #49	; 0x31
  401676:	4b02      	ldr	r3, [pc, #8]	; (401680 <SX1276LoRaSetNbTrigPeaks+0x28>)
  401678:	4798      	blx	r3
  40167a:	bd38      	pop	{r3, r4, r5, pc}
  40167c:	00401901 	.word	0x00401901
  401680:	0040189d 	.word	0x0040189d

00401684 <SX1276LoRaSetSpreadingFactor>:
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
}


void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{
  401684:	b538      	push	{r3, r4, r5, lr}
  401686:	4605      	mov	r5, r0
  401688:	460c      	mov	r4, r1

	if( factor > 12 )
  40168a:	280c      	cmp	r0, #12
  40168c:	d809      	bhi.n	4016a2 <SX1276LoRaSetSpreadingFactor+0x1e>
	{
		factor = 12;
	}
	else if( factor < 6 )
  40168e:	2805      	cmp	r0, #5
  401690:	d901      	bls.n	401696 <SX1276LoRaSetSpreadingFactor+0x12>
	{
		factor = 6;
	}
	
	if( factor == 6 )
  401692:	2806      	cmp	r0, #6
  401694:	d106      	bne.n	4016a4 <SX1276LoRaSetSpreadingFactor+0x20>
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
  401696:	2005      	movs	r0, #5
  401698:	4621      	mov	r1, r4
  40169a:	4b0c      	ldr	r3, [pc, #48]	; (4016cc <SX1276LoRaSetSpreadingFactor+0x48>)
  40169c:	4798      	blx	r3
  40169e:	2506      	movs	r5, #6
  4016a0:	e004      	b.n	4016ac <SX1276LoRaSetSpreadingFactor+0x28>
void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{

	if( factor > 12 )
	{
		factor = 12;
  4016a2:	250c      	movs	r5, #12
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
	}
	else
	{
		SX1276LoRaSetNbTrigPeaks( 3,SX1276LR );
  4016a4:	2003      	movs	r0, #3
  4016a6:	4621      	mov	r1, r4
  4016a8:	4b08      	ldr	r3, [pc, #32]	; (4016cc <SX1276LoRaSetSpreadingFactor+0x48>)
  4016aa:	4798      	blx	r3
	}

	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  4016ac:	201e      	movs	r0, #30
  4016ae:	1821      	adds	r1, r4, r0
  4016b0:	4b07      	ldr	r3, [pc, #28]	; (4016d0 <SX1276LoRaSetSpreadingFactor+0x4c>)
  4016b2:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
  4016b4:	7fa1      	ldrb	r1, [r4, #30]
  4016b6:	f001 010f 	and.w	r1, r1, #15
  4016ba:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  4016be:	b2c9      	uxtb	r1, r1
  4016c0:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  4016c2:	201e      	movs	r0, #30
  4016c4:	4b03      	ldr	r3, [pc, #12]	; (4016d4 <SX1276LoRaSetSpreadingFactor+0x50>)
  4016c6:	4798      	blx	r3
  4016c8:	bd38      	pop	{r3, r4, r5, pc}
  4016ca:	bf00      	nop
  4016cc:	00401659 	.word	0x00401659
  4016d0:	00401901 	.word	0x00401901
  4016d4:	0040189d 	.word	0x0040189d

004016d8 <SX1276LoRaSetErrorCoding>:
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
}

void SX1276LoRaSetErrorCoding( uint8_t value,tSX1276LR *SX1276LR )
{
  4016d8:	b538      	push	{r3, r4, r5, lr}
  4016da:	4605      	mov	r5, r0
  4016dc:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  4016de:	201d      	movs	r0, #29
  4016e0:	4401      	add	r1, r0
  4016e2:	4b06      	ldr	r3, [pc, #24]	; (4016fc <SX1276LoRaSetErrorCoding+0x24>)
  4016e4:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
  4016e6:	7f61      	ldrb	r1, [r4, #29]
  4016e8:	f021 010e 	bic.w	r1, r1, #14
  4016ec:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  4016f0:	b2c9      	uxtb	r1, r1
  4016f2:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  4016f4:	201d      	movs	r0, #29
  4016f6:	4b02      	ldr	r3, [pc, #8]	; (401700 <SX1276LoRaSetErrorCoding+0x28>)
  4016f8:	4798      	blx	r3
  4016fa:	bd38      	pop	{r3, r4, r5, pc}
  4016fc:	00401901 	.word	0x00401901
  401700:	0040189d 	.word	0x0040189d

00401704 <SX1276LoRaSetPacketCrcOn>:
	
}


void SX1276LoRaSetPacketCrcOn( bool enable,tSX1276LR *SX1276LR )
{
  401704:	b538      	push	{r3, r4, r5, lr}
  401706:	4605      	mov	r5, r0
  401708:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  40170a:	201e      	movs	r0, #30
  40170c:	4401      	add	r1, r0
  40170e:	4b06      	ldr	r3, [pc, #24]	; (401728 <SX1276LoRaSetPacketCrcOn+0x24>)
  401710:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
  401712:	7fa1      	ldrb	r1, [r4, #30]
  401714:	f021 0104 	bic.w	r1, r1, #4
  401718:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
  40171c:	b2c9      	uxtb	r1, r1
  40171e:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  401720:	201e      	movs	r0, #30
  401722:	4b02      	ldr	r3, [pc, #8]	; (40172c <SX1276LoRaSetPacketCrcOn+0x28>)
  401724:	4798      	blx	r3
  401726:	bd38      	pop	{r3, r4, r5, pc}
  401728:	00401901 	.word	0x00401901
  40172c:	0040189d 	.word	0x0040189d

00401730 <SX1276LoRaSetSignalBandwidth>:
	
}

void SX1276LoRaSetSignalBandwidth( uint8_t bw,tSX1276LR *SX1276LR )
{
  401730:	b538      	push	{r3, r4, r5, lr}
  401732:	4605      	mov	r5, r0
  401734:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401736:	201d      	movs	r0, #29
  401738:	4401      	add	r1, r0
  40173a:	4b06      	ldr	r3, [pc, #24]	; (401754 <SX1276LoRaSetSignalBandwidth+0x24>)
  40173c:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
  40173e:	7f61      	ldrb	r1, [r4, #29]
  401740:	f001 010f 	and.w	r1, r1, #15
  401744:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  401748:	b2c9      	uxtb	r1, r1
  40174a:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  40174c:	201d      	movs	r0, #29
  40174e:	4b02      	ldr	r3, [pc, #8]	; (401758 <SX1276LoRaSetSignalBandwidth+0x28>)
  401750:	4798      	blx	r3
  401752:	bd38      	pop	{r3, r4, r5, pc}
  401754:	00401901 	.word	0x00401901
  401758:	0040189d 	.word	0x0040189d

0040175c <SX1276LoRaSetImplicitHeaderOn>:
	
}


void SX1276LoRaSetImplicitHeaderOn( bool enable,tSX1276LR *SX1276LR )
{
  40175c:	b538      	push	{r3, r4, r5, lr}
  40175e:	4605      	mov	r5, r0
  401760:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401762:	201d      	movs	r0, #29
  401764:	4401      	add	r1, r0
  401766:	4b05      	ldr	r3, [pc, #20]	; (40177c <SX1276LoRaSetImplicitHeaderOn+0x20>)
  401768:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
  40176a:	7f61      	ldrb	r1, [r4, #29]
  40176c:	f021 0101 	bic.w	r1, r1, #1
  401770:	4329      	orrs	r1, r5
  401772:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  401774:	201d      	movs	r0, #29
  401776:	4b02      	ldr	r3, [pc, #8]	; (401780 <SX1276LoRaSetImplicitHeaderOn+0x24>)
  401778:	4798      	blx	r3
  40177a:	bd38      	pop	{r3, r4, r5, pc}
  40177c:	00401901 	.word	0x00401901
  401780:	0040189d 	.word	0x0040189d

00401784 <SX1276LoRaSetSymbTimeout>:
	
}

void SX1276LoRaSetSymbTimeout( uint16_t value,tSX1276LR *SX1276LR )
{
  401784:	b570      	push	{r4, r5, r6, lr}
  401786:	4606      	mov	r6, r0
  401788:	460c      	mov	r4, r1
	SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  40178a:	f101 051e 	add.w	r5, r1, #30
  40178e:	201e      	movs	r0, #30
  401790:	4629      	mov	r1, r5
  401792:	2202      	movs	r2, #2
  401794:	4b07      	ldr	r3, [pc, #28]	; (4017b4 <SX1276LoRaSetSymbTimeout+0x30>)
  401796:	4798      	blx	r3

	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
  401798:	f3c6 2201 	ubfx	r2, r6, #8, #2
  40179c:	7fa3      	ldrb	r3, [r4, #30]
  40179e:	f023 0303 	bic.w	r3, r3, #3
  4017a2:	4313      	orrs	r3, r2
  4017a4:	77a3      	strb	r3, [r4, #30]
	SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
  4017a6:	77e6      	strb	r6, [r4, #31]
	SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  4017a8:	201e      	movs	r0, #30
  4017aa:	4629      	mov	r1, r5
  4017ac:	2202      	movs	r2, #2
  4017ae:	4b02      	ldr	r3, [pc, #8]	; (4017b8 <SX1276LoRaSetSymbTimeout+0x34>)
  4017b0:	4798      	blx	r3
  4017b2:	bd70      	pop	{r4, r5, r6, pc}
  4017b4:	004018b9 	.word	0x004018b9
  4017b8:	00401855 	.word	0x00401855

004017bc <SX1276LoRaSetPayloadLength>:
}

void SX1276LoRaSetPayloadLength( uint8_t value,tSX1276LR *SX1276LR )
{
  4017bc:	b508      	push	{r3, lr}
  4017be:	4603      	mov	r3, r0
	SX1276LR->RegPayloadLength = value;
  4017c0:	f881 0022 	strb.w	r0, [r1, #34]	; 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
  4017c4:	2022      	movs	r0, #34	; 0x22
  4017c6:	4619      	mov	r1, r3
  4017c8:	4b01      	ldr	r3, [pc, #4]	; (4017d0 <SX1276LoRaSetPayloadLength+0x14>)
  4017ca:	4798      	blx	r3
  4017cc:	bd08      	pop	{r3, pc}
  4017ce:	bf00      	nop
  4017d0:	0040189d 	.word	0x0040189d

004017d4 <SX1276LoRaSetLowDatarateOptimize>:
	
}

void SX1276LoRaSetLowDatarateOptimize( bool enable,tSX1276LR *SX1276LR )
{
  4017d4:	b538      	push	{r3, r4, r5, lr}
  4017d6:	4605      	mov	r5, r0
  4017d8:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
  4017da:	2026      	movs	r0, #38	; 0x26
  4017dc:	4401      	add	r1, r0
  4017de:	4b07      	ldr	r3, [pc, #28]	; (4017fc <SX1276LoRaSetLowDatarateOptimize+0x28>)
  4017e0:	4798      	blx	r3
	SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
  4017e2:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
  4017e6:	f021 0108 	bic.w	r1, r1, #8
  4017ea:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  4017ee:	b2c9      	uxtb	r1, r1
  4017f0:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
	SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
  4017f4:	2026      	movs	r0, #38	; 0x26
  4017f6:	4b02      	ldr	r3, [pc, #8]	; (401800 <SX1276LoRaSetLowDatarateOptimize+0x2c>)
  4017f8:	4798      	blx	r3
  4017fa:	bd38      	pop	{r3, r4, r5, pc}
  4017fc:	00401901 	.word	0x00401901
  401800:	0040189d 	.word	0x0040189d

00401804 <SX1276InitIo>:

extern struct spi_device device_rf;


void SX1276InitIo( void )
{
  401804:	b570      	push	{r4, r5, r6, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401806:	4c10      	ldr	r4, [pc, #64]	; (401848 <SX1276InitIo+0x44>)
  401808:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40180c:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40180e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401812:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401814:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401818:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40181a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40181e:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_level(SX1276_RxTx_PIN,true);
	
	ioport_set_pin_dir(SX1276_RESET_PIN, IOPORT_DIR_OUTPUT );
	ioport_set_pin_level(SX1276_RESET_PIN,true);
	
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401820:	4e0a      	ldr	r6, [pc, #40]	; (40184c <SX1276InitIo+0x48>)
  401822:	200c      	movs	r0, #12
  401824:	4631      	mov	r1, r6
  401826:	4d0a      	ldr	r5, [pc, #40]	; (401850 <SX1276InitIo+0x4c>)
  401828:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40182a:	200d      	movs	r0, #13
  40182c:	4631      	mov	r1, r6
  40182e:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401830:	200e      	movs	r0, #14
  401832:	4631      	mov	r1, r6
  401834:	47a8      	blx	r5
		
	gpio_configure_pin(SX1276_CS_PIN, SPI_NPCS0_FLAGS);
  401836:	200b      	movs	r0, #11
  401838:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40183c:	47a8      	blx	r5
  40183e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401842:	6323      	str	r3, [r4, #48]	; 0x30
  401844:	bd70      	pop	{r4, r5, r6, pc}
  401846:	bf00      	nop
  401848:	400e0e00 	.word	0x400e0e00
  40184c:	08000001 	.word	0x08000001
  401850:	004039f5 	.word	0x004039f5

00401854 <SX1276WriteBuffer>:
// 	spi_deselect_device(SPI, &ss);
// 	return;
// }

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  401854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401858:	4605      	mov	r5, r0
  40185a:	4688      	mov	r8, r1
  40185c:	4617      	mov	r7, r2
     
//	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
	
	spi_select_device(SPI, &device_rf);
  40185e:	4c0a      	ldr	r4, [pc, #40]	; (401888 <SX1276WriteBuffer+0x34>)
  401860:	4e0a      	ldr	r6, [pc, #40]	; (40188c <SX1276WriteBuffer+0x38>)
  401862:	4620      	mov	r0, r4
  401864:	4631      	mov	r1, r6
  401866:	4b0a      	ldr	r3, [pc, #40]	; (401890 <SX1276WriteBuffer+0x3c>)
  401868:	4798      	blx	r3
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40186a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40186e:	60e5      	str	r5, [r4, #12]
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_put(SPI, addr | 0x80);

	spi_write_packet(SPI,buffer,size);
  401870:	4620      	mov	r0, r4
  401872:	4641      	mov	r1, r8
  401874:	463a      	mov	r2, r7
  401876:	4b07      	ldr	r3, [pc, #28]	; (401894 <SX1276WriteBuffer+0x40>)
  401878:	4798      	blx	r3
	
	spi_deselect_device(SPI, &device_rf);
  40187a:	4620      	mov	r0, r4
  40187c:	4631      	mov	r1, r6
  40187e:	4b06      	ldr	r3, [pc, #24]	; (401898 <SX1276WriteBuffer+0x44>)
  401880:	4798      	blx	r3
  401882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401886:	bf00      	nop
  401888:	40008000 	.word	0x40008000
  40188c:	20000958 	.word	0x20000958
  401890:	00400445 	.word	0x00400445
  401894:	00400491 	.word	0x00400491
  401898:	00400471 	.word	0x00400471

0040189c <SX1276Write>:
		ioport_set_pin_level(SX1276_RESET_PIN, false);
	}
}

void SX1276Write( uint8_t addr, uint8_t data )
{
  40189c:	b500      	push	{lr}
  40189e:	b083      	sub	sp, #12
  4018a0:	ab02      	add	r3, sp, #8
  4018a2:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
  4018a6:	4619      	mov	r1, r3
  4018a8:	2201      	movs	r2, #1
  4018aa:	4b02      	ldr	r3, [pc, #8]	; (4018b4 <SX1276Write+0x18>)
  4018ac:	4798      	blx	r3
}
  4018ae:	b003      	add	sp, #12
  4018b0:	f85d fb04 	ldr.w	pc, [sp], #4
  4018b4:	00401855 	.word	0x00401855

004018b8 <SX1276ReadBuffer>:
		

}

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  4018b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018bc:	4605      	mov	r5, r0
  4018be:	4688      	mov	r8, r1
  4018c0:	4617      	mov	r7, r2
   
 //	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
    
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_select_device(SPI, &device_rf);
  4018c2:	4c0a      	ldr	r4, [pc, #40]	; (4018ec <SX1276ReadBuffer+0x34>)
  4018c4:	4e0a      	ldr	r6, [pc, #40]	; (4018f0 <SX1276ReadBuffer+0x38>)
  4018c6:	4620      	mov	r0, r4
  4018c8:	4631      	mov	r1, r6
  4018ca:	4b0a      	ldr	r3, [pc, #40]	; (4018f4 <SX1276ReadBuffer+0x3c>)
  4018cc:	4798      	blx	r3
  4018ce:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  4018d2:	60e5      	str	r5, [r4, #12]
	
	spi_put(SPI, addr & 0x7F);
	spi_read_packet(SPI,buffer,size);
  4018d4:	4620      	mov	r0, r4
  4018d6:	4641      	mov	r1, r8
  4018d8:	463a      	mov	r2, r7
  4018da:	4b07      	ldr	r3, [pc, #28]	; (4018f8 <SX1276ReadBuffer+0x40>)
  4018dc:	4798      	blx	r3

	//ioport_set_pin_level(SX1276_CS_PIN, true);
	spi_deselect_device(SPI, &device_rf);
  4018de:	4620      	mov	r0, r4
  4018e0:	4631      	mov	r1, r6
  4018e2:	4b06      	ldr	r3, [pc, #24]	; (4018fc <SX1276ReadBuffer+0x44>)
  4018e4:	4798      	blx	r3
  4018e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4018ea:	bf00      	nop
  4018ec:	40008000 	.word	0x40008000
  4018f0:	20000958 	.word	0x20000958
  4018f4:	00400445 	.word	0x00400445
  4018f8:	004004c9 	.word	0x004004c9
  4018fc:	00400471 	.word	0x00400471

00401900 <SX1276Read>:
{
    SX1276WriteBuffer( addr, &data, 1 );
}

void SX1276Read( uint8_t addr, uint8_t *data )
{
  401900:	b508      	push	{r3, lr}
    SX1276ReadBuffer( addr, data, 1 );
  401902:	2201      	movs	r2, #1
  401904:	4b01      	ldr	r3, [pc, #4]	; (40190c <SX1276Read+0xc>)
  401906:	4798      	blx	r3
  401908:	bd08      	pop	{r3, pc}
  40190a:	bf00      	nop
  40190c:	004018b9 	.word	0x004018b9

00401910 <SX1276WriteFifo>:
 //	taskEXIT_CRITICAL();
	
}

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
  401910:	b508      	push	{r3, lr}
  401912:	4603      	mov	r3, r0
  401914:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
  401916:	2000      	movs	r0, #0
  401918:	4619      	mov	r1, r3
  40191a:	4b01      	ldr	r3, [pc, #4]	; (401920 <SX1276WriteFifo+0x10>)
  40191c:	4798      	blx	r3
  40191e:	bd08      	pop	{r3, pc}
  401920:	00401855 	.word	0x00401855

00401924 <SX1276ReadFifo>:
}

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
  401924:	b508      	push	{r3, lr}
  401926:	4603      	mov	r3, r0
  401928:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
  40192a:	2000      	movs	r0, #0
  40192c:	4619      	mov	r1, r3
  40192e:	4b01      	ldr	r3, [pc, #4]	; (401934 <SX1276ReadFifo+0x10>)
  401930:	4798      	blx	r3
  401932:	bd08      	pop	{r3, pc}
  401934:	004018b9 	.word	0x004018b9

00401938 <SX1276WriteRxTx>:
}


void SX1276WriteRxTx( uint8_t txEnable )
{
    if( txEnable != 0 )
  401938:	b120      	cbz	r0, 401944 <SX1276WriteRxTx+0xc>
  40193a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40193e:	4b04      	ldr	r3, [pc, #16]	; (401950 <SX1276WriteRxTx+0x18>)
  401940:	631a      	str	r2, [r3, #48]	; 0x30
  401942:	4770      	bx	lr
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401944:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401948:	4b01      	ldr	r3, [pc, #4]	; (401950 <SX1276WriteRxTx+0x18>)
  40194a:	635a      	str	r2, [r3, #52]	; 0x34
  40194c:	4770      	bx	lr
  40194e:	bf00      	nop
  401950:	400e0e00 	.word	0x400e0e00

00401954 <SX1276LoRaSetDefaults>:


}

void SX1276LoRaSetDefaults( void )
{	
  401954:	b510      	push	{r4, lr}
	//See app note
	if (LoRaSettings.SignalBw<9)	//mensi nez 500
  401956:	4b29      	ldr	r3, [pc, #164]	; (4019fc <SX1276LoRaSetDefaults+0xa8>)
  401958:	795b      	ldrb	r3, [r3, #5]
  40195a:	2b08      	cmp	r3, #8
  40195c:	d80f      	bhi.n	40197e <SX1276LoRaSetDefaults+0x2a>
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  40195e:	4c28      	ldr	r4, [pc, #160]	; (401a00 <SX1276LoRaSetDefaults+0xac>)
  401960:	2031      	movs	r0, #49	; 0x31
  401962:	4621      	mov	r1, r4
  401964:	4b27      	ldr	r3, [pc, #156]	; (401a04 <SX1276LoRaSetDefaults+0xb0>)
  401966:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401968:	4623      	mov	r3, r4
  40196a:	f813 1930 	ldrb.w	r1, [r3], #-48
  40196e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  401972:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276LR.RegTestReserved31 &=~ 0x80; //7 bit vznulovat
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401976:	2031      	movs	r0, #49	; 0x31
  401978:	4b23      	ldr	r3, [pc, #140]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  40197a:	4798      	blx	r3
  40197c:	e014      	b.n	4019a8 <SX1276LoRaSetDefaults+0x54>
		
	}else
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  40197e:	4c20      	ldr	r4, [pc, #128]	; (401a00 <SX1276LoRaSetDefaults+0xac>)
  401980:	2031      	movs	r0, #49	; 0x31
  401982:	4621      	mov	r1, r4
  401984:	4b1f      	ldr	r3, [pc, #124]	; (401a04 <SX1276LoRaSetDefaults+0xb0>)
  401986:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401988:	4623      	mov	r3, r4
  40198a:	f813 1930 	ldrb.w	r1, [r3], #-48
		SX1276LR.RegTestReserved31 |= 0x80; //7 bit set
  40198e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401992:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401996:	2031      	movs	r0, #49	; 0x31
  401998:	4c1b      	ldr	r4, [pc, #108]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  40199a:	47a0      	blx	r4
		SX1276Write( 0x36, 0x2);	//See Erata
  40199c:	2036      	movs	r0, #54	; 0x36
  40199e:	2102      	movs	r1, #2
  4019a0:	47a0      	blx	r4
		SX1276Write( 0x3a, 0x64);	//See Erata
  4019a2:	203a      	movs	r0, #58	; 0x3a
  4019a4:	2164      	movs	r1, #100	; 0x64
  4019a6:	47a0      	blx	r4
	}
	
	if(LoRaSettings.SignalBw==0)   SX1276Write( 0x2F, 0x48 );
  4019a8:	4b14      	ldr	r3, [pc, #80]	; (4019fc <SX1276LoRaSetDefaults+0xa8>)
  4019aa:	795b      	ldrb	r3, [r3, #5]
  4019ac:	b91b      	cbnz	r3, 4019b6 <SX1276LoRaSetDefaults+0x62>
  4019ae:	202f      	movs	r0, #47	; 0x2f
  4019b0:	2148      	movs	r1, #72	; 0x48
  4019b2:	4b15      	ldr	r3, [pc, #84]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  4019b4:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=0)&&(LoRaSettings.SignalBw<=5))   SX1276Write( 0x2F, 0x44 );
  4019b6:	4b11      	ldr	r3, [pc, #68]	; (4019fc <SX1276LoRaSetDefaults+0xa8>)
  4019b8:	795b      	ldrb	r3, [r3, #5]
  4019ba:	2b05      	cmp	r3, #5
  4019bc:	d803      	bhi.n	4019c6 <SX1276LoRaSetDefaults+0x72>
  4019be:	202f      	movs	r0, #47	; 0x2f
  4019c0:	2144      	movs	r1, #68	; 0x44
  4019c2:	4b11      	ldr	r3, [pc, #68]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  4019c4:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=6)&&(LoRaSettings.SignalBw<=8))   SX1276Write( 0x2F, 0x40 );
  4019c6:	4b0d      	ldr	r3, [pc, #52]	; (4019fc <SX1276LoRaSetDefaults+0xa8>)
  4019c8:	795b      	ldrb	r3, [r3, #5]
  4019ca:	3b06      	subs	r3, #6
  4019cc:	b2db      	uxtb	r3, r3
  4019ce:	2b02      	cmp	r3, #2
  4019d0:	d803      	bhi.n	4019da <SX1276LoRaSetDefaults+0x86>
  4019d2:	202f      	movs	r0, #47	; 0x2f
  4019d4:	2140      	movs	r1, #64	; 0x40
  4019d6:	4b0c      	ldr	r3, [pc, #48]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  4019d8:	4798      	blx	r3
	
	
	//	SX1276Write( 0x2F, 0x40 );
	SX1276Read( 0x30, &SX1276LR.RegTestReserved31 );
  4019da:	4c09      	ldr	r4, [pc, #36]	; (401a00 <SX1276LoRaSetDefaults+0xac>)
  4019dc:	2030      	movs	r0, #48	; 0x30
  4019de:	4621      	mov	r1, r4
  4019e0:	4b08      	ldr	r3, [pc, #32]	; (401a04 <SX1276LoRaSetDefaults+0xb0>)
  4019e2:	4798      	blx	r3
	SX1276LR.RegTestReserved31&=0xFE;
  4019e4:	4623      	mov	r3, r4
  4019e6:	f813 1930 	ldrb.w	r1, [r3], #-48
  4019ea:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  4019ee:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
	SX1276Write( 0x30, SX1276LR.RegTestReserved31 );
  4019f2:	2030      	movs	r0, #48	; 0x30
  4019f4:	4b04      	ldr	r3, [pc, #16]	; (401a08 <SX1276LoRaSetDefaults+0xb4>)
  4019f6:	4798      	blx	r3
  4019f8:	bd10      	pop	{r4, pc}
  4019fa:	bf00      	nop
  4019fc:	20000018 	.word	0x20000018
  401a00:	2000ab7c 	.word	0x2000ab7c
  401a04:	00401901 	.word	0x00401901
  401a08:	0040189d 	.word	0x0040189d

00401a0c <SX1276LoRaSetOpMode>:
    // Wait 6ms
    delay_ms(60)    ;
}

void SX1276LoRaSetOpMode( uint8_t opMode )
{	
  401a0c:	b538      	push	{r3, r4, r5, lr}
  401a0e:	4604      	mov	r4, r0
		else
		{
			antennaSwitchTxOn = false;
		}

		RXTX( antennaSwitchTxOn ); // Antenna switch control
  401a10:	2803      	cmp	r0, #3
  401a12:	bf14      	ite	ne
  401a14:	2000      	movne	r0, #0
  401a16:	2001      	moveq	r0, #1
  401a18:	4b0b      	ldr	r3, [pc, #44]	; (401a48 <SX1276LoRaSetOpMode+0x3c>)
  401a1a:	4798      	blx	r3

		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401a1c:	b2e4      	uxtb	r4, r4
  401a1e:	4d0b      	ldr	r5, [pc, #44]	; (401a4c <SX1276LoRaSetOpMode+0x40>)
  401a20:	786b      	ldrb	r3, [r5, #1]
  401a22:	f023 0307 	bic.w	r3, r3, #7
  401a26:	4323      	orrs	r3, r4
  401a28:	4629      	mov	r1, r5
  401a2a:	f801 3f01 	strb.w	r3, [r1, #1]!
		
		SX1276Read( REG_LR_OPMODE, &SX1276LR.RegOpMode );
  401a2e:	2001      	movs	r0, #1
  401a30:	4b07      	ldr	r3, [pc, #28]	; (401a50 <SX1276LoRaSetOpMode+0x44>)
  401a32:	4798      	blx	r3
		
		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401a34:	7869      	ldrb	r1, [r5, #1]
  401a36:	f021 0107 	bic.w	r1, r1, #7
  401a3a:	4321      	orrs	r1, r4
  401a3c:	7069      	strb	r1, [r5, #1]
		SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  401a3e:	2001      	movs	r0, #1
  401a40:	4b04      	ldr	r3, [pc, #16]	; (401a54 <SX1276LoRaSetOpMode+0x48>)
  401a42:	4798      	blx	r3
  401a44:	bd38      	pop	{r3, r4, r5, pc}
  401a46:	bf00      	nop
  401a48:	00401939 	.word	0x00401939
  401a4c:	2000ab4c 	.word	0x2000ab4c
  401a50:	00401901 	.word	0x00401901
  401a54:	0040189d 	.word	0x0040189d

00401a58 <SX1276LoRaInit>:

 tSX1276LR  SX1276LR;


void SX1276LoRaInit( void )
{
  401a58:	b538      	push	{r3, r4, r5, lr}
   
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );	
  401a5a:	2001      	movs	r0, #1
  401a5c:	4b2e      	ldr	r3, [pc, #184]	; (401b18 <SX1276LoRaInit+0xc0>)
  401a5e:	4798      	blx	r3
	SX1276LoRaSetDefaults( );
  401a60:	4b2e      	ldr	r3, [pc, #184]	; (401b1c <SX1276LoRaInit+0xc4>)
  401a62:	4798      	blx	r3
		
	SX1276ReadBuffer( 0x1,(uint8_t*)&SX1276LR, 0x70 - 1 );
  401a64:	4c2e      	ldr	r4, [pc, #184]	; (401b20 <SX1276LoRaInit+0xc8>)
  401a66:	2001      	movs	r0, #1
  401a68:	4621      	mov	r1, r4
  401a6a:	226f      	movs	r2, #111	; 0x6f
  401a6c:	4b2d      	ldr	r3, [pc, #180]	; (401b24 <SX1276LoRaInit+0xcc>)
  401a6e:	4798      	blx	r3
       
    // set the RF settings 
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency,&SX1276LR );
  401a70:	4d2d      	ldr	r5, [pc, #180]	; (401b28 <SX1276LoRaInit+0xd0>)
  401a72:	6828      	ldr	r0, [r5, #0]
  401a74:	4621      	mov	r1, r4
  401a76:	4b2d      	ldr	r3, [pc, #180]	; (401b2c <SX1276LoRaInit+0xd4>)
  401a78:	4798      	blx	r3
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor,&SX1276LR ); // SF6 only operates in implicit header mode.
  401a7a:	79a8      	ldrb	r0, [r5, #6]
  401a7c:	4621      	mov	r1, r4
  401a7e:	4b2c      	ldr	r3, [pc, #176]	; (401b30 <SX1276LoRaInit+0xd8>)
  401a80:	4798      	blx	r3
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding,&SX1276LR );
  401a82:	79e8      	ldrb	r0, [r5, #7]
  401a84:	4621      	mov	r1, r4
  401a86:	4b2b      	ldr	r3, [pc, #172]	; (401b34 <SX1276LoRaInit+0xdc>)
  401a88:	4798      	blx	r3
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn,&SX1276LR );
  401a8a:	7a28      	ldrb	r0, [r5, #8]
  401a8c:	4621      	mov	r1, r4
  401a8e:	4b2a      	ldr	r3, [pc, #168]	; (401b38 <SX1276LoRaInit+0xe0>)
  401a90:	4798      	blx	r3
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw,&SX1276LR );
  401a92:	7968      	ldrb	r0, [r5, #5]
  401a94:	4621      	mov	r1, r4
  401a96:	4b29      	ldr	r3, [pc, #164]	; (401b3c <SX1276LoRaInit+0xe4>)
  401a98:	4798      	blx	r3
    
    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn,&SX1276LR );
  401a9a:	7a68      	ldrb	r0, [r5, #9]
  401a9c:	4621      	mov	r1, r4
  401a9e:	4b28      	ldr	r3, [pc, #160]	; (401b40 <SX1276LoRaInit+0xe8>)
  401aa0:	4798      	blx	r3
    SX1276LoRaSetSymbTimeout( 0x3FF,&SX1276LR );	//Maximum - casove okno pro hledani preamble v single rezimu
  401aa2:	f240 30ff 	movw	r0, #1023	; 0x3ff
  401aa6:	4621      	mov	r1, r4
  401aa8:	4b26      	ldr	r3, [pc, #152]	; (401b44 <SX1276LoRaInit+0xec>)
  401aaa:	4798      	blx	r3
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  401aac:	7e28      	ldrb	r0, [r5, #24]
  401aae:	4621      	mov	r1, r4
  401ab0:	4b25      	ldr	r3, [pc, #148]	; (401b48 <SX1276LoRaInit+0xf0>)
  401ab2:	4798      	blx	r3
	 
	 
	  if (LoRaSettings.SpreadingFactor>=11)
  401ab4:	79ab      	ldrb	r3, [r5, #6]
  401ab6:	2b0a      	cmp	r3, #10
	  {
		  SX1276LoRaSetLowDatarateOptimize( true,&SX1276LR );	//pouze pro SF11 a SF12
  401ab8:	bf87      	ittee	hi
  401aba:	2001      	movhi	r0, #1
  401abc:	4621      	movhi	r1, r4
	  }else
	  {
		  
		  SX1276LoRaSetLowDatarateOptimize( false,&SX1276LR );	//pouze pro SF11 a SF12
  401abe:	2000      	movls	r0, #0
  401ac0:	4917      	ldrls	r1, [pc, #92]	; (401b20 <SX1276LoRaInit+0xc8>)
  401ac2:	4b22      	ldr	r3, [pc, #136]	; (401b4c <SX1276LoRaInit+0xf4>)
  401ac4:	4798      	blx	r3
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
	}
	
#elif( MODULE_SX1276RF1JAS == 1 )

	if( LoRaSettings.RFFrequency > 860000000 )
  401ac6:	4b18      	ldr	r3, [pc, #96]	; (401b28 <SX1276LoRaInit+0xd0>)
  401ac8:	681a      	ldr	r2, [r3, #0]
  401aca:	4b21      	ldr	r3, [pc, #132]	; (401b50 <SX1276LoRaInit+0xf8>)
  401acc:	429a      	cmp	r2, r3
  401ace:	d90f      	bls.n	401af0 <SX1276LoRaInit+0x98>
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST,&SX1276LR );
  401ad0:	4c13      	ldr	r4, [pc, #76]	; (401b20 <SX1276LoRaInit+0xc8>)
  401ad2:	2080      	movs	r0, #128	; 0x80
  401ad4:	4621      	mov	r1, r4
  401ad6:	4b1f      	ldr	r3, [pc, #124]	; (401b54 <SX1276LoRaInit+0xfc>)
  401ad8:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( true,&SX1276LR );
  401ada:	2001      	movs	r0, #1
  401adc:	4621      	mov	r1, r4
  401ade:	4b1e      	ldr	r3, [pc, #120]	; (401b58 <SX1276LoRaInit+0x100>)
  401ae0:	4798      	blx	r3
		LoRaSettings.Power = 20;
  401ae2:	2014      	movs	r0, #20
  401ae4:	4b10      	ldr	r3, [pc, #64]	; (401b28 <SX1276LoRaInit+0xd0>)
  401ae6:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  401ae8:	4621      	mov	r1, r4
  401aea:	4b1c      	ldr	r3, [pc, #112]	; (401b5c <SX1276LoRaInit+0x104>)
  401aec:	4798      	blx	r3
  401aee:	e00e      	b.n	401b0e <SX1276LoRaInit+0xb6>
	}
	else
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO,&SX1276LR );
  401af0:	4c0b      	ldr	r4, [pc, #44]	; (401b20 <SX1276LoRaInit+0xc8>)
  401af2:	2000      	movs	r0, #0
  401af4:	4621      	mov	r1, r4
  401af6:	4b17      	ldr	r3, [pc, #92]	; (401b54 <SX1276LoRaInit+0xfc>)
  401af8:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( false,&SX1276LR );
  401afa:	2000      	movs	r0, #0
  401afc:	4621      	mov	r1, r4
  401afe:	4b16      	ldr	r3, [pc, #88]	; (401b58 <SX1276LoRaInit+0x100>)
  401b00:	4798      	blx	r3
		LoRaSettings.Power = 14;
  401b02:	200e      	movs	r0, #14
  401b04:	4b08      	ldr	r3, [pc, #32]	; (401b28 <SX1276LoRaInit+0xd0>)
  401b06:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  401b08:	4621      	mov	r1, r4
  401b0a:	4b14      	ldr	r3, [pc, #80]	; (401b5c <SX1276LoRaInit+0x104>)
  401b0c:	4798      	blx	r3
	
#else
	#error "Not defined Module for SX1276"
#endif

    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  401b0e:	2001      	movs	r0, #1
  401b10:	4b01      	ldr	r3, [pc, #4]	; (401b18 <SX1276LoRaInit+0xc0>)
  401b12:	4798      	blx	r3
  401b14:	bd38      	pop	{r3, r4, r5, pc}
  401b16:	bf00      	nop
  401b18:	00401a0d 	.word	0x00401a0d
  401b1c:	00401955 	.word	0x00401955
  401b20:	2000ab4c 	.word	0x2000ab4c
  401b24:	004018b9 	.word	0x004018b9
  401b28:	20000018 	.word	0x20000018
  401b2c:	00401611 	.word	0x00401611
  401b30:	00401685 	.word	0x00401685
  401b34:	004016d9 	.word	0x004016d9
  401b38:	00401705 	.word	0x00401705
  401b3c:	00401731 	.word	0x00401731
  401b40:	0040175d 	.word	0x0040175d
  401b44:	00401785 	.word	0x00401785
  401b48:	004017bd 	.word	0x004017bd
  401b4c:	004017d5 	.word	0x004017d5
  401b50:	33428f00 	.word	0x33428f00
  401b54:	004015a9 	.word	0x004015a9
  401b58:	004015d1 	.word	0x004015d1
  401b5c:	0040150d 	.word	0x0040150d

00401b60 <SX1276LoRaReadRssi>:
//     SX1276Read( REG_LR_LNA, &SX1276LR->RegLna );
//     return( SX1276LR->RegLna >> 5 ) & 0x07;
// }

double SX1276LoRaReadRssi( void )
{
  401b60:	b538      	push	{r3, r4, r5, lr}
    // Reads the RSSI value
    SX1276Read( REG_LR_RSSIVALUE, &SX1276LR.RegRssiValue );
  401b62:	4d09      	ldr	r5, [pc, #36]	; (401b88 <SX1276LoRaReadRssi+0x28>)
  401b64:	201b      	movs	r0, #27
  401b66:	4629      	mov	r1, r5
  401b68:	4b08      	ldr	r3, [pc, #32]	; (401b8c <SX1276LoRaReadRssi+0x2c>)
  401b6a:	4798      	blx	r3

    return RssiOffset[LoRaSettings.SignalBw] + ( double )SX1276LR.RegRssiValue;
  401b6c:	4b08      	ldr	r3, [pc, #32]	; (401b90 <SX1276LoRaReadRssi+0x30>)
  401b6e:	795c      	ldrb	r4, [r3, #5]
  401b70:	4b08      	ldr	r3, [pc, #32]	; (401b94 <SX1276LoRaReadRssi+0x34>)
  401b72:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  401b76:	7828      	ldrb	r0, [r5, #0]
  401b78:	4b07      	ldr	r3, [pc, #28]	; (401b98 <SX1276LoRaReadRssi+0x38>)
  401b7a:	4798      	blx	r3
  401b7c:	e9d4 2300 	ldrd	r2, r3, [r4]
  401b80:	4c06      	ldr	r4, [pc, #24]	; (401b9c <SX1276LoRaReadRssi+0x3c>)
  401b82:	47a0      	blx	r4
}
  401b84:	bd38      	pop	{r3, r4, r5, pc}
  401b86:	bf00      	nop
  401b88:	2000ab67 	.word	0x2000ab67
  401b8c:	00401901 	.word	0x00401901
  401b90:	20000018 	.word	0x20000018
  401b94:	00406b68 	.word	0x00406b68
  401b98:	00404e55 	.word	0x00404e55
  401b9c:	00404bdd 	.word	0x00404bdd

00401ba0 <SX1276Reset>:


}

void SX1276Reset( void )
{
  401ba0:	b570      	push	{r4, r5, r6, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401ba2:	4c0b      	ldr	r4, [pc, #44]	; (401bd0 <SX1276Reset+0x30>)
  401ba4:	f44f 0500 	mov.w	r5, #8388608	; 0x800000
  401ba8:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401baa:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
    
    
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(10);
  401bae:	4809      	ldr	r0, [pc, #36]	; (401bd4 <SX1276Reset+0x34>)
  401bb0:	4e09      	ldr	r6, [pc, #36]	; (401bd8 <SX1276Reset+0x38>)
  401bb2:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401bb4:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401bb6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401bba:	6365      	str	r5, [r4, #52]	; 0x34
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SX1276_RESET_PIN, false);
	delay_ms(2);
  401bbc:	f244 20f7 	movw	r0, #17143	; 0x42f7
  401bc0:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401bc2:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401bc4:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(6);
  401bc8:	f64c 00e5 	movw	r0, #51429	; 0xc8e5
  401bcc:	47b0      	blx	r6
  401bce:	bd70      	pop	{r4, r5, r6, pc}
  401bd0:	400e0e00 	.word	0x400e0e00
  401bd4:	00014ed3 	.word	0x00014ed3
  401bd8:	20000001 	.word	0x20000001

00401bdc <SX1276SetLoRaOn>:

	
}

void SX1276SetLoRaOn(void)
{
  401bdc:	b538      	push	{r3, r4, r5, lr}
    SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
  401bde:	2000      	movs	r0, #0
  401be0:	4d0c      	ldr	r5, [pc, #48]	; (401c14 <SX1276SetLoRaOn+0x38>)
  401be2:	47a8      	blx	r5
        
    SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;	
  401be4:	4c0c      	ldr	r4, [pc, #48]	; (401c18 <SX1276SetLoRaOn+0x3c>)
	SX1276LR.RegOpMode&=~0x8;	// vynuluju bit pro LF
  401be6:	7861      	ldrb	r1, [r4, #1]
  401be8:	f021 0108 	bic.w	r1, r1, #8
  401bec:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401bf0:	7061      	strb	r1, [r4, #1]
    SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  401bf2:	2001      	movs	r0, #1
  401bf4:	4b09      	ldr	r3, [pc, #36]	; (401c1c <SX1276SetLoRaOn+0x40>)
  401bf6:	4798      	blx	r3
        
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  401bf8:	2001      	movs	r0, #1
  401bfa:	47a8      	blx	r5
                                    // RxDone               RxTimeout                   FhssChangeChannel           CadDone
   SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 |
  401bfc:	2300      	movs	r3, #0
  401bfe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
   RFLR_DIOMAPPING1_DIO1_00 ; 	//RXTimeout
   // RFLR_DIOMAPPING1_DIO2_00 |
   // RFLR_DIOMAPPING1_DIO3_10; //CRC error
   // CadDetected               ModeReady
   SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  401c02:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

                                    // CadDetected          ModeReady
    SX1276LR.RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
	
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  401c06:	2040      	movs	r0, #64	; 0x40
  401c08:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  401c0c:	2202      	movs	r2, #2
  401c0e:	4b04      	ldr	r3, [pc, #16]	; (401c20 <SX1276SetLoRaOn+0x44>)
  401c10:	4798      	blx	r3
  401c12:	bd38      	pop	{r3, r4, r5, pc}
  401c14:	00401a0d 	.word	0x00401a0d
  401c18:	2000ab4c 	.word	0x2000ab4c
  401c1c:	0040189d 	.word	0x0040189d
  401c20:	00401855 	.word	0x00401855

00401c24 <SX1276Init>:

#define CONF_ILI9341_CLOCK_SPEED   1000000UL


void SX1276Init( void )
{
  401c24:	b530      	push	{r4, r5, lr}
  401c26:	b083      	sub	sp, #12
  
	spi_flags_t spi_flags = SPI_MODE_0;
	//board_spi_select_id_t spi_select_id = 0;
	spi_master_init(SPI);
  401c28:	4c0b      	ldr	r4, [pc, #44]	; (401c58 <SX1276Init+0x34>)
  401c2a:	4620      	mov	r0, r4
  401c2c:	4b0b      	ldr	r3, [pc, #44]	; (401c5c <SX1276Init+0x38>)
  401c2e:	4798      	blx	r3
	//	spi_set_master_mode(CONF_ILI9341_SPI);
	spi_master_setup_device(SPI, &device_rf, spi_flags,	CONF_ILI9341_CLOCK_SPEED/4, 0);
  401c30:	2200      	movs	r2, #0
  401c32:	9200      	str	r2, [sp, #0]
  401c34:	4620      	mov	r0, r4
  401c36:	490a      	ldr	r1, [pc, #40]	; (401c60 <SX1276Init+0x3c>)
  401c38:	4b0a      	ldr	r3, [pc, #40]	; (401c64 <SX1276Init+0x40>)
  401c3a:	4d0b      	ldr	r5, [pc, #44]	; (401c68 <SX1276Init+0x44>)
  401c3c:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401c3e:	2301      	movs	r3, #1
  401c40:	6023      	str	r3, [r4, #0]

	//spi_set_peripheral_chip_select_value(CONF_ILI9341_SPI, 1);
	spi_enable(SPI);
	
    SX1276InitIo( );
  401c42:	4b0a      	ldr	r3, [pc, #40]	; (401c6c <SX1276Init+0x48>)
  401c44:	4798      	blx	r3
	SX1276Reset( );
  401c46:	4b0a      	ldr	r3, [pc, #40]	; (401c70 <SX1276Init+0x4c>)
  401c48:	4798      	blx	r3
	
	
	
#ifdef	LORA
	SX1276SetLoRaOn();
  401c4a:	4b0a      	ldr	r3, [pc, #40]	; (401c74 <SX1276Init+0x50>)
  401c4c:	4798      	blx	r3
	SX1276LoRaInit( );
  401c4e:	4b0a      	ldr	r3, [pc, #40]	; (401c78 <SX1276Init+0x54>)
  401c50:	4798      	blx	r3
	SX1276FskInit( );
#endif
    


}
  401c52:	b003      	add	sp, #12
  401c54:	bd30      	pop	{r4, r5, pc}
  401c56:	bf00      	nop
  401c58:	40008000 	.word	0x40008000
  401c5c:	00400375 	.word	0x00400375
  401c60:	20000958 	.word	0x20000958
  401c64:	0003d090 	.word	0x0003d090
  401c68:	004003c9 	.word	0x004003c9
  401c6c:	00401805 	.word	0x00401805
  401c70:	00401ba1 	.word	0x00401ba1
  401c74:	00401bdd 	.word	0x00401bdd
  401c78:	00401a59 	.word	0x00401a59

00401c7c <MPU6050_WriteBits>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 */
void MPU6050_WriteBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
  401c7c:	b570      	push	{r4, r5, r6, lr}
  401c7e:	b082      	sub	sp, #8
  401c80:	460d      	mov	r5, r1
  401c82:	4614      	mov	r4, r2
  401c84:	461e      	mov	r6, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401c86:	4608      	mov	r0, r1
  401c88:	f10d 0107 	add.w	r1, sp, #7
  401c8c:	2201      	movs	r2, #1
  401c8e:	4b0e      	ldr	r3, [pc, #56]	; (401cc8 <MPU6050_WriteBits+0x4c>)
  401c90:	4798      	blx	r3
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  401c92:	1ba1      	subs	r1, r4, r6
  401c94:	3101      	adds	r1, #1
  401c96:	2201      	movs	r2, #1
  401c98:	fa02 f306 	lsl.w	r3, r2, r6
  401c9c:	3b01      	subs	r3, #1
  401c9e:	408b      	lsls	r3, r1
    data <<= (bitStart - length + 1); // shift data into correct position
  401ca0:	f89d 0018 	ldrb.w	r0, [sp, #24]
  401ca4:	fa00 f101 	lsl.w	r1, r0, r1
  401ca8:	b2c9      	uxtb	r1, r1
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
  401caa:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401cae:	ea20 0003 	bic.w	r0, r0, r3
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
  401cb2:	400b      	ands	r3, r1
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
  401cb4:	4303      	orrs	r3, r0
  401cb6:	f88d 3007 	strb.w	r3, [sp, #7]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401cba:	4628      	mov	r0, r5
  401cbc:	f10d 0107 	add.w	r1, sp, #7
  401cc0:	4b02      	ldr	r3, [pc, #8]	; (401ccc <MPU6050_WriteBits+0x50>)
  401cc2:	4798      	blx	r3
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
    MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
}
  401cc4:	b002      	add	sp, #8
  401cc6:	bd70      	pop	{r4, r5, r6, pc}
  401cc8:	00401ec5 	.word	0x00401ec5
  401ccc:	00401e8d 	.word	0x00401e8d

00401cd0 <MPU6050_SetClockSource>:
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050_SetClockSource(uint8_t source)
{
  401cd0:	b510      	push	{r4, lr}
  401cd2:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
  401cd4:	9000      	str	r0, [sp, #0]
  401cd6:	2068      	movs	r0, #104	; 0x68
  401cd8:	216b      	movs	r1, #107	; 0x6b
  401cda:	2202      	movs	r2, #2
  401cdc:	2303      	movs	r3, #3
  401cde:	4c02      	ldr	r4, [pc, #8]	; (401ce8 <MPU6050_SetClockSource+0x18>)
  401ce0:	47a0      	blx	r4
}
  401ce2:	b002      	add	sp, #8
  401ce4:	bd10      	pop	{r4, pc}
  401ce6:	bf00      	nop
  401ce8:	00401c7d 	.word	0x00401c7d

00401cec <MPU6050_SetFullScaleGyroRange>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_SetFullScaleGyroRange(uint8_t range)
{
  401cec:	b510      	push	{r4, lr}
  401cee:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
  401cf0:	9000      	str	r0, [sp, #0]
  401cf2:	2068      	movs	r0, #104	; 0x68
  401cf4:	211b      	movs	r1, #27
  401cf6:	2204      	movs	r2, #4
  401cf8:	2302      	movs	r3, #2
  401cfa:	4c02      	ldr	r4, [pc, #8]	; (401d04 <MPU6050_SetFullScaleGyroRange+0x18>)
  401cfc:	47a0      	blx	r4
}
  401cfe:	b002      	add	sp, #8
  401d00:	bd10      	pop	{r4, pc}
  401d02:	bf00      	nop
  401d04:	00401c7d 	.word	0x00401c7d

00401d08 <MPU6050_SetFullScaleAccelRange>:
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see MPU6050_GetFullScaleAccelRange()
 */
void MPU6050_SetFullScaleAccelRange(uint8_t range)
{
  401d08:	b510      	push	{r4, lr}
  401d0a:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
  401d0c:	9000      	str	r0, [sp, #0]
  401d0e:	2068      	movs	r0, #104	; 0x68
  401d10:	211c      	movs	r1, #28
  401d12:	2204      	movs	r2, #4
  401d14:	2302      	movs	r3, #2
  401d16:	4c02      	ldr	r4, [pc, #8]	; (401d20 <MPU6050_SetFullScaleAccelRange+0x18>)
  401d18:	47a0      	blx	r4
}
  401d1a:	b002      	add	sp, #8
  401d1c:	bd10      	pop	{r4, pc}
  401d1e:	bf00      	nop
  401d20:	00401c7d 	.word	0x00401c7d

00401d24 <MPU6050_ReadBits>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in readTimeout)
 */
void MPU6050_ReadBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data)
{
  401d24:	b530      	push	{r4, r5, lr}
  401d26:	b083      	sub	sp, #12
  401d28:	4614      	mov	r4, r2
  401d2a:	461d      	mov	r5, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401d2c:	4608      	mov	r0, r1
  401d2e:	f10d 0107 	add.w	r1, sp, #7
  401d32:	2201      	movs	r2, #1
  401d34:	4b07      	ldr	r3, [pc, #28]	; (401d54 <MPU6050_ReadBits+0x30>)
  401d36:	4798      	blx	r3
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  401d38:	1b62      	subs	r2, r4, r5
  401d3a:	3201      	adds	r2, #1
  401d3c:	2301      	movs	r3, #1
  401d3e:	40ab      	lsls	r3, r5
  401d40:	3b01      	subs	r3, #1
  401d42:	4093      	lsls	r3, r2
     tmp &= mask;
  401d44:	f89d 1007 	ldrb.w	r1, [sp, #7]
     tmp >>= (bitStart - length + 1);
  401d48:	400b      	ands	r3, r1
  401d4a:	4113      	asrs	r3, r2
  401d4c:	9a06      	ldr	r2, [sp, #24]
  401d4e:	7013      	strb	r3, [r2, #0]
    *data = tmp;
}
  401d50:	b003      	add	sp, #12
  401d52:	bd30      	pop	{r4, r5, pc}
  401d54:	00401ec5 	.word	0x00401ec5

00401d58 <MPU6050_GetDeviceID>:
 * @see MPU6050_RA_WHO_AM_I
 * @see MPU6050_WHO_AM_I_BIT
 * @see MPU6050_WHO_AM_I_LENGTH
 */
uint8_t MPU6050_GetDeviceID(void)
{
  401d58:	b510      	push	{r4, lr}
  401d5a:	b084      	sub	sp, #16
    uint8_t tmp;
    MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, &tmp);
  401d5c:	f10d 030f 	add.w	r3, sp, #15
  401d60:	9300      	str	r3, [sp, #0]
  401d62:	2068      	movs	r0, #104	; 0x68
  401d64:	2175      	movs	r1, #117	; 0x75
  401d66:	2206      	movs	r2, #6
  401d68:	4613      	mov	r3, r2
  401d6a:	4c03      	ldr	r4, [pc, #12]	; (401d78 <MPU6050_GetDeviceID+0x20>)
  401d6c:	47a0      	blx	r4
    return tmp;
}
  401d6e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  401d72:	b004      	add	sp, #16
  401d74:	bd10      	pop	{r4, pc}
  401d76:	bf00      	nop
  401d78:	00401d25 	.word	0x00401d25

00401d7c <MPU6050_TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, FALSE otherwise
 */
bool MPU6050_TestConnection(void)
{
  401d7c:	b508      	push	{r3, lr}
	return MPU6050_GetDeviceID() == 0x34 ? true : false; //0b110100; 8-bit representation in hex = 0x34
  401d7e:	4b03      	ldr	r3, [pc, #12]	; (401d8c <MPU6050_TestConnection+0x10>)
  401d80:	4798      	blx	r3
}
  401d82:	2834      	cmp	r0, #52	; 0x34
  401d84:	bf14      	ite	ne
  401d86:	2000      	movne	r0, #0
  401d88:	2001      	moveq	r0, #1
  401d8a:	bd08      	pop	{r3, pc}
  401d8c:	00401d59 	.word	0x00401d59

00401d90 <MPU6050_Initialize>:
 * to their most sensitive settings, namely +/- 4g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050_Initialize(void)
{	
  401d90:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d92:	b083      	sub	sp, #12
	
	unsigned char data[6];
	
	delay_ms(100);
  401d94:	4f31      	ldr	r7, [pc, #196]	; (401e5c <MPU6050_Initialize+0xcc>)
  401d96:	4638      	mov	r0, r7
  401d98:	4e31      	ldr	r6, [pc, #196]	; (401e60 <MPU6050_Initialize+0xd0>)
  401d9a:	47b0      	blx	r6

	
    /* Reset device. */
    data[0] = BIT_RESET;
  401d9c:	ac02      	add	r4, sp, #8
  401d9e:	2380      	movs	r3, #128	; 0x80
  401da0:	f804 3d08 	strb.w	r3, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401da4:	206b      	movs	r0, #107	; 0x6b
  401da6:	4621      	mov	r1, r4
  401da8:	2201      	movs	r2, #1
  401daa:	4d2e      	ldr	r5, [pc, #184]	; (401e64 <MPU6050_Initialize+0xd4>)
  401dac:	47a8      	blx	r5

	
    /* Reset device. */
    data[0] = BIT_RESET;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	delay_ms(100);
  401dae:	4638      	mov	r0, r7
  401db0:	47b0      	blx	r6
	
	/* Wake up chip. */
	data[0] = 0x00;
  401db2:	2300      	movs	r3, #0
  401db4:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401db8:	206b      	movs	r0, #107	; 0x6b
  401dba:	4621      	mov	r1, r4
  401dbc:	2201      	movs	r2, #1
  401dbe:	47a8      	blx	r5
	
	/* Wake up chip. */
	data[0] = 0x00;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	while(!MPU6050_TestConnection())
  401dc0:	4c29      	ldr	r4, [pc, #164]	; (401e68 <MPU6050_Initialize+0xd8>)
  401dc2:	47a0      	blx	r4
  401dc4:	2800      	cmp	r0, #0
  401dc6:	d0fc      	beq.n	401dc2 <MPU6050_Initialize+0x32>
	{
		/*MPU6050_GetDeviceID();*/
	}
	
	 /* Wake up chip. */
	 data[0] = 0x00;
  401dc8:	2600      	movs	r6, #0
  401dca:	ac02      	add	r4, sp, #8
  401dcc:	f804 6d08 	strb.w	r6, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401dd0:	206b      	movs	r0, #107	; 0x6b
  401dd2:	4621      	mov	r1, r4
  401dd4:	2201      	movs	r2, #1
  401dd6:	4d23      	ldr	r5, [pc, #140]	; (401e64 <MPU6050_Initialize+0xd4>)
  401dd8:	47a8      	blx	r5
	
	 /* Wake up chip. */
	 data[0] = 0x00;
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	 /*set clock */
	 MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO );	// 
  401dda:	2001      	movs	r0, #1
  401ddc:	4b23      	ldr	r3, [pc, #140]	; (401e6c <MPU6050_Initialize+0xdc>)
  401dde:	4798      	blx	r3
	
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
  401de0:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401de4:	206b      	movs	r0, #107	; 0x6b
  401de6:	4621      	mov	r1, r4
  401de8:	2201      	movs	r2, #1
  401dea:	47a8      	blx	r5
	
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
 	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	data[0] = 0x00;
  401dec:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401df0:	2038      	movs	r0, #56	; 0x38
  401df2:	4621      	mov	r1, r4
  401df4:	2201      	movs	r2, #1
  401df6:	47a8      	blx	r5
  401df8:	2023      	movs	r0, #35	; 0x23
  401dfa:	4621      	mov	r1, r4
  401dfc:	2201      	movs	r2, #1
  401dfe:	47a8      	blx	r5
  401e00:	206b      	movs	r0, #107	; 0x6b
  401e02:	4621      	mov	r1, r4
  401e04:	2201      	movs	r2, #1
  401e06:	47a8      	blx	r5
  401e08:	2024      	movs	r0, #36	; 0x24
  401e0a:	4621      	mov	r1, r4
  401e0c:	2201      	movs	r2, #1
  401e0e:	47a8      	blx	r5
  401e10:	206a      	movs	r0, #106	; 0x6a
  401e12:	4621      	mov	r1, r4
  401e14:	2201      	movs	r2, #1
  401e16:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_INT_ENABLE);   // Disable all interrupts
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_FIFO_EN);      // Disable FIFO
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_PWR_MGMT_1);   // Turn on internal clock source
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_I2C_MST_CTRL); // Disable I2C master
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
  401e18:	230c      	movs	r3, #12
  401e1a:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401e1e:	206a      	movs	r0, #106	; 0x6a
  401e20:	4621      	mov	r1, r4
  401e22:	2201      	movs	r2, #1
  401e24:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Reset FIFO and DMP
			
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
  401e26:	2703      	movs	r7, #3
  401e28:	f88d 7000 	strb.w	r7, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401e2c:	201a      	movs	r0, #26
  401e2e:	4621      	mov	r1, r4
  401e30:	2201      	movs	r2, #1
  401e32:	47a8      	blx	r5
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
	 MPU6050_I2C_ByteWrite(10,&data[0], MPU6050_RA_CONFIG);
	
	 /* set sample rate */
	 data[0]=0;
  401e34:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401e38:	2019      	movs	r0, #25
  401e3a:	4621      	mov	r1, r4
  401e3c:	2201      	movs	r2, #1
  401e3e:	47a8      	blx	r5
	 /* set sample rate */
	 data[0]=0;
	 MPU6050_I2C_ByteWrite(10,data,MPU6050_RA_SMPLRT_DIV); // 1khz / (1 + 3) =250hz
	 
	 /* Set citlivost */
	 MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_2000);
  401e40:	4638      	mov	r0, r7
  401e42:	4b0b      	ldr	r3, [pc, #44]	; (401e70 <MPU6050_Initialize+0xe0>)
  401e44:	4798      	blx	r3
// 	 data[0]=0x14;
// 	 MPU6050_I2C_ByteWrite(10,data,0x1B);
	
	 MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_4);
  401e46:	2001      	movs	r0, #1
  401e48:	4b0a      	ldr	r3, [pc, #40]	; (401e74 <MPU6050_Initialize+0xe4>)
  401e4a:	4798      	blx	r3
	
#if (RAW_MPU9150==1)
	data[0]=0; // no INT
	
#elif (RAW_INT_MPU9150==1)
  	data[0]=0x1;//INT DRDY
  401e4c:	2201      	movs	r2, #1
  401e4e:	f88d 2000 	strb.w	r2, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401e52:	2038      	movs	r0, #56	; 0x38
  401e54:	4621      	mov	r1, r4
  401e56:	47a8      	blx	r5
#endif

  	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_INT_ENABLE);
	

}
  401e58:	b003      	add	sp, #12
  401e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401e5c:	000d1437 	.word	0x000d1437
  401e60:	20000001 	.word	0x20000001
  401e64:	00401e8d 	.word	0x00401e8d
  401e68:	00401d7d 	.word	0x00401d7d
  401e6c:	00401cd1 	.word	0x00401cd1
  401e70:	00401ced 	.word	0x00401ced
  401e74:	00401d09 	.word	0x00401d09

00401e78 <MPU9150_getMotion66>:
    *gz = ((((short)buffer[12]) << 8) | buffer[13])-offset[2];
}

/* not fifo, but clear data */
void MPU9150_getMotion66(uint8_t *buffer,short *offset)
{
  401e78:	b508      	push	{r3, lr}
  401e7a:	4601      	mov	r1, r0
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401e7c:	203b      	movs	r0, #59	; 0x3b
  401e7e:	220e      	movs	r2, #14
  401e80:	4b01      	ldr	r3, [pc, #4]	; (401e88 <MPU9150_getMotion66+0x10>)
  401e82:	4798      	blx	r3
  401e84:	bd08      	pop	{r3, pc}
  401e86:	bf00      	nop
  401e88:	00401ec5 	.word	0x00401ec5

00401e8c <MPU_9150_send>:
#include <asf.h>
#include "MPU_9150_HAL.h"
#include "MPU_9150.h"

void MPU_9150_send(unsigned char Adress, unsigned char *Data, unsigned char Length)
{
  401e8c:	b530      	push	{r4, r5, lr}
  401e8e:	b087      	sub	sp, #28
//	taskENTER_CRITICAL();

	twi_package_t packet_write = {
  401e90:	2300      	movs	r3, #0
  401e92:	9301      	str	r3, [sp, #4]
  401e94:	9305      	str	r3, [sp, #20]
  401e96:	f88d 0004 	strb.w	r0, [sp, #4]
  401e9a:	2301      	movs	r3, #1
  401e9c:	9302      	str	r3, [sp, #8]
  401e9e:	9103      	str	r1, [sp, #12]
  401ea0:	9204      	str	r2, [sp, #16]
  401ea2:	2368      	movs	r3, #104	; 0x68
  401ea4:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = Data,                        // transfer data destination buffer
		.length       = Length  // transfer data size (bytes)

	};
	
	while(twi_master_write(TWI0, &packet_write) != TWI_SUCCESS);
  401ea8:	4d04      	ldr	r5, [pc, #16]	; (401ebc <MPU_9150_send+0x30>)
  401eaa:	4c05      	ldr	r4, [pc, #20]	; (401ec0 <MPU_9150_send+0x34>)
  401eac:	4628      	mov	r0, r5
  401eae:	a901      	add	r1, sp, #4
  401eb0:	47a0      	blx	r4
  401eb2:	2800      	cmp	r0, #0
  401eb4:	d1fa      	bne.n	401eac <MPU_9150_send+0x20>
	//twi_master_write(&TWIC, &packet_write);
//	taskEXIT_CRITICAL();

}
  401eb6:	b007      	add	sp, #28
  401eb8:	bd30      	pop	{r4, r5, pc}
  401eba:	bf00      	nop
  401ebc:	40018000 	.word	0x40018000
  401ec0:	00400841 	.word	0x00400841

00401ec4 <MPU_9150_read>:
/**************************************/

void MPU_9150_read(unsigned char Adress, unsigned char *Data, short Length)
{	
  401ec4:	b500      	push	{lr}
  401ec6:	b087      	sub	sp, #28
	//taskENTER_CRITICAL();

	twi_package_t packet_read = {
  401ec8:	2300      	movs	r3, #0
  401eca:	9301      	str	r3, [sp, #4]
  401ecc:	9305      	str	r3, [sp, #20]
  401ece:	f88d 0004 	strb.w	r0, [sp, #4]
  401ed2:	2301      	movs	r3, #1
  401ed4:	9302      	str	r3, [sp, #8]
  401ed6:	9103      	str	r1, [sp, #12]
  401ed8:	9204      	str	r2, [sp, #16]
  401eda:	2368      	movs	r3, #104	; 0x68
  401edc:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = Length  // transfer data size (bytes)

	};
	// Perform a multi-byte read access then check the result.
	//twi_master_read(TWI0, &packet_read);
	twi_master_read(TWI0, &packet_read);
  401ee0:	4803      	ldr	r0, [pc, #12]	; (401ef0 <MPU_9150_read+0x2c>)
  401ee2:	a901      	add	r1, sp, #4
  401ee4:	4b03      	ldr	r3, [pc, #12]	; (401ef4 <MPU_9150_read+0x30>)
  401ee6:	4798      	blx	r3
	//twi

	//taskEXIT_CRITICAL();
}
  401ee8:	b007      	add	sp, #28
  401eea:	f85d fb04 	ldr.w	pc, [sp], #4
  401eee:	bf00      	nop
  401ef0:	40018000 	.word	0x40018000
  401ef4:	00400761 	.word	0x00400761

00401ef8 <MPU9150_INT>:
}

#endif

void MPU9150_INT(void)
{	
  401ef8:	b570      	push	{r4, r5, r6, lr}
  401efa:	b082      	sub	sp, #8
		
	signed portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken=pdFALSE;	//peruen se dokon cel= pdFalse
  401efc:	2300      	movs	r3, #0
  401efe:	9301      	str	r3, [sp, #4]
	
	/*xTaskResumeFromISR(Senzor_id);*/
//	pio_disable_interrupt(PIOB, PIO_PB0);
	//ioport_set_pin_level(PERIODE_PIN,true);
 	MPU9150_getMotion66(GL_XYZ.MPU_FIFO,offset);
  401f00:	480a      	ldr	r0, [pc, #40]	; (401f2c <MPU9150_INT+0x34>)
  401f02:	490b      	ldr	r1, [pc, #44]	; (401f30 <MPU9150_INT+0x38>)
  401f04:	4b0b      	ldr	r3, [pc, #44]	; (401f34 <MPU9150_INT+0x3c>)
  401f06:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401f08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401f0c:	4b0a      	ldr	r3, [pc, #40]	; (401f38 <MPU9150_INT+0x40>)
  401f0e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ClearPendingIRQ(PIOB_IRQn);
	//ioport_set_pin_level(PERIODE_PIN,false);
	
	//ioport_toggle_pin_level(PERIODE_PIN);
		
   	while(xQueueSendToBackFromISR(Queue_Senzor_Task,&GL_XYZ,&xHigherPriorityTaskWoken)!=pdTRUE); //ekm dokud se data neodelou do fronty
  401f12:	4e0a      	ldr	r6, [pc, #40]	; (401f3c <MPU9150_INT+0x44>)
  401f14:	4d05      	ldr	r5, [pc, #20]	; (401f2c <MPU9150_INT+0x34>)
  401f16:	4c0a      	ldr	r4, [pc, #40]	; (401f40 <MPU9150_INT+0x48>)
  401f18:	6830      	ldr	r0, [r6, #0]
  401f1a:	4629      	mov	r1, r5
  401f1c:	aa01      	add	r2, sp, #4
  401f1e:	2300      	movs	r3, #0
  401f20:	47a0      	blx	r4
  401f22:	2801      	cmp	r0, #1
  401f24:	d1f8      	bne.n	401f18 <MPU9150_INT+0x20>
  
   
   //if (xHigherPriorityTaskWoken==pdTRUE) portYIELD();

}
  401f26:	b002      	add	sp, #8
  401f28:	bd70      	pop	{r4, r5, r6, pc}
  401f2a:	bf00      	nop
  401f2c:	2000abbc 	.word	0x2000abbc
  401f30:	20000968 	.word	0x20000968
  401f34:	00401e79 	.word	0x00401e79
  401f38:	e000e100 	.word	0xe000e100
  401f3c:	2000abd8 	.word	0x2000abd8
  401f40:	00402815 	.word	0x00402815

00401f44 <INT_init>:

void INT_init(void)
{
  401f44:	b530      	push	{r4, r5, lr}
  401f46:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  401f48:	200c      	movs	r0, #12
  401f4a:	4b0c      	ldr	r3, [pc, #48]	; (401f7c <INT_init+0x38>)
  401f4c:	4798      	blx	r3
	
	pio_handler_set(PIOB, ID_PIOB, PIO_PB0, PIO_IT_RISE_EDGE, MPU9150_INT);
  401f4e:	4c0c      	ldr	r4, [pc, #48]	; (401f80 <INT_init+0x3c>)
  401f50:	4b0c      	ldr	r3, [pc, #48]	; (401f84 <INT_init+0x40>)
  401f52:	9300      	str	r3, [sp, #0]
  401f54:	4620      	mov	r0, r4
  401f56:	210c      	movs	r1, #12
  401f58:	2201      	movs	r2, #1
  401f5a:	2370      	movs	r3, #112	; 0x70
  401f5c:	4d0a      	ldr	r5, [pc, #40]	; (401f88 <INT_init+0x44>)
  401f5e:	47a8      	blx	r5
	
	pio_enable_interrupt(PIOB, PIO_PB0);
  401f60:	4620      	mov	r0, r4
  401f62:	2101      	movs	r1, #1
  401f64:	4b09      	ldr	r3, [pc, #36]	; (401f8c <INT_init+0x48>)
  401f66:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401f68:	4b09      	ldr	r3, [pc, #36]	; (401f90 <INT_init+0x4c>)
  401f6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401f6e:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401f70:	22a0      	movs	r2, #160	; 0xa0
  401f72:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	
	NVIC_EnableIRQ(PIOB_IRQn);
	NVIC_SetPriority(PIOB_IRQn,configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
}
  401f76:	b003      	add	sp, #12
  401f78:	bd30      	pop	{r4, r5, pc}
  401f7a:	bf00      	nop
  401f7c:	00403dc5 	.word	0x00403dc5
  401f80:	400e1000 	.word	0x400e1000
  401f84:	00401ef9 	.word	0x00401ef9
  401f88:	00403c5d 	.word	0x00403c5d
  401f8c:	004039ad 	.word	0x004039ad
  401f90:	e000e100 	.word	0xe000e100
  401f94:	00000000 	.word	0x00000000

00401f98 <Senzor_Task>:

void Senzor_Task(void *pvParameters)
{	
  401f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f9c:	b0a9      	sub	sp, #164	; 0xa4
 	short MagXYZ[3];
	short AccXYZ[3];
	
	double dt=0;
	uint8_t data[2];
	uhel[0]=0;
  401f9e:	2200      	movs	r2, #0
  401fa0:	4b6b      	ldr	r3, [pc, #428]	; (402150 <Senzor_Task+0x1b8>)
  401fa2:	601a      	str	r2, [r3, #0]
	
	taskENTER_CRITICAL();
  401fa4:	4b6b      	ldr	r3, [pc, #428]	; (402154 <Senzor_Task+0x1bc>)
  401fa6:	4798      	blx	r3
	twi_init();
  401fa8:	4b6b      	ldr	r3, [pc, #428]	; (402158 <Senzor_Task+0x1c0>)
  401faa:	4798      	blx	r3
	MPU6050_Initialize();
  401fac:	4b6b      	ldr	r3, [pc, #428]	; (40215c <Senzor_Task+0x1c4>)
  401fae:	4798      	blx	r3
	taskEXIT_CRITICAL();
  401fb0:	4b6b      	ldr	r3, [pc, #428]	; (402160 <Senzor_Task+0x1c8>)
  401fb2:	4798      	blx	r3
	CurrentTime=xTaskGetTickCount();
	LastTime=xTaskGetTickCount();
#elif ((RAW_INT_MPU9150==1))

		//MPU9150_Gyro_Tempr_Bias_no_fifo(offset);
		INT_init();
  401fb4:	4b6b      	ldr	r3, [pc, #428]	; (402164 <Senzor_Task+0x1cc>)
  401fb6:	4798      	blx	r3
		
#else
# error "Please specify Way to get a datta from MPU9150"
#endif
		
		offset[0]=-47;
  401fb8:	4b6b      	ldr	r3, [pc, #428]	; (402168 <Senzor_Task+0x1d0>)
  401fba:	f64f 72d1 	movw	r2, #65489	; 0xffd1
  401fbe:	801a      	strh	r2, [r3, #0]
		offset[1]=-7;
  401fc0:	f64f 72f9 	movw	r2, #65529	; 0xfff9
  401fc4:	805a      	strh	r2, [r3, #2]
		offset[2]=17;
  401fc6:	2211      	movs	r2, #17
  401fc8:	809a      	strh	r2, [r3, #4]
		uhel[1]+=(float)f_temp[1];
		uhel[2]+=(float)f_temp[2];
				 			
#elif ((RAW_INT_MPU9150==1))		
		 
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
  401fca:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 4021a0 <Senzor_Task+0x208>
  401fce:	f8db 0000 	ldr.w	r0, [fp]
  401fd2:	a924      	add	r1, sp, #144	; 0x90
  401fd4:	f04f 32ff 	mov.w	r2, #4294967295
  401fd8:	2300      	movs	r3, #0
  401fda:	4c64      	ldr	r4, [pc, #400]	; (40216c <Senzor_Task+0x1d4>)
  401fdc:	47a0      	blx	r4
  401fde:	2801      	cmp	r0, #1
  401fe0:	f040 8086 	bne.w	4020f0 <Senzor_Task+0x158>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401fe4:	4b62      	ldr	r3, [pc, #392]	; (402170 <Senzor_Task+0x1d8>)
  401fe6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401fea:	631a      	str	r2, [r3, #48]	; 0x30
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
  401fec:	4b5e      	ldr	r3, [pc, #376]	; (402168 <Senzor_Task+0x1d0>)
  401fee:	881a      	ldrh	r2, [r3, #0]
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
  401ff0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
  401ff4:	fa1f fa8a 	uxth.w	sl, sl
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
  401ff8:	8898      	ldrh	r0, [r3, #4]
  401ffa:	b283      	uxth	r3, r0
  401ffc:	9304      	str	r3, [sp, #16]
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
  401ffe:	f89d 0098 	ldrb.w	r0, [sp, #152]	; 0x98
  402002:	f89d 3099 	ldrb.w	r3, [sp, #153]	; 0x99
  402006:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  40200a:	1a98      	subs	r0, r3, r2
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
  40200c:	4c59      	ldr	r4, [pc, #356]	; (402174 <Senzor_Task+0x1dc>)
  40200e:	b200      	sxth	r0, r0
  402010:	47a0      	blx	r4
  402012:	f8df 9190 	ldr.w	r9, [pc, #400]	; 4021a4 <Senzor_Task+0x20c>
  402016:	4958      	ldr	r1, [pc, #352]	; (402178 <Senzor_Task+0x1e0>)
  402018:	47c8      	blx	r9
  40201a:	f8df 818c 	ldr.w	r8, [pc, #396]	; 4021a8 <Senzor_Task+0x210>
  40201e:	47c0      	blx	r8
  402020:	4f56      	ldr	r7, [pc, #344]	; (40217c <Senzor_Task+0x1e4>)
  402022:	a349      	add	r3, pc, #292	; (adr r3, 402148 <Senzor_Task+0x1b0>)
  402024:	e9d3 2300 	ldrd	r2, r3, [r3]
  402028:	47b8      	blx	r7
  40202a:	4e55      	ldr	r6, [pc, #340]	; (402180 <Senzor_Task+0x1e8>)
  40202c:	2200      	movs	r2, #0
  40202e:	4b55      	ldr	r3, [pc, #340]	; (402184 <Senzor_Task+0x1ec>)
  402030:	47b0      	blx	r6
  402032:	4d55      	ldr	r5, [pc, #340]	; (402188 <Senzor_Task+0x1f0>)
  402034:	47a8      	blx	r5
  402036:	9005      	str	r0, [sp, #20]
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
  402038:	f89d 009a 	ldrb.w	r0, [sp, #154]	; 0x9a
  40203c:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
  402040:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  402044:	ebca 0000 	rsb	r0, sl, r0
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
  402048:	b200      	sxth	r0, r0
  40204a:	47a0      	blx	r4
  40204c:	494a      	ldr	r1, [pc, #296]	; (402178 <Senzor_Task+0x1e0>)
  40204e:	47c8      	blx	r9
  402050:	47c0      	blx	r8
  402052:	a33d      	add	r3, pc, #244	; (adr r3, 402148 <Senzor_Task+0x1b0>)
  402054:	e9d3 2300 	ldrd	r2, r3, [r3]
  402058:	47b8      	blx	r7
  40205a:	2200      	movs	r2, #0
  40205c:	4b49      	ldr	r3, [pc, #292]	; (402184 <Senzor_Task+0x1ec>)
  40205e:	47b0      	blx	r6
  402060:	47a8      	blx	r5
  402062:	4682      	mov	sl, r0
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
  402064:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
  402068:	f89d 309d 	ldrb.w	r3, [sp, #157]	; 0x9d
  40206c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  402070:	9b04      	ldr	r3, [sp, #16]
  402072:	1ac0      	subs	r0, r0, r3
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
  402074:	b200      	sxth	r0, r0
  402076:	47a0      	blx	r4
  402078:	493f      	ldr	r1, [pc, #252]	; (402178 <Senzor_Task+0x1e0>)
  40207a:	47c8      	blx	r9
  40207c:	47c0      	blx	r8
  40207e:	a332      	add	r3, pc, #200	; (adr r3, 402148 <Senzor_Task+0x1b0>)
  402080:	e9d3 2300 	ldrd	r2, r3, [r3]
  402084:	47b8      	blx	r7
  402086:	2200      	movs	r2, #0
  402088:	4b3e      	ldr	r3, [pc, #248]	; (402184 <Senzor_Task+0x1ec>)
  40208a:	47b0      	blx	r6
  40208c:	47a8      	blx	r5
  40208e:	4606      	mov	r6, r0
		 
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
  402090:	f89d 0090 	ldrb.w	r0, [sp, #144]	; 0x90
  402094:	f89d 3091 	ldrb.w	r3, [sp, #145]	; 0x91
  402098:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
// 			LastTime=CurrentTime;
// 			CurrentTime=xTaskGetTickCount();
// 			dt=(double)((CurrentTime-LastTime));
			
			
			MadgwickAHRSupdateIMU(f_temp[0],f_temp[1],f_temp[2],(float)(AccXYZ[0]),(float)(AccXYZ[1]),(float)(AccXYZ[2]),0.001f,&Angles);//,0,0,0
  40209c:	b200      	sxth	r0, r0
  40209e:	47a0      	blx	r4
  4020a0:	4605      	mov	r5, r0
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
  4020a2:	f89d 0092 	ldrb.w	r0, [sp, #146]	; 0x92
  4020a6:	f89d 3093 	ldrb.w	r3, [sp, #147]	; 0x93
  4020aa:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
// 			LastTime=CurrentTime;
// 			CurrentTime=xTaskGetTickCount();
// 			dt=(double)((CurrentTime-LastTime));
			
			
			MadgwickAHRSupdateIMU(f_temp[0],f_temp[1],f_temp[2],(float)(AccXYZ[0]),(float)(AccXYZ[1]),(float)(AccXYZ[2]),0.001f,&Angles);//,0,0,0
  4020ae:	b200      	sxth	r0, r0
  4020b0:	47a0      	blx	r4
  4020b2:	9000      	str	r0, [sp, #0]
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
  4020b4:	f89d 0094 	ldrb.w	r0, [sp, #148]	; 0x94
  4020b8:	f89d 3095 	ldrb.w	r3, [sp, #149]	; 0x95
  4020bc:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
// 			LastTime=CurrentTime;
// 			CurrentTime=xTaskGetTickCount();
// 			dt=(double)((CurrentTime-LastTime));
			
			
			MadgwickAHRSupdateIMU(f_temp[0],f_temp[1],f_temp[2],(float)(AccXYZ[0]),(float)(AccXYZ[1]),(float)(AccXYZ[2]),0.001f,&Angles);//,0,0,0
  4020c0:	b200      	sxth	r0, r0
  4020c2:	47a0      	blx	r4
  4020c4:	9001      	str	r0, [sp, #4]
  4020c6:	4b31      	ldr	r3, [pc, #196]	; (40218c <Senzor_Task+0x1f4>)
  4020c8:	9302      	str	r3, [sp, #8]
  4020ca:	ab06      	add	r3, sp, #24
  4020cc:	9303      	str	r3, [sp, #12]
  4020ce:	9805      	ldr	r0, [sp, #20]
  4020d0:	4651      	mov	r1, sl
  4020d2:	4632      	mov	r2, r6
  4020d4:	462b      	mov	r3, r5
  4020d6:	4c2e      	ldr	r4, [pc, #184]	; (402190 <Senzor_Task+0x1f8>)
  4020d8:	47a0      	blx	r4
			
 			uhel[0]=Angles.pitch;
  4020da:	4b1d      	ldr	r3, [pc, #116]	; (402150 <Senzor_Task+0x1b8>)
  4020dc:	9a07      	ldr	r2, [sp, #28]
  4020de:	601a      	str	r2, [r3, #0]
 			uhel[1]=Angles.roll;
  4020e0:	9a06      	ldr	r2, [sp, #24]
  4020e2:	605a      	str	r2, [r3, #4]
 			uhel[2]=Angles.yaw;
  4020e4:	9a08      	ldr	r2, [sp, #32]
  4020e6:	609a      	str	r2, [r3, #8]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4020e8:	4b21      	ldr	r3, [pc, #132]	; (402170 <Senzor_Task+0x1d8>)
  4020ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4020ee:	635a      	str	r2, [r3, #52]	; 0x34
// 			  temp[0]=(short)(0.333f*1000);
// 			 temp[1]=(short)(0.999f*1000);
// 			 temp[2]=(short)(0.123f*1000);
// 			 temp[3]=(short)(0.111f*1000);
// 			 
    		temp[0]=(short)(uhel[0]);
  4020f0:	4f17      	ldr	r7, [pc, #92]	; (402150 <Senzor_Task+0x1b8>)
  4020f2:	4e28      	ldr	r6, [pc, #160]	; (402194 <Senzor_Task+0x1fc>)
  4020f4:	6838      	ldr	r0, [r7, #0]
  4020f6:	47b0      	blx	r6
  4020f8:	b285      	uxth	r5, r0
           	temp[1]=(short)(uhel[1]);
  4020fa:	6878      	ldr	r0, [r7, #4]
  4020fc:	47b0      	blx	r6
  4020fe:	b284      	uxth	r4, r0
           	temp[2]=(short)(uhel[2]);
  402100:	68b8      	ldr	r0, [r7, #8]
  402102:	47b0      	blx	r6
  402104:	b280      	uxth	r0, r0
// 						
//   			temp[0]	   =AccXYZ[0];
//   			temp[1]	   =AccXYZ[1];
//   			temp[2]	   =AccXYZ[2];
 				
			Semtech.Buffer[0]=(uint8_t)temp[0];	//LOW
  402106:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
			Semtech.Buffer[1]=(uint8_t)(temp[0]>>8);		//HIGH
  40210a:	f345 2507 	sbfx	r5, r5, #8, #8
  40210e:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
			Semtech.Buffer[2]=(uint8_t) temp[1];;
  402112:	f88d 4028 	strb.w	r4, [sp, #40]	; 0x28
			Semtech.Buffer[3]=(uint8_t) (temp[1]>>8);
  402116:	f344 2407 	sbfx	r4, r4, #8, #8
  40211a:	f88d 4029 	strb.w	r4, [sp, #41]	; 0x29
			Semtech.Buffer[4]=(uint8_t) temp[2];
  40211e:	f88d 002a 	strb.w	r0, [sp, #42]	; 0x2a
			Semtech.Buffer[5]=(uint8_t)( temp[2]>>8);
  402122:	f340 2007 	sbfx	r0, r0, #8, #8
  402126:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
// 			Semtech.Buffer[6]=(uint8_t) temp[3];
// 			Semtech.Buffer[7]=(uint8_t)( temp[3]>>8);
				
			Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  40212a:	2304      	movs	r3, #4
  40212c:	f8ad 308e 	strh.w	r3, [sp, #142]	; 0x8e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  402130:	23cb      	movs	r3, #203	; 0xcb
  402132:	f8ad 308c 	strh.w	r3, [sp, #140]	; 0x8c
			data[0]=1;
			data[2]=0;
			
		
			/* Send data to Matlab */
 			if(xQueueSend(Queue_RF_Task,&Semtech,100))	//pdPASS=1-
  402136:	4b18      	ldr	r3, [pc, #96]	; (402198 <Senzor_Task+0x200>)
  402138:	6818      	ldr	r0, [r3, #0]
  40213a:	a909      	add	r1, sp, #36	; 0x24
  40213c:	2264      	movs	r2, #100	; 0x64
  40213e:	2300      	movs	r3, #0
  402140:	4c16      	ldr	r4, [pc, #88]	; (40219c <Senzor_Task+0x204>)
  402142:	47a0      	blx	r4
 			{
 						
 			}

			
	}
  402144:	e743      	b.n	401fce <Senzor_Task+0x36>
  402146:	bf00      	nop
  402148:	54442d18 	.word	0x54442d18
  40214c:	400921fb 	.word	0x400921fb
  402150:	2000095c 	.word	0x2000095c
  402154:	004022bd 	.word	0x004022bd
  402158:	004009ad 	.word	0x004009ad
  40215c:	00401d91 	.word	0x00401d91
  402160:	004022dd 	.word	0x004022dd
  402164:	00401f45 	.word	0x00401f45
  402168:	20000968 	.word	0x20000968
  40216c:	004028a5 	.word	0x004028a5
  402170:	400e0e00 	.word	0x400e0e00
  402174:	00405609 	.word	0x00405609
  402178:	3d79fffe 	.word	0x3d79fffe
  40217c:	00404f41 	.word	0x00404f41
  402180:	00405195 	.word	0x00405195
  402184:	40668000 	.word	0x40668000
  402188:	004053f5 	.word	0x004053f5
  40218c:	3a83126f 	.word	0x3a83126f
  402190:	00400a91 	.word	0x00400a91
  402194:	00405a3d 	.word	0x00405a3d
  402198:	2000abd4 	.word	0x2000abd4
  40219c:	004026f5 	.word	0x004026f5
  4021a0:	2000abd8 	.word	0x2000abd8
  4021a4:	004056b1 	.word	0x004056b1
  4021a8:	00404e99 	.word	0x00404e99

004021ac <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4021ac:	f100 0308 	add.w	r3, r0, #8
  4021b0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4021b2:	f04f 32ff 	mov.w	r2, #4294967295
  4021b6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4021b8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4021ba:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4021bc:	2300      	movs	r3, #0
  4021be:	6003      	str	r3, [r0, #0]
  4021c0:	4770      	bx	lr
  4021c2:	bf00      	nop

004021c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4021c4:	2300      	movs	r3, #0
  4021c6:	6103      	str	r3, [r0, #16]
  4021c8:	4770      	bx	lr
  4021ca:	bf00      	nop

004021cc <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4021cc:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4021ce:	685a      	ldr	r2, [r3, #4]
  4021d0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4021d2:	6842      	ldr	r2, [r0, #4]
  4021d4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4021d6:	685a      	ldr	r2, [r3, #4]
  4021d8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4021da:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4021dc:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4021de:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4021e0:	6803      	ldr	r3, [r0, #0]
  4021e2:	3301      	adds	r3, #1
  4021e4:	6003      	str	r3, [r0, #0]
  4021e6:	4770      	bx	lr

004021e8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4021e8:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4021ea:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4021ec:	f1b4 3fff 	cmp.w	r4, #4294967295
  4021f0:	d101      	bne.n	4021f6 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4021f2:	6903      	ldr	r3, [r0, #16]
  4021f4:	e00a      	b.n	40220c <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4021f6:	f100 0308 	add.w	r3, r0, #8
  4021fa:	68c2      	ldr	r2, [r0, #12]
  4021fc:	6812      	ldr	r2, [r2, #0]
  4021fe:	4294      	cmp	r4, r2
  402200:	d304      	bcc.n	40220c <vListInsert+0x24>
  402202:	685b      	ldr	r3, [r3, #4]
  402204:	685a      	ldr	r2, [r3, #4]
  402206:	6812      	ldr	r2, [r2, #0]
  402208:	4294      	cmp	r4, r2
  40220a:	d2fa      	bcs.n	402202 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40220c:	685a      	ldr	r2, [r3, #4]
  40220e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  402210:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402212:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  402214:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402216:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402218:	6803      	ldr	r3, [r0, #0]
  40221a:	3301      	adds	r3, #1
  40221c:	6003      	str	r3, [r0, #0]
}
  40221e:	f85d 4b04 	ldr.w	r4, [sp], #4
  402222:	4770      	bx	lr

00402224 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  402224:	6843      	ldr	r3, [r0, #4]
  402226:	6882      	ldr	r2, [r0, #8]
  402228:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40222a:	6883      	ldr	r3, [r0, #8]
  40222c:	6842      	ldr	r2, [r0, #4]
  40222e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  402230:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  402232:	685a      	ldr	r2, [r3, #4]
  402234:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  402236:	bf04      	itt	eq
  402238:	6882      	ldreq	r2, [r0, #8]
  40223a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  40223c:	2200      	movs	r2, #0
  40223e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402240:	681a      	ldr	r2, [r3, #0]
  402242:	3a01      	subs	r2, #1
  402244:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  402246:	6818      	ldr	r0, [r3, #0]
}
  402248:	4770      	bx	lr
  40224a:	bf00      	nop

0040224c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40224c:	4803      	ldr	r0, [pc, #12]	; (40225c <prvPortStartFirstTask+0x10>)
  40224e:	6800      	ldr	r0, [r0, #0]
  402250:	6800      	ldr	r0, [r0, #0]
  402252:	f380 8808 	msr	MSP, r0
  402256:	b662      	cpsie	i
  402258:	df00      	svc	0
  40225a:	bf00      	nop
  40225c:	e000ed08 	.word	0xe000ed08

00402260 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  402260:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  402264:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  402268:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  40226c:	2300      	movs	r3, #0
  40226e:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  402272:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  402276:	3840      	subs	r0, #64	; 0x40
  402278:	4770      	bx	lr
  40227a:	bf00      	nop

0040227c <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  40227c:	4b06      	ldr	r3, [pc, #24]	; (402298 <pxCurrentTCBConst2>)
  40227e:	6819      	ldr	r1, [r3, #0]
  402280:	6808      	ldr	r0, [r1, #0]
  402282:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  402286:	f380 8809 	msr	PSP, r0
  40228a:	f04f 0000 	mov.w	r0, #0
  40228e:	f380 8811 	msr	BASEPRI, r0
  402292:	f04e 0e0d 	orr.w	lr, lr, #13
  402296:	4770      	bx	lr

00402298 <pxCurrentTCBConst2>:
  402298:	2000aa08 	.word	0x2000aa08

0040229c <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40229c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4022a0:	4b01      	ldr	r3, [pc, #4]	; (4022a8 <vPortYieldFromISR+0xc>)
  4022a2:	601a      	str	r2, [r3, #0]
  4022a4:	4770      	bx	lr
  4022a6:	bf00      	nop
  4022a8:	e000ed04 	.word	0xe000ed04

004022ac <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  4022ac:	f3ef 8011 	mrs	r0, BASEPRI
  4022b0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4022b4:	f381 8811 	msr	BASEPRI, r1
  4022b8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  4022ba:	2000      	movs	r0, #0

004022bc <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4022bc:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4022be:	4b03      	ldr	r3, [pc, #12]	; (4022cc <vPortEnterCritical+0x10>)
  4022c0:	4798      	blx	r3
	uxCriticalNesting++;
  4022c2:	4a03      	ldr	r2, [pc, #12]	; (4022d0 <vPortEnterCritical+0x14>)
  4022c4:	6813      	ldr	r3, [r2, #0]
  4022c6:	3301      	adds	r3, #1
  4022c8:	6013      	str	r3, [r2, #0]
  4022ca:	bd08      	pop	{r3, pc}
  4022cc:	004022ad 	.word	0x004022ad
  4022d0:	20000034 	.word	0x20000034

004022d4 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4022d4:	f380 8811 	msr	BASEPRI, r0
  4022d8:	4770      	bx	lr
  4022da:	bf00      	nop

004022dc <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  4022dc:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  4022de:	4a04      	ldr	r2, [pc, #16]	; (4022f0 <vPortExitCritical+0x14>)
  4022e0:	6813      	ldr	r3, [r2, #0]
  4022e2:	3b01      	subs	r3, #1
  4022e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4022e6:	b913      	cbnz	r3, 4022ee <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  4022e8:	2000      	movs	r0, #0
  4022ea:	4b02      	ldr	r3, [pc, #8]	; (4022f4 <vPortExitCritical+0x18>)
  4022ec:	4798      	blx	r3
  4022ee:	bd08      	pop	{r3, pc}
  4022f0:	20000034 	.word	0x20000034
  4022f4:	004022d5 	.word	0x004022d5

004022f8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4022f8:	f3ef 8009 	mrs	r0, PSP
  4022fc:	4b0c      	ldr	r3, [pc, #48]	; (402330 <pxCurrentTCBConst>)
  4022fe:	681a      	ldr	r2, [r3, #0]
  402300:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  402304:	6010      	str	r0, [r2, #0]
  402306:	e92d 4008 	stmdb	sp!, {r3, lr}
  40230a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  40230e:	f380 8811 	msr	BASEPRI, r0
  402312:	f000 fe8f 	bl	403034 <vTaskSwitchContext>
  402316:	f04f 0000 	mov.w	r0, #0
  40231a:	f380 8811 	msr	BASEPRI, r0
  40231e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  402322:	6819      	ldr	r1, [r3, #0]
  402324:	6808      	ldr	r0, [r1, #0]
  402326:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40232a:	f380 8809 	msr	PSP, r0
  40232e:	4770      	bx	lr

00402330 <pxCurrentTCBConst>:
  402330:	2000aa08 	.word	0x2000aa08

00402334 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  402334:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40233a:	4b05      	ldr	r3, [pc, #20]	; (402350 <SysTick_Handler+0x1c>)
  40233c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  40233e:	4b05      	ldr	r3, [pc, #20]	; (402354 <SysTick_Handler+0x20>)
  402340:	4798      	blx	r3
	{
		vTaskIncrementTick();
  402342:	4b05      	ldr	r3, [pc, #20]	; (402358 <SysTick_Handler+0x24>)
  402344:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  402346:	2000      	movs	r0, #0
  402348:	4b04      	ldr	r3, [pc, #16]	; (40235c <SysTick_Handler+0x28>)
  40234a:	4798      	blx	r3
  40234c:	bd08      	pop	{r3, pc}
  40234e:	bf00      	nop
  402350:	e000ed04 	.word	0xe000ed04
  402354:	004022ad 	.word	0x004022ad
  402358:	00402d3d 	.word	0x00402d3d
  40235c:	004022d5 	.word	0x004022d5

00402360 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  402360:	4a03      	ldr	r2, [pc, #12]	; (402370 <vPortSetupTimerInterrupt+0x10>)
  402362:	4b04      	ldr	r3, [pc, #16]	; (402374 <vPortSetupTimerInterrupt+0x14>)
  402364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  402366:	2207      	movs	r2, #7
  402368:	3b04      	subs	r3, #4
  40236a:	601a      	str	r2, [r3, #0]
  40236c:	4770      	bx	lr
  40236e:	bf00      	nop
  402370:	0001d4bf 	.word	0x0001d4bf
  402374:	e000e014 	.word	0xe000e014

00402378 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  402378:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40237a:	4b09      	ldr	r3, [pc, #36]	; (4023a0 <xPortStartScheduler+0x28>)
  40237c:	681a      	ldr	r2, [r3, #0]
  40237e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  402382:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  402384:	681a      	ldr	r2, [r3, #0]
  402386:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  40238a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  40238c:	4b05      	ldr	r3, [pc, #20]	; (4023a4 <xPortStartScheduler+0x2c>)
  40238e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  402390:	2400      	movs	r4, #0
  402392:	4b05      	ldr	r3, [pc, #20]	; (4023a8 <xPortStartScheduler+0x30>)
  402394:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  402396:	4b05      	ldr	r3, [pc, #20]	; (4023ac <xPortStartScheduler+0x34>)
  402398:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  40239a:	4620      	mov	r0, r4
  40239c:	bd10      	pop	{r4, pc}
  40239e:	bf00      	nop
  4023a0:	e000ed20 	.word	0xe000ed20
  4023a4:	00402361 	.word	0x00402361
  4023a8:	20000034 	.word	0x20000034
  4023ac:	0040224d 	.word	0x0040224d

004023b0 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4023b0:	4a13      	ldr	r2, [pc, #76]	; (402400 <prvInsertBlockIntoFreeList+0x50>)
  4023b2:	e000      	b.n	4023b6 <prvInsertBlockIntoFreeList+0x6>
  4023b4:	461a      	mov	r2, r3
  4023b6:	6813      	ldr	r3, [r2, #0]
  4023b8:	4283      	cmp	r3, r0
  4023ba:	d3fb      	bcc.n	4023b4 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4023bc:	b430      	push	{r4, r5}
  4023be:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4023c0:	6854      	ldr	r4, [r2, #4]
  4023c2:	1915      	adds	r5, r2, r4
  4023c4:	4285      	cmp	r5, r0
  4023c6:	d103      	bne.n	4023d0 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  4023c8:	6868      	ldr	r0, [r5, #4]
  4023ca:	4404      	add	r4, r0
  4023cc:	6054      	str	r4, [r2, #4]
  4023ce:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  4023d0:	6842      	ldr	r2, [r0, #4]
  4023d2:	1884      	adds	r4, r0, r2
  4023d4:	429c      	cmp	r4, r3
  4023d6:	d10c      	bne.n	4023f2 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  4023d8:	4b0a      	ldr	r3, [pc, #40]	; (402404 <prvInsertBlockIntoFreeList+0x54>)
  4023da:	681b      	ldr	r3, [r3, #0]
  4023dc:	429c      	cmp	r4, r3
  4023de:	d006      	beq.n	4023ee <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  4023e0:	6863      	ldr	r3, [r4, #4]
  4023e2:	441a      	add	r2, r3
  4023e4:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4023e6:	680b      	ldr	r3, [r1, #0]
  4023e8:	681b      	ldr	r3, [r3, #0]
  4023ea:	6003      	str	r3, [r0, #0]
  4023ec:	e002      	b.n	4023f4 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4023ee:	6004      	str	r4, [r0, #0]
  4023f0:	e000      	b.n	4023f4 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  4023f2:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4023f4:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4023f6:	bf18      	it	ne
  4023f8:	6008      	strne	r0, [r1, #0]
	}
}
  4023fa:	bc30      	pop	{r4, r5}
  4023fc:	4770      	bx	lr
  4023fe:	bf00      	nop
  402400:	2000a974 	.word	0x2000a974
  402404:	2000a970 	.word	0x2000a970

00402408 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402408:	b538      	push	{r3, r4, r5, lr}
  40240a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  40240c:	4b29      	ldr	r3, [pc, #164]	; (4024b4 <pvPortMalloc+0xac>)
  40240e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  402410:	4b29      	ldr	r3, [pc, #164]	; (4024b8 <pvPortMalloc+0xb0>)
  402412:	681b      	ldr	r3, [r3, #0]
  402414:	b99b      	cbnz	r3, 40243e <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  402416:	4a29      	ldr	r2, [pc, #164]	; (4024bc <pvPortMalloc+0xb4>)
  402418:	4b29      	ldr	r3, [pc, #164]	; (4024c0 <pvPortMalloc+0xb8>)
  40241a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  40241c:	2100      	movs	r1, #0
  40241e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  402420:	f649 72f0 	movw	r2, #40944	; 0x9ff0
  402424:	1898      	adds	r0, r3, r2
  402426:	4d24      	ldr	r5, [pc, #144]	; (4024b8 <pvPortMalloc+0xb0>)
  402428:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  40242a:	f649 75f4 	movw	r5, #40948	; 0x9ff4
  40242e:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  402430:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  402432:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  402434:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  402436:	4a23      	ldr	r2, [pc, #140]	; (4024c4 <pvPortMalloc+0xbc>)
  402438:	6813      	ldr	r3, [r2, #0]
  40243a:	3b10      	subs	r3, #16
  40243c:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  40243e:	2c00      	cmp	r4, #0
  402440:	d02e      	beq.n	4024a0 <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
  402442:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  402446:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40244a:	bf1c      	itt	ne
  40244c:	f022 0207 	bicne.w	r2, r2, #7
  402450:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  402452:	1e51      	subs	r1, r2, #1
  402454:	f649 73fe 	movw	r3, #40958	; 0x9ffe
  402458:	4299      	cmp	r1, r3
  40245a:	d823      	bhi.n	4024a4 <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  40245c:	4917      	ldr	r1, [pc, #92]	; (4024bc <pvPortMalloc+0xb4>)
  40245e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  402460:	e001      	b.n	402466 <pvPortMalloc+0x5e>
  402462:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  402464:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  402466:	6863      	ldr	r3, [r4, #4]
  402468:	429a      	cmp	r2, r3
  40246a:	d902      	bls.n	402472 <pvPortMalloc+0x6a>
  40246c:	6823      	ldr	r3, [r4, #0]
  40246e:	2b00      	cmp	r3, #0
  402470:	d1f7      	bne.n	402462 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  402472:	4b11      	ldr	r3, [pc, #68]	; (4024b8 <pvPortMalloc+0xb0>)
  402474:	681b      	ldr	r3, [r3, #0]
  402476:	429c      	cmp	r4, r3
  402478:	d016      	beq.n	4024a8 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  40247a:	680d      	ldr	r5, [r1, #0]
  40247c:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  40247e:	6823      	ldr	r3, [r4, #0]
  402480:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  402482:	6863      	ldr	r3, [r4, #4]
  402484:	1a9b      	subs	r3, r3, r2
  402486:	2b20      	cmp	r3, #32
  402488:	d904      	bls.n	402494 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  40248a:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  40248c:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  40248e:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  402490:	4b0d      	ldr	r3, [pc, #52]	; (4024c8 <pvPortMalloc+0xc0>)
  402492:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  402494:	4a0b      	ldr	r2, [pc, #44]	; (4024c4 <pvPortMalloc+0xbc>)
  402496:	6813      	ldr	r3, [r2, #0]
  402498:	6861      	ldr	r1, [r4, #4]
  40249a:	1a5b      	subs	r3, r3, r1
  40249c:	6013      	str	r3, [r2, #0]
  40249e:	e004      	b.n	4024aa <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  4024a0:	2500      	movs	r5, #0
  4024a2:	e002      	b.n	4024aa <pvPortMalloc+0xa2>
  4024a4:	2500      	movs	r5, #0
  4024a6:	e000      	b.n	4024aa <pvPortMalloc+0xa2>
  4024a8:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  4024aa:	4b08      	ldr	r3, [pc, #32]	; (4024cc <pvPortMalloc+0xc4>)
  4024ac:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  4024ae:	4628      	mov	r0, r5
  4024b0:	bd38      	pop	{r3, r4, r5, pc}
  4024b2:	bf00      	nop
  4024b4:	00402d0d 	.word	0x00402d0d
  4024b8:	2000a970 	.word	0x2000a970
  4024bc:	2000a974 	.word	0x2000a974
  4024c0:	20000970 	.word	0x20000970
  4024c4:	20000038 	.word	0x20000038
  4024c8:	004023b1 	.word	0x004023b1
  4024cc:	00402e5d 	.word	0x00402e5d

004024d0 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  4024d0:	b180      	cbz	r0, 4024f4 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4024d2:	b510      	push	{r4, lr}
  4024d4:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  4024d6:	4b08      	ldr	r3, [pc, #32]	; (4024f8 <vPortFree+0x28>)
  4024d8:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  4024da:	4a08      	ldr	r2, [pc, #32]	; (4024fc <vPortFree+0x2c>)
  4024dc:	6811      	ldr	r1, [r2, #0]
  4024de:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4024e2:	440b      	add	r3, r1
  4024e4:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  4024e6:	f1a4 0010 	sub.w	r0, r4, #16
  4024ea:	4b05      	ldr	r3, [pc, #20]	; (402500 <vPortFree+0x30>)
  4024ec:	4798      	blx	r3
		}
		xTaskResumeAll();
  4024ee:	4b05      	ldr	r3, [pc, #20]	; (402504 <vPortFree+0x34>)
  4024f0:	4798      	blx	r3
  4024f2:	bd10      	pop	{r4, pc}
  4024f4:	4770      	bx	lr
  4024f6:	bf00      	nop
  4024f8:	00402d0d 	.word	0x00402d0d
  4024fc:	20000038 	.word	0x20000038
  402500:	004023b1 	.word	0x004023b1
  402504:	00402e5d 	.word	0x00402e5d

00402508 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  402508:	b510      	push	{r4, lr}
  40250a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  40250c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40250e:	b93b      	cbnz	r3, 402520 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402510:	6803      	ldr	r3, [r0, #0]
  402512:	bb1b      	cbnz	r3, 40255c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402514:	6840      	ldr	r0, [r0, #4]
  402516:	4b13      	ldr	r3, [pc, #76]	; (402564 <prvCopyDataToQueue+0x5c>)
  402518:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40251a:	2300      	movs	r3, #0
  40251c:	6063      	str	r3, [r4, #4]
  40251e:	e01d      	b.n	40255c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  402520:	b96a      	cbnz	r2, 40253e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  402522:	6880      	ldr	r0, [r0, #8]
  402524:	461a      	mov	r2, r3
  402526:	4b10      	ldr	r3, [pc, #64]	; (402568 <prvCopyDataToQueue+0x60>)
  402528:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40252a:	68a2      	ldr	r2, [r4, #8]
  40252c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40252e:	4413      	add	r3, r2
  402530:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  402532:	6862      	ldr	r2, [r4, #4]
  402534:	4293      	cmp	r3, r2
  402536:	d311      	bcc.n	40255c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402538:	6823      	ldr	r3, [r4, #0]
  40253a:	60a3      	str	r3, [r4, #8]
  40253c:	e00e      	b.n	40255c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40253e:	68c0      	ldr	r0, [r0, #12]
  402540:	461a      	mov	r2, r3
  402542:	4b09      	ldr	r3, [pc, #36]	; (402568 <prvCopyDataToQueue+0x60>)
  402544:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  402546:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402548:	425b      	negs	r3, r3
  40254a:	68e2      	ldr	r2, [r4, #12]
  40254c:	441a      	add	r2, r3
  40254e:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  402550:	6821      	ldr	r1, [r4, #0]
  402552:	428a      	cmp	r2, r1
  402554:	d202      	bcs.n	40255c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  402556:	6862      	ldr	r2, [r4, #4]
  402558:	4413      	add	r3, r2
  40255a:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40255c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40255e:	3301      	adds	r3, #1
  402560:	63a3      	str	r3, [r4, #56]	; 0x38
  402562:	bd10      	pop	{r4, pc}
  402564:	00403381 	.word	0x00403381
  402568:	00405ae5 	.word	0x00405ae5

0040256c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  40256c:	b538      	push	{r3, r4, r5, lr}
  40256e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  402570:	6800      	ldr	r0, [r0, #0]
  402572:	b158      	cbz	r0, 40258c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  402574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  402576:	68dc      	ldr	r4, [r3, #12]
  402578:	4414      	add	r4, r2
  40257a:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  40257c:	685d      	ldr	r5, [r3, #4]
  40257e:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  402580:	bf28      	it	cs
  402582:	60d8      	strcs	r0, [r3, #12]
  402584:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  402586:	68d9      	ldr	r1, [r3, #12]
  402588:	4b01      	ldr	r3, [pc, #4]	; (402590 <prvCopyDataFromQueue+0x24>)
  40258a:	4798      	blx	r3
  40258c:	bd38      	pop	{r3, r4, r5, pc}
  40258e:	bf00      	nop
  402590:	00405ae5 	.word	0x00405ae5

00402594 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  402594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402596:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  402598:	4b1e      	ldr	r3, [pc, #120]	; (402614 <prvUnlockQueue+0x80>)
  40259a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40259c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40259e:	2b00      	cmp	r3, #0
  4025a0:	dd13      	ble.n	4025ca <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4025a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4025a4:	b91b      	cbnz	r3, 4025ae <prvUnlockQueue+0x1a>
  4025a6:	e010      	b.n	4025ca <prvUnlockQueue+0x36>
  4025a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4025aa:	b923      	cbnz	r3, 4025b6 <prvUnlockQueue+0x22>
  4025ac:	e00d      	b.n	4025ca <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4025ae:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4025b2:	4d19      	ldr	r5, [pc, #100]	; (402618 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4025b4:	4f19      	ldr	r7, [pc, #100]	; (40261c <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4025b6:	4630      	mov	r0, r6
  4025b8:	47a8      	blx	r5
  4025ba:	b100      	cbz	r0, 4025be <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4025bc:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  4025be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4025c0:	3b01      	subs	r3, #1
  4025c2:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4025c4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4025c6:	2b00      	cmp	r3, #0
  4025c8:	dcee      	bgt.n	4025a8 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4025ca:	f04f 33ff 	mov.w	r3, #4294967295
  4025ce:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4025d0:	4b13      	ldr	r3, [pc, #76]	; (402620 <prvUnlockQueue+0x8c>)
  4025d2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4025d4:	4b0f      	ldr	r3, [pc, #60]	; (402614 <prvUnlockQueue+0x80>)
  4025d6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4025d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4025da:	2b00      	cmp	r3, #0
  4025dc:	dd13      	ble.n	402606 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4025de:	6923      	ldr	r3, [r4, #16]
  4025e0:	b91b      	cbnz	r3, 4025ea <prvUnlockQueue+0x56>
  4025e2:	e010      	b.n	402606 <prvUnlockQueue+0x72>
  4025e4:	6923      	ldr	r3, [r4, #16]
  4025e6:	b923      	cbnz	r3, 4025f2 <prvUnlockQueue+0x5e>
  4025e8:	e00d      	b.n	402606 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4025ea:	f104 0610 	add.w	r6, r4, #16
  4025ee:	4d0a      	ldr	r5, [pc, #40]	; (402618 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  4025f0:	4f0a      	ldr	r7, [pc, #40]	; (40261c <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4025f2:	4630      	mov	r0, r6
  4025f4:	47a8      	blx	r5
  4025f6:	b100      	cbz	r0, 4025fa <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  4025f8:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  4025fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4025fc:	3b01      	subs	r3, #1
  4025fe:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402600:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402602:	2b00      	cmp	r3, #0
  402604:	dcee      	bgt.n	4025e4 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  402606:	f04f 33ff 	mov.w	r3, #4294967295
  40260a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  40260c:	4b04      	ldr	r3, [pc, #16]	; (402620 <prvUnlockQueue+0x8c>)
  40260e:	4798      	blx	r3
  402610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402612:	bf00      	nop
  402614:	004022bd 	.word	0x004022bd
  402618:	00403199 	.word	0x00403199
  40261c:	004032c9 	.word	0x004032c9
  402620:	004022dd 	.word	0x004022dd

00402624 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  402624:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402626:	b918      	cbnz	r0, 402630 <xQueueGenericReset+0xc>
  402628:	4b17      	ldr	r3, [pc, #92]	; (402688 <xQueueGenericReset+0x64>)
  40262a:	4798      	blx	r3
  40262c:	bf00      	nop
  40262e:	e7fd      	b.n	40262c <xQueueGenericReset+0x8>
  402630:	460d      	mov	r5, r1
  402632:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
  402634:	4b15      	ldr	r3, [pc, #84]	; (40268c <xQueueGenericReset+0x68>)
  402636:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402638:	6822      	ldr	r2, [r4, #0]
  40263a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40263c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40263e:	fb03 f301 	mul.w	r3, r3, r1
  402642:	18d0      	adds	r0, r2, r3
  402644:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  402646:	2000      	movs	r0, #0
  402648:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40264a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  40264c:	1a5b      	subs	r3, r3, r1
  40264e:	4413      	add	r3, r2
  402650:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  402652:	f04f 33ff 	mov.w	r3, #4294967295
  402656:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402658:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  40265a:	b955      	cbnz	r5, 402672 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40265c:	6923      	ldr	r3, [r4, #16]
  40265e:	b17b      	cbz	r3, 402680 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402660:	f104 0010 	add.w	r0, r4, #16
  402664:	4b0a      	ldr	r3, [pc, #40]	; (402690 <xQueueGenericReset+0x6c>)
  402666:	4798      	blx	r3
  402668:	2801      	cmp	r0, #1
  40266a:	d109      	bne.n	402680 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  40266c:	4b09      	ldr	r3, [pc, #36]	; (402694 <xQueueGenericReset+0x70>)
  40266e:	4798      	blx	r3
  402670:	e006      	b.n	402680 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402672:	f104 0010 	add.w	r0, r4, #16
  402676:	4d08      	ldr	r5, [pc, #32]	; (402698 <xQueueGenericReset+0x74>)
  402678:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40267a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40267e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  402680:	4b06      	ldr	r3, [pc, #24]	; (40269c <xQueueGenericReset+0x78>)
  402682:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  402684:	2001      	movs	r0, #1
  402686:	bd38      	pop	{r3, r4, r5, pc}
  402688:	004022ad 	.word	0x004022ad
  40268c:	004022bd 	.word	0x004022bd
  402690:	00403199 	.word	0x00403199
  402694:	0040229d 	.word	0x0040229d
  402698:	004021ad 	.word	0x004021ad
  40269c:	004022dd 	.word	0x004022dd

004026a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4026a0:	b570      	push	{r4, r5, r6, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4026a2:	b198      	cbz	r0, 4026cc <xQueueGenericCreate+0x2c>
  4026a4:	460d      	mov	r5, r1
  4026a6:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4026a8:	204c      	movs	r0, #76	; 0x4c
  4026aa:	4b0e      	ldr	r3, [pc, #56]	; (4026e4 <xQueueGenericCreate+0x44>)
  4026ac:	4798      	blx	r3
		if( pxNewQueue != NULL )
  4026ae:	4604      	mov	r4, r0
  4026b0:	b160      	cbz	r0, 4026cc <xQueueGenericCreate+0x2c>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4026b2:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4026b6:	3001      	adds	r0, #1
  4026b8:	4b0a      	ldr	r3, [pc, #40]	; (4026e4 <xQueueGenericCreate+0x44>)
  4026ba:	4798      	blx	r3
  4026bc:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  4026be:	b940      	cbnz	r0, 4026d2 <xQueueGenericCreate+0x32>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4026c0:	4620      	mov	r0, r4
  4026c2:	4b09      	ldr	r3, [pc, #36]	; (4026e8 <xQueueGenericCreate+0x48>)
  4026c4:	4798      	blx	r3
  4026c6:	e001      	b.n	4026cc <xQueueGenericCreate+0x2c>
			}
		}
	}

	configASSERT( xReturn );
  4026c8:	bf00      	nop
  4026ca:	e7fd      	b.n	4026c8 <xQueueGenericCreate+0x28>
  4026cc:	4b07      	ldr	r3, [pc, #28]	; (4026ec <xQueueGenericCreate+0x4c>)
  4026ce:	4798      	blx	r3
  4026d0:	e7fa      	b.n	4026c8 <xQueueGenericCreate+0x28>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4026d2:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4026d4:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4026d6:	4620      	mov	r0, r4
  4026d8:	2101      	movs	r1, #1
  4026da:	4b05      	ldr	r3, [pc, #20]	; (4026f0 <xQueueGenericCreate+0x50>)
  4026dc:	4798      	blx	r3
	}

	configASSERT( xReturn );

	return xReturn;
}
  4026de:	4620      	mov	r0, r4
  4026e0:	bd70      	pop	{r4, r5, r6, pc}
  4026e2:	bf00      	nop
  4026e4:	00402409 	.word	0x00402409
  4026e8:	004024d1 	.word	0x004024d1
  4026ec:	004022ad 	.word	0x004022ad
  4026f0:	00402625 	.word	0x00402625

004026f4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  4026f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4026f8:	b085      	sub	sp, #20
  4026fa:	9201      	str	r2, [sp, #4]
  4026fc:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  4026fe:	b918      	cbnz	r0, 402708 <xQueueGenericSend+0x14>
  402700:	4b38      	ldr	r3, [pc, #224]	; (4027e4 <xQueueGenericSend+0xf0>)
  402702:	4798      	blx	r3
  402704:	bf00      	nop
  402706:	e7fd      	b.n	402704 <xQueueGenericSend+0x10>
  402708:	468a      	mov	sl, r1
  40270a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40270c:	b929      	cbnz	r1, 40271a <xQueueGenericSend+0x26>
  40270e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402710:	b12b      	cbz	r3, 40271e <xQueueGenericSend+0x2a>
  402712:	4b34      	ldr	r3, [pc, #208]	; (4027e4 <xQueueGenericSend+0xf0>)
  402714:	4798      	blx	r3
  402716:	bf00      	nop
  402718:	e7fd      	b.n	402716 <xQueueGenericSend+0x22>
  40271a:	2700      	movs	r7, #0
  40271c:	e000      	b.n	402720 <xQueueGenericSend+0x2c>
  40271e:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402720:	4e31      	ldr	r6, [pc, #196]	; (4027e8 <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402722:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 402810 <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402726:	4d31      	ldr	r5, [pc, #196]	; (4027ec <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402728:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40272a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40272c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40272e:	429a      	cmp	r2, r3
  402730:	d212      	bcs.n	402758 <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402732:	4620      	mov	r0, r4
  402734:	4651      	mov	r1, sl
  402736:	9a00      	ldr	r2, [sp, #0]
  402738:	4b2d      	ldr	r3, [pc, #180]	; (4027f0 <xQueueGenericSend+0xfc>)
  40273a:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40273c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40273e:	b13b      	cbz	r3, 402750 <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402740:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402744:	4b2b      	ldr	r3, [pc, #172]	; (4027f4 <xQueueGenericSend+0x100>)
  402746:	4798      	blx	r3
  402748:	2801      	cmp	r0, #1
  40274a:	d101      	bne.n	402750 <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  40274c:	4b2a      	ldr	r3, [pc, #168]	; (4027f8 <xQueueGenericSend+0x104>)
  40274e:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  402750:	4b26      	ldr	r3, [pc, #152]	; (4027ec <xQueueGenericSend+0xf8>)
  402752:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  402754:	2001      	movs	r0, #1
  402756:	e042      	b.n	4027de <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402758:	9b01      	ldr	r3, [sp, #4]
  40275a:	b91b      	cbnz	r3, 402764 <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40275c:	4b23      	ldr	r3, [pc, #140]	; (4027ec <xQueueGenericSend+0xf8>)
  40275e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  402760:	2000      	movs	r0, #0
  402762:	e03c      	b.n	4027de <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
  402764:	b917      	cbnz	r7, 40276c <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402766:	a802      	add	r0, sp, #8
  402768:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  40276a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  40276c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40276e:	4b23      	ldr	r3, [pc, #140]	; (4027fc <xQueueGenericSend+0x108>)
  402770:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402772:	47b0      	blx	r6
  402774:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402776:	f1b3 3fff 	cmp.w	r3, #4294967295
  40277a:	bf04      	itt	eq
  40277c:	2300      	moveq	r3, #0
  40277e:	6463      	streq	r3, [r4, #68]	; 0x44
  402780:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402782:	f1b3 3fff 	cmp.w	r3, #4294967295
  402786:	bf04      	itt	eq
  402788:	2300      	moveq	r3, #0
  40278a:	64a3      	streq	r3, [r4, #72]	; 0x48
  40278c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40278e:	a802      	add	r0, sp, #8
  402790:	a901      	add	r1, sp, #4
  402792:	4b1b      	ldr	r3, [pc, #108]	; (402800 <xQueueGenericSend+0x10c>)
  402794:	4798      	blx	r3
  402796:	b9e0      	cbnz	r0, 4027d2 <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402798:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  40279a:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  40279e:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4027a2:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4027a4:	45c1      	cmp	r9, r8
  4027a6:	d10e      	bne.n	4027c6 <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4027a8:	f104 0010 	add.w	r0, r4, #16
  4027ac:	9901      	ldr	r1, [sp, #4]
  4027ae:	4b15      	ldr	r3, [pc, #84]	; (402804 <xQueueGenericSend+0x110>)
  4027b0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4027b2:	4620      	mov	r0, r4
  4027b4:	4b14      	ldr	r3, [pc, #80]	; (402808 <xQueueGenericSend+0x114>)
  4027b6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4027b8:	4b14      	ldr	r3, [pc, #80]	; (40280c <xQueueGenericSend+0x118>)
  4027ba:	4798      	blx	r3
  4027bc:	2800      	cmp	r0, #0
  4027be:	d1b3      	bne.n	402728 <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
  4027c0:	4b0d      	ldr	r3, [pc, #52]	; (4027f8 <xQueueGenericSend+0x104>)
  4027c2:	4798      	blx	r3
  4027c4:	e7b0      	b.n	402728 <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4027c6:	4620      	mov	r0, r4
  4027c8:	4b0f      	ldr	r3, [pc, #60]	; (402808 <xQueueGenericSend+0x114>)
  4027ca:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4027cc:	4b0f      	ldr	r3, [pc, #60]	; (40280c <xQueueGenericSend+0x118>)
  4027ce:	4798      	blx	r3
  4027d0:	e7aa      	b.n	402728 <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4027d2:	4620      	mov	r0, r4
  4027d4:	4b0c      	ldr	r3, [pc, #48]	; (402808 <xQueueGenericSend+0x114>)
  4027d6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4027d8:	4b0c      	ldr	r3, [pc, #48]	; (40280c <xQueueGenericSend+0x118>)
  4027da:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4027dc:	2000      	movs	r0, #0
		}
	}
}
  4027de:	b005      	add	sp, #20
  4027e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027e4:	004022ad 	.word	0x004022ad
  4027e8:	004022bd 	.word	0x004022bd
  4027ec:	004022dd 	.word	0x004022dd
  4027f0:	00402509 	.word	0x00402509
  4027f4:	00403199 	.word	0x00403199
  4027f8:	0040229d 	.word	0x0040229d
  4027fc:	00402d0d 	.word	0x00402d0d
  402800:	00403245 	.word	0x00403245
  402804:	004030f5 	.word	0x004030f5
  402808:	00402595 	.word	0x00402595
  40280c:	00402e5d 	.word	0x00402e5d
  402810:	0040321d 	.word	0x0040321d

00402814 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  402814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  402818:	b918      	cbnz	r0, 402822 <xQueueGenericSendFromISR+0xe>
  40281a:	4b1e      	ldr	r3, [pc, #120]	; (402894 <xQueueGenericSendFromISR+0x80>)
  40281c:	4798      	blx	r3
  40281e:	bf00      	nop
  402820:	e7fd      	b.n	40281e <xQueueGenericSendFromISR+0xa>
  402822:	460e      	mov	r6, r1
  402824:	4615      	mov	r5, r2
  402826:	4698      	mov	r8, r3
  402828:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40282a:	b929      	cbnz	r1, 402838 <xQueueGenericSendFromISR+0x24>
  40282c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40282e:	b11b      	cbz	r3, 402838 <xQueueGenericSendFromISR+0x24>
  402830:	4b18      	ldr	r3, [pc, #96]	; (402894 <xQueueGenericSendFromISR+0x80>)
  402832:	4798      	blx	r3
  402834:	bf00      	nop
  402836:	e7fd      	b.n	402834 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  402838:	4b16      	ldr	r3, [pc, #88]	; (402894 <xQueueGenericSendFromISR+0x80>)
  40283a:	4798      	blx	r3
  40283c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40283e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402840:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402842:	429a      	cmp	r2, r3
  402844:	d218      	bcs.n	402878 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402846:	4620      	mov	r0, r4
  402848:	4631      	mov	r1, r6
  40284a:	4642      	mov	r2, r8
  40284c:	4b12      	ldr	r3, [pc, #72]	; (402898 <xQueueGenericSendFromISR+0x84>)
  40284e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  402850:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402852:	f1b3 3fff 	cmp.w	r3, #4294967295
  402856:	d10a      	bne.n	40286e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402858:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40285a:	b17b      	cbz	r3, 40287c <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40285c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402860:	4b0e      	ldr	r3, [pc, #56]	; (40289c <xQueueGenericSendFromISR+0x88>)
  402862:	4798      	blx	r3
  402864:	b160      	cbz	r0, 402880 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  402866:	b16d      	cbz	r5, 402884 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  402868:	2401      	movs	r4, #1
  40286a:	602c      	str	r4, [r5, #0]
  40286c:	e00b      	b.n	402886 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40286e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402870:	3301      	adds	r3, #1
  402872:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402874:	2401      	movs	r4, #1
  402876:	e006      	b.n	402886 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402878:	2400      	movs	r4, #0
  40287a:	e004      	b.n	402886 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  40287c:	2401      	movs	r4, #1
  40287e:	e002      	b.n	402886 <xQueueGenericSendFromISR+0x72>
  402880:	2401      	movs	r4, #1
  402882:	e000      	b.n	402886 <xQueueGenericSendFromISR+0x72>
  402884:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402886:	4638      	mov	r0, r7
  402888:	4b05      	ldr	r3, [pc, #20]	; (4028a0 <xQueueGenericSendFromISR+0x8c>)
  40288a:	4798      	blx	r3

	return xReturn;
}
  40288c:	4620      	mov	r0, r4
  40288e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402892:	bf00      	nop
  402894:	004022ad 	.word	0x004022ad
  402898:	00402509 	.word	0x00402509
  40289c:	00403199 	.word	0x00403199
  4028a0:	004022d5 	.word	0x004022d5

004028a4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4028a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028a8:	b085      	sub	sp, #20
  4028aa:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  4028ac:	b918      	cbnz	r0, 4028b6 <xQueueGenericReceive+0x12>
  4028ae:	4b46      	ldr	r3, [pc, #280]	; (4029c8 <xQueueGenericReceive+0x124>)
  4028b0:	4798      	blx	r3
  4028b2:	bf00      	nop
  4028b4:	e7fd      	b.n	4028b2 <xQueueGenericReceive+0xe>
  4028b6:	4689      	mov	r9, r1
  4028b8:	469a      	mov	sl, r3
  4028ba:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4028bc:	b929      	cbnz	r1, 4028ca <xQueueGenericReceive+0x26>
  4028be:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4028c0:	b12b      	cbz	r3, 4028ce <xQueueGenericReceive+0x2a>
  4028c2:	4b41      	ldr	r3, [pc, #260]	; (4029c8 <xQueueGenericReceive+0x124>)
  4028c4:	4798      	blx	r3
  4028c6:	bf00      	nop
  4028c8:	e7fd      	b.n	4028c6 <xQueueGenericReceive+0x22>
  4028ca:	2700      	movs	r7, #0
  4028cc:	e000      	b.n	4028d0 <xQueueGenericReceive+0x2c>
  4028ce:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4028d0:	4e3e      	ldr	r6, [pc, #248]	; (4029cc <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4028d2:	f8df b128 	ldr.w	fp, [pc, #296]	; 4029fc <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  4028d6:	4d3e      	ldr	r5, [pc, #248]	; (4029d0 <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4028d8:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  4028da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4028dc:	b343      	cbz	r3, 402930 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  4028de:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4028e0:	4620      	mov	r0, r4
  4028e2:	4649      	mov	r1, r9
  4028e4:	4b3b      	ldr	r3, [pc, #236]	; (4029d4 <xQueueGenericReceive+0x130>)
  4028e6:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4028e8:	f1ba 0f00 	cmp.w	sl, #0
  4028ec:	d112      	bne.n	402914 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  4028ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4028f0:	3b01      	subs	r3, #1
  4028f2:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4028f4:	6823      	ldr	r3, [r4, #0]
  4028f6:	b913      	cbnz	r3, 4028fe <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4028f8:	4b37      	ldr	r3, [pc, #220]	; (4029d8 <xQueueGenericReceive+0x134>)
  4028fa:	4798      	blx	r3
  4028fc:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4028fe:	6923      	ldr	r3, [r4, #16]
  402900:	b193      	cbz	r3, 402928 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402902:	f104 0010 	add.w	r0, r4, #16
  402906:	4b35      	ldr	r3, [pc, #212]	; (4029dc <xQueueGenericReceive+0x138>)
  402908:	4798      	blx	r3
  40290a:	2801      	cmp	r0, #1
  40290c:	d10c      	bne.n	402928 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  40290e:	4b34      	ldr	r3, [pc, #208]	; (4029e0 <xQueueGenericReceive+0x13c>)
  402910:	4798      	blx	r3
  402912:	e009      	b.n	402928 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  402914:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402916:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402918:	b133      	cbz	r3, 402928 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40291a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40291e:	4b2f      	ldr	r3, [pc, #188]	; (4029dc <xQueueGenericReceive+0x138>)
  402920:	4798      	blx	r3
  402922:	b108      	cbz	r0, 402928 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  402924:	4b2e      	ldr	r3, [pc, #184]	; (4029e0 <xQueueGenericReceive+0x13c>)
  402926:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  402928:	4b29      	ldr	r3, [pc, #164]	; (4029d0 <xQueueGenericReceive+0x12c>)
  40292a:	4798      	blx	r3
				return pdPASS;
  40292c:	2001      	movs	r0, #1
  40292e:	e048      	b.n	4029c2 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402930:	9b01      	ldr	r3, [sp, #4]
  402932:	b91b      	cbnz	r3, 40293c <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402934:	4b26      	ldr	r3, [pc, #152]	; (4029d0 <xQueueGenericReceive+0x12c>)
  402936:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  402938:	2000      	movs	r0, #0
  40293a:	e042      	b.n	4029c2 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  40293c:	b917      	cbnz	r7, 402944 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40293e:	a802      	add	r0, sp, #8
  402940:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402942:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402944:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402946:	4b27      	ldr	r3, [pc, #156]	; (4029e4 <xQueueGenericReceive+0x140>)
  402948:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40294a:	47b0      	blx	r6
  40294c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40294e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402952:	bf04      	itt	eq
  402954:	2300      	moveq	r3, #0
  402956:	6463      	streq	r3, [r4, #68]	; 0x44
  402958:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40295a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40295e:	bf04      	itt	eq
  402960:	2300      	moveq	r3, #0
  402962:	64a3      	streq	r3, [r4, #72]	; 0x48
  402964:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402966:	a802      	add	r0, sp, #8
  402968:	a901      	add	r1, sp, #4
  40296a:	4b1f      	ldr	r3, [pc, #124]	; (4029e8 <xQueueGenericReceive+0x144>)
  40296c:	4798      	blx	r3
  40296e:	bb10      	cbnz	r0, 4029b6 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402970:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  402972:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402976:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402978:	f1b8 0f00 	cmp.w	r8, #0
  40297c:	d115      	bne.n	4029aa <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40297e:	6823      	ldr	r3, [r4, #0]
  402980:	b923      	cbnz	r3, 40298c <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  402982:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402984:	6860      	ldr	r0, [r4, #4]
  402986:	4b19      	ldr	r3, [pc, #100]	; (4029ec <xQueueGenericReceive+0x148>)
  402988:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  40298a:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40298c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402990:	9901      	ldr	r1, [sp, #4]
  402992:	4b17      	ldr	r3, [pc, #92]	; (4029f0 <xQueueGenericReceive+0x14c>)
  402994:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402996:	4620      	mov	r0, r4
  402998:	4b16      	ldr	r3, [pc, #88]	; (4029f4 <xQueueGenericReceive+0x150>)
  40299a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40299c:	4b16      	ldr	r3, [pc, #88]	; (4029f8 <xQueueGenericReceive+0x154>)
  40299e:	4798      	blx	r3
  4029a0:	2800      	cmp	r0, #0
  4029a2:	d199      	bne.n	4028d8 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
  4029a4:	4b0e      	ldr	r3, [pc, #56]	; (4029e0 <xQueueGenericReceive+0x13c>)
  4029a6:	4798      	blx	r3
  4029a8:	e796      	b.n	4028d8 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4029aa:	4620      	mov	r0, r4
  4029ac:	4b11      	ldr	r3, [pc, #68]	; (4029f4 <xQueueGenericReceive+0x150>)
  4029ae:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4029b0:	4b11      	ldr	r3, [pc, #68]	; (4029f8 <xQueueGenericReceive+0x154>)
  4029b2:	4798      	blx	r3
  4029b4:	e790      	b.n	4028d8 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4029b6:	4620      	mov	r0, r4
  4029b8:	4b0e      	ldr	r3, [pc, #56]	; (4029f4 <xQueueGenericReceive+0x150>)
  4029ba:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4029bc:	4b0e      	ldr	r3, [pc, #56]	; (4029f8 <xQueueGenericReceive+0x154>)
  4029be:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4029c0:	2000      	movs	r0, #0
		}
	}
}
  4029c2:	b005      	add	sp, #20
  4029c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029c8:	004022ad 	.word	0x004022ad
  4029cc:	004022bd 	.word	0x004022bd
  4029d0:	004022dd 	.word	0x004022dd
  4029d4:	0040256d 	.word	0x0040256d
  4029d8:	004032d5 	.word	0x004032d5
  4029dc:	00403199 	.word	0x00403199
  4029e0:	0040229d 	.word	0x0040229d
  4029e4:	00402d0d 	.word	0x00402d0d
  4029e8:	00403245 	.word	0x00403245
  4029ec:	00403301 	.word	0x00403301
  4029f0:	004030f5 	.word	0x004030f5
  4029f4:	00402595 	.word	0x00402595
  4029f8:	00402e5d 	.word	0x00402e5d
  4029fc:	0040321d 	.word	0x0040321d

00402a00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  402a00:	b538      	push	{r3, r4, r5, lr}
  402a02:	4604      	mov	r4, r0
  402a04:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  402a06:	4b0d      	ldr	r3, [pc, #52]	; (402a3c <vQueueWaitForMessageRestricted+0x3c>)
  402a08:	4798      	blx	r3
  402a0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a10:	bf04      	itt	eq
  402a12:	2300      	moveq	r3, #0
  402a14:	6463      	streq	r3, [r4, #68]	; 0x44
  402a16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a18:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a1c:	bf04      	itt	eq
  402a1e:	2300      	moveq	r3, #0
  402a20:	64a3      	streq	r3, [r4, #72]	; 0x48
  402a22:	4b07      	ldr	r3, [pc, #28]	; (402a40 <vQueueWaitForMessageRestricted+0x40>)
  402a24:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  402a26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402a28:	b923      	cbnz	r3, 402a34 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402a2a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402a2e:	4629      	mov	r1, r5
  402a30:	4b04      	ldr	r3, [pc, #16]	; (402a44 <vQueueWaitForMessageRestricted+0x44>)
  402a32:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  402a34:	4620      	mov	r0, r4
  402a36:	4b04      	ldr	r3, [pc, #16]	; (402a48 <vQueueWaitForMessageRestricted+0x48>)
  402a38:	4798      	blx	r3
  402a3a:	bd38      	pop	{r3, r4, r5, pc}
  402a3c:	004022bd 	.word	0x004022bd
  402a40:	004022dd 	.word	0x004022dd
  402a44:	00403155 	.word	0x00403155
  402a48:	00402595 	.word	0x00402595

00402a4c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  402a4c:	b510      	push	{r4, lr}
  402a4e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402a50:	4b0e      	ldr	r3, [pc, #56]	; (402a8c <prvAddCurrentTaskToDelayedList+0x40>)
  402a52:	681b      	ldr	r3, [r3, #0]
  402a54:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  402a56:	4b0e      	ldr	r3, [pc, #56]	; (402a90 <prvAddCurrentTaskToDelayedList+0x44>)
  402a58:	681b      	ldr	r3, [r3, #0]
  402a5a:	4298      	cmp	r0, r3
  402a5c:	d207      	bcs.n	402a6e <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402a5e:	4b0d      	ldr	r3, [pc, #52]	; (402a94 <prvAddCurrentTaskToDelayedList+0x48>)
  402a60:	6818      	ldr	r0, [r3, #0]
  402a62:	4b0a      	ldr	r3, [pc, #40]	; (402a8c <prvAddCurrentTaskToDelayedList+0x40>)
  402a64:	6819      	ldr	r1, [r3, #0]
  402a66:	3104      	adds	r1, #4
  402a68:	4b0b      	ldr	r3, [pc, #44]	; (402a98 <prvAddCurrentTaskToDelayedList+0x4c>)
  402a6a:	4798      	blx	r3
  402a6c:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402a6e:	4b0b      	ldr	r3, [pc, #44]	; (402a9c <prvAddCurrentTaskToDelayedList+0x50>)
  402a70:	6818      	ldr	r0, [r3, #0]
  402a72:	4b06      	ldr	r3, [pc, #24]	; (402a8c <prvAddCurrentTaskToDelayedList+0x40>)
  402a74:	6819      	ldr	r1, [r3, #0]
  402a76:	3104      	adds	r1, #4
  402a78:	4b07      	ldr	r3, [pc, #28]	; (402a98 <prvAddCurrentTaskToDelayedList+0x4c>)
  402a7a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  402a7c:	4b08      	ldr	r3, [pc, #32]	; (402aa0 <prvAddCurrentTaskToDelayedList+0x54>)
  402a7e:	681b      	ldr	r3, [r3, #0]
  402a80:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  402a82:	bf3c      	itt	cc
  402a84:	4b06      	ldrcc	r3, [pc, #24]	; (402aa0 <prvAddCurrentTaskToDelayedList+0x54>)
  402a86:	601c      	strcc	r4, [r3, #0]
  402a88:	bd10      	pop	{r4, pc}
  402a8a:	bf00      	nop
  402a8c:	2000aa08 	.word	0x2000aa08
  402a90:	2000aa24 	.word	0x2000aa24
  402a94:	2000aa28 	.word	0x2000aa28
  402a98:	004021e9 	.word	0x004021e9
  402a9c:	2000a994 	.word	0x2000a994
  402aa0:	2000003c 	.word	0x2000003c

00402aa4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402aa8:	b083      	sub	sp, #12
  402aaa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402aac:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402ab0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  402ab2:	9001      	str	r0, [sp, #4]
  402ab4:	b918      	cbnz	r0, 402abe <xTaskGenericCreate+0x1a>
  402ab6:	4b61      	ldr	r3, [pc, #388]	; (402c3c <xTaskGenericCreate+0x198>)
  402ab8:	4798      	blx	r3
  402aba:	bf00      	nop
  402abc:	e7fd      	b.n	402aba <xTaskGenericCreate+0x16>
  402abe:	4689      	mov	r9, r1
  402ac0:	4615      	mov	r5, r2
  402ac2:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  402ac4:	2f02      	cmp	r7, #2
  402ac6:	d903      	bls.n	402ad0 <xTaskGenericCreate+0x2c>
  402ac8:	4b5c      	ldr	r3, [pc, #368]	; (402c3c <xTaskGenericCreate+0x198>)
  402aca:	4798      	blx	r3
  402acc:	bf00      	nop
  402ace:	e7fd      	b.n	402acc <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  402ad0:	2044      	movs	r0, #68	; 0x44
  402ad2:	4b5b      	ldr	r3, [pc, #364]	; (402c40 <xTaskGenericCreate+0x19c>)
  402ad4:	4798      	blx	r3

	if( pxNewTCB != NULL )
  402ad6:	4604      	mov	r4, r0
  402ad8:	2800      	cmp	r0, #0
  402ada:	f000 80aa 	beq.w	402c32 <xTaskGenericCreate+0x18e>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402ade:	2e00      	cmp	r6, #0
  402ae0:	f040 80a4 	bne.w	402c2c <xTaskGenericCreate+0x188>
  402ae4:	00a8      	lsls	r0, r5, #2
  402ae6:	4b56      	ldr	r3, [pc, #344]	; (402c40 <xTaskGenericCreate+0x19c>)
  402ae8:	4798      	blx	r3
  402aea:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  402aec:	b918      	cbnz	r0, 402af6 <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  402aee:	4620      	mov	r0, r4
  402af0:	4b54      	ldr	r3, [pc, #336]	; (402c44 <xTaskGenericCreate+0x1a0>)
  402af2:	4798      	blx	r3
  402af4:	e09d      	b.n	402c32 <xTaskGenericCreate+0x18e>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  402af6:	21a5      	movs	r1, #165	; 0xa5
  402af8:	00aa      	lsls	r2, r5, #2
  402afa:	4b53      	ldr	r3, [pc, #332]	; (402c48 <xTaskGenericCreate+0x1a4>)
  402afc:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  402afe:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  402b02:	3d01      	subs	r5, #1
  402b04:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402b06:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  402b0a:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  402b0e:	f104 0034 	add.w	r0, r4, #52	; 0x34
  402b12:	4649      	mov	r1, r9
  402b14:	220a      	movs	r2, #10
  402b16:	4b4d      	ldr	r3, [pc, #308]	; (402c4c <xTaskGenericCreate+0x1a8>)
  402b18:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  402b1a:	2300      	movs	r3, #0
  402b1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  402b20:	463e      	mov	r6, r7
  402b22:	2f02      	cmp	r7, #2
  402b24:	bf28      	it	cs
  402b26:	2602      	movcs	r6, #2
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  402b28:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  402b2a:	6426      	str	r6, [r4, #64]	; 0x40
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402b2c:	f104 0904 	add.w	r9, r4, #4
  402b30:	4648      	mov	r0, r9
  402b32:	f8df a168 	ldr.w	sl, [pc, #360]	; 402c9c <xTaskGenericCreate+0x1f8>
  402b36:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402b38:	f104 0018 	add.w	r0, r4, #24
  402b3c:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402b3e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  402b40:	f1c6 0603 	rsb	r6, r6, #3
  402b44:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402b46:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402b48:	4628      	mov	r0, r5
  402b4a:	9901      	ldr	r1, [sp, #4]
  402b4c:	465a      	mov	r2, fp
  402b4e:	4b40      	ldr	r3, [pc, #256]	; (402c50 <xTaskGenericCreate+0x1ac>)
  402b50:	4798      	blx	r3
  402b52:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  402b54:	f010 0f07 	tst.w	r0, #7
  402b58:	d003      	beq.n	402b62 <xTaskGenericCreate+0xbe>
  402b5a:	4b38      	ldr	r3, [pc, #224]	; (402c3c <xTaskGenericCreate+0x198>)
  402b5c:	4798      	blx	r3
  402b5e:	bf00      	nop
  402b60:	e7fd      	b.n	402b5e <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
  402b62:	f1b8 0f00 	cmp.w	r8, #0
  402b66:	d001      	beq.n	402b6c <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  402b68:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  402b6c:	4b39      	ldr	r3, [pc, #228]	; (402c54 <xTaskGenericCreate+0x1b0>)
  402b6e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  402b70:	4a39      	ldr	r2, [pc, #228]	; (402c58 <xTaskGenericCreate+0x1b4>)
  402b72:	6813      	ldr	r3, [r2, #0]
  402b74:	3301      	adds	r3, #1
  402b76:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402b78:	4b38      	ldr	r3, [pc, #224]	; (402c5c <xTaskGenericCreate+0x1b8>)
  402b7a:	681b      	ldr	r3, [r3, #0]
  402b7c:	bb0b      	cbnz	r3, 402bc2 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  402b7e:	4b37      	ldr	r3, [pc, #220]	; (402c5c <xTaskGenericCreate+0x1b8>)
  402b80:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  402b82:	6813      	ldr	r3, [r2, #0]
  402b84:	2b01      	cmp	r3, #1
  402b86:	d126      	bne.n	402bd6 <xTaskGenericCreate+0x132>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  402b88:	4e35      	ldr	r6, [pc, #212]	; (402c60 <xTaskGenericCreate+0x1bc>)
  402b8a:	4630      	mov	r0, r6
  402b8c:	4d35      	ldr	r5, [pc, #212]	; (402c64 <xTaskGenericCreate+0x1c0>)
  402b8e:	47a8      	blx	r5
  402b90:	f106 0014 	add.w	r0, r6, #20
  402b94:	47a8      	blx	r5
  402b96:	f106 0028 	add.w	r0, r6, #40	; 0x28
  402b9a:	47a8      	blx	r5
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  402b9c:	f8df 8100 	ldr.w	r8, [pc, #256]	; 402ca0 <xTaskGenericCreate+0x1fc>
  402ba0:	4640      	mov	r0, r8
  402ba2:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402ba4:	4e30      	ldr	r6, [pc, #192]	; (402c68 <xTaskGenericCreate+0x1c4>)
  402ba6:	4630      	mov	r0, r6
  402ba8:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  402baa:	4830      	ldr	r0, [pc, #192]	; (402c6c <xTaskGenericCreate+0x1c8>)
  402bac:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  402bae:	4830      	ldr	r0, [pc, #192]	; (402c70 <xTaskGenericCreate+0x1cc>)
  402bb0:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  402bb2:	4830      	ldr	r0, [pc, #192]	; (402c74 <xTaskGenericCreate+0x1d0>)
  402bb4:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  402bb6:	4b30      	ldr	r3, [pc, #192]	; (402c78 <xTaskGenericCreate+0x1d4>)
  402bb8:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402bbc:	4b2f      	ldr	r3, [pc, #188]	; (402c7c <xTaskGenericCreate+0x1d8>)
  402bbe:	601e      	str	r6, [r3, #0]
  402bc0:	e009      	b.n	402bd6 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402bc2:	4b2f      	ldr	r3, [pc, #188]	; (402c80 <xTaskGenericCreate+0x1dc>)
  402bc4:	681b      	ldr	r3, [r3, #0]
  402bc6:	b933      	cbnz	r3, 402bd6 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402bc8:	4b24      	ldr	r3, [pc, #144]	; (402c5c <xTaskGenericCreate+0x1b8>)
  402bca:	681b      	ldr	r3, [r3, #0]
  402bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402bce:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  402bd0:	bf24      	itt	cs
  402bd2:	4b22      	ldrcs	r3, [pc, #136]	; (402c5c <xTaskGenericCreate+0x1b8>)
  402bd4:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  402bd6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402bd8:	4b2a      	ldr	r3, [pc, #168]	; (402c84 <xTaskGenericCreate+0x1e0>)
  402bda:	681b      	ldr	r3, [r3, #0]
  402bdc:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  402bde:	bf84      	itt	hi
  402be0:	4b28      	ldrhi	r3, [pc, #160]	; (402c84 <xTaskGenericCreate+0x1e0>)
  402be2:	6018      	strhi	r0, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
  402be4:	4a28      	ldr	r2, [pc, #160]	; (402c88 <xTaskGenericCreate+0x1e4>)
  402be6:	6813      	ldr	r3, [r2, #0]
  402be8:	3301      	adds	r3, #1
  402bea:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  402bec:	4b27      	ldr	r3, [pc, #156]	; (402c8c <xTaskGenericCreate+0x1e8>)
  402bee:	681b      	ldr	r3, [r3, #0]
  402bf0:	4298      	cmp	r0, r3
  402bf2:	bf84      	itt	hi
  402bf4:	4b25      	ldrhi	r3, [pc, #148]	; (402c8c <xTaskGenericCreate+0x1e8>)
  402bf6:	6018      	strhi	r0, [r3, #0]
  402bf8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402bfc:	4b18      	ldr	r3, [pc, #96]	; (402c60 <xTaskGenericCreate+0x1bc>)
  402bfe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c02:	4649      	mov	r1, r9
  402c04:	4b22      	ldr	r3, [pc, #136]	; (402c90 <xTaskGenericCreate+0x1ec>)
  402c06:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  402c08:	4b22      	ldr	r3, [pc, #136]	; (402c94 <xTaskGenericCreate+0x1f0>)
  402c0a:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  402c0c:	4b1c      	ldr	r3, [pc, #112]	; (402c80 <xTaskGenericCreate+0x1dc>)
  402c0e:	681b      	ldr	r3, [r3, #0]
  402c10:	b143      	cbz	r3, 402c24 <xTaskGenericCreate+0x180>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  402c12:	4b12      	ldr	r3, [pc, #72]	; (402c5c <xTaskGenericCreate+0x1b8>)
  402c14:	681b      	ldr	r3, [r3, #0]
  402c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402c18:	429f      	cmp	r7, r3
  402c1a:	d905      	bls.n	402c28 <xTaskGenericCreate+0x184>
			{
				portYIELD_WITHIN_API();
  402c1c:	4b1e      	ldr	r3, [pc, #120]	; (402c98 <xTaskGenericCreate+0x1f4>)
  402c1e:	4798      	blx	r3
  402c20:	2001      	movs	r0, #1
  402c22:	e008      	b.n	402c36 <xTaskGenericCreate+0x192>
  402c24:	2001      	movs	r0, #1
  402c26:	e006      	b.n	402c36 <xTaskGenericCreate+0x192>
  402c28:	2001      	movs	r0, #1
  402c2a:	e004      	b.n	402c36 <xTaskGenericCreate+0x192>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402c2c:	6306      	str	r6, [r0, #48]	; 0x30
  402c2e:	4630      	mov	r0, r6
  402c30:	e761      	b.n	402af6 <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402c32:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  402c36:	b003      	add	sp, #12
  402c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c3c:	004022ad 	.word	0x004022ad
  402c40:	00402409 	.word	0x00402409
  402c44:	004024d1 	.word	0x004024d1
  402c48:	00405c19 	.word	0x00405c19
  402c4c:	00405dbd 	.word	0x00405dbd
  402c50:	00402261 	.word	0x00402261
  402c54:	004022bd 	.word	0x004022bd
  402c58:	2000aa4c 	.word	0x2000aa4c
  402c5c:	2000aa08 	.word	0x2000aa08
  402c60:	2000a9c8 	.word	0x2000a9c8
  402c64:	004021ad 	.word	0x004021ad
  402c68:	2000a9b4 	.word	0x2000a9b4
  402c6c:	2000aa0c 	.word	0x2000aa0c
  402c70:	2000a9a0 	.word	0x2000a9a0
  402c74:	2000a980 	.word	0x2000a980
  402c78:	2000a994 	.word	0x2000a994
  402c7c:	2000aa28 	.word	0x2000aa28
  402c80:	2000a998 	.word	0x2000a998
  402c84:	2000aa50 	.word	0x2000aa50
  402c88:	2000aa30 	.word	0x2000aa30
  402c8c:	2000aa2c 	.word	0x2000aa2c
  402c90:	004021cd 	.word	0x004021cd
  402c94:	004022dd 	.word	0x004022dd
  402c98:	0040229d 	.word	0x0040229d
  402c9c:	004021c5 	.word	0x004021c5
  402ca0:	2000aa34 	.word	0x2000aa34

00402ca4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402ca4:	b510      	push	{r4, lr}
  402ca6:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  402ca8:	2300      	movs	r3, #0
  402caa:	9300      	str	r3, [sp, #0]
  402cac:	9301      	str	r3, [sp, #4]
  402cae:	9302      	str	r3, [sp, #8]
  402cb0:	9303      	str	r3, [sp, #12]
  402cb2:	480e      	ldr	r0, [pc, #56]	; (402cec <vTaskStartScheduler+0x48>)
  402cb4:	490e      	ldr	r1, [pc, #56]	; (402cf0 <vTaskStartScheduler+0x4c>)
  402cb6:	22c8      	movs	r2, #200	; 0xc8
  402cb8:	4c0e      	ldr	r4, [pc, #56]	; (402cf4 <vTaskStartScheduler+0x50>)
  402cba:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402cbc:	2801      	cmp	r0, #1
  402cbe:	d10e      	bne.n	402cde <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
  402cc0:	4b0d      	ldr	r3, [pc, #52]	; (402cf8 <vTaskStartScheduler+0x54>)
  402cc2:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  402cc4:	2801      	cmp	r0, #1
  402cc6:	d10a      	bne.n	402cde <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  402cc8:	4b0c      	ldr	r3, [pc, #48]	; (402cfc <vTaskStartScheduler+0x58>)
  402cca:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  402ccc:	2201      	movs	r2, #1
  402cce:	4b0c      	ldr	r3, [pc, #48]	; (402d00 <vTaskStartScheduler+0x5c>)
  402cd0:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402cd2:	2200      	movs	r2, #0
  402cd4:	4b0b      	ldr	r3, [pc, #44]	; (402d04 <vTaskStartScheduler+0x60>)
  402cd6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402cd8:	4b0b      	ldr	r3, [pc, #44]	; (402d08 <vTaskStartScheduler+0x64>)
  402cda:	4798      	blx	r3
  402cdc:	e004      	b.n	402ce8 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  402cde:	b918      	cbnz	r0, 402ce8 <vTaskStartScheduler+0x44>
  402ce0:	4b06      	ldr	r3, [pc, #24]	; (402cfc <vTaskStartScheduler+0x58>)
  402ce2:	4798      	blx	r3
  402ce4:	bf00      	nop
  402ce6:	e7fd      	b.n	402ce4 <vTaskStartScheduler+0x40>
}
  402ce8:	b004      	add	sp, #16
  402cea:	bd10      	pop	{r4, pc}
  402cec:	00402fa9 	.word	0x00402fa9
  402cf0:	00406bb8 	.word	0x00406bb8
  402cf4:	00402aa5 	.word	0x00402aa5
  402cf8:	00403479 	.word	0x00403479
  402cfc:	004022ad 	.word	0x004022ad
  402d00:	2000a998 	.word	0x2000a998
  402d04:	2000aa24 	.word	0x2000aa24
  402d08:	00402379 	.word	0x00402379

00402d0c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  402d0c:	4a02      	ldr	r2, [pc, #8]	; (402d18 <vTaskSuspendAll+0xc>)
  402d0e:	6813      	ldr	r3, [r2, #0]
  402d10:	3301      	adds	r3, #1
  402d12:	6013      	str	r3, [r2, #0]
  402d14:	4770      	bx	lr
  402d16:	bf00      	nop
  402d18:	2000aa04 	.word	0x2000aa04

00402d1c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  402d1c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  402d1e:	4b04      	ldr	r3, [pc, #16]	; (402d30 <xTaskGetTickCount+0x14>)
  402d20:	4798      	blx	r3
	{
		xTicks = xTickCount;
  402d22:	4b04      	ldr	r3, [pc, #16]	; (402d34 <xTaskGetTickCount+0x18>)
  402d24:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  402d26:	4b04      	ldr	r3, [pc, #16]	; (402d38 <xTaskGetTickCount+0x1c>)
  402d28:	4798      	blx	r3

	return xTicks;
}
  402d2a:	4620      	mov	r0, r4
  402d2c:	bd10      	pop	{r4, pc}
  402d2e:	bf00      	nop
  402d30:	004022bd 	.word	0x004022bd
  402d34:	2000aa24 	.word	0x2000aa24
  402d38:	004022dd 	.word	0x004022dd

00402d3c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  402d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402d40:	4b3a      	ldr	r3, [pc, #232]	; (402e2c <vTaskIncrementTick+0xf0>)
  402d42:	681b      	ldr	r3, [r3, #0]
  402d44:	2b00      	cmp	r3, #0
  402d46:	d16b      	bne.n	402e20 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
  402d48:	4b39      	ldr	r3, [pc, #228]	; (402e30 <vTaskIncrementTick+0xf4>)
  402d4a:	681a      	ldr	r2, [r3, #0]
  402d4c:	3201      	adds	r2, #1
  402d4e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  402d50:	681b      	ldr	r3, [r3, #0]
  402d52:	bb03      	cbnz	r3, 402d96 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  402d54:	4b37      	ldr	r3, [pc, #220]	; (402e34 <vTaskIncrementTick+0xf8>)
  402d56:	681b      	ldr	r3, [r3, #0]
  402d58:	681b      	ldr	r3, [r3, #0]
  402d5a:	b11b      	cbz	r3, 402d64 <vTaskIncrementTick+0x28>
  402d5c:	4b36      	ldr	r3, [pc, #216]	; (402e38 <vTaskIncrementTick+0xfc>)
  402d5e:	4798      	blx	r3
  402d60:	bf00      	nop
  402d62:	e7fd      	b.n	402d60 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  402d64:	4b33      	ldr	r3, [pc, #204]	; (402e34 <vTaskIncrementTick+0xf8>)
  402d66:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  402d68:	4a34      	ldr	r2, [pc, #208]	; (402e3c <vTaskIncrementTick+0x100>)
  402d6a:	6810      	ldr	r0, [r2, #0]
  402d6c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  402d6e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  402d70:	4933      	ldr	r1, [pc, #204]	; (402e40 <vTaskIncrementTick+0x104>)
  402d72:	680a      	ldr	r2, [r1, #0]
  402d74:	3201      	adds	r2, #1
  402d76:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402d78:	681b      	ldr	r3, [r3, #0]
  402d7a:	681b      	ldr	r3, [r3, #0]
  402d7c:	b923      	cbnz	r3, 402d88 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  402d7e:	f04f 32ff 	mov.w	r2, #4294967295
  402d82:	4b30      	ldr	r3, [pc, #192]	; (402e44 <vTaskIncrementTick+0x108>)
  402d84:	601a      	str	r2, [r3, #0]
  402d86:	e006      	b.n	402d96 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402d88:	4b2a      	ldr	r3, [pc, #168]	; (402e34 <vTaskIncrementTick+0xf8>)
  402d8a:	681b      	ldr	r3, [r3, #0]
  402d8c:	68db      	ldr	r3, [r3, #12]
  402d8e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402d90:	685a      	ldr	r2, [r3, #4]
  402d92:	4b2c      	ldr	r3, [pc, #176]	; (402e44 <vTaskIncrementTick+0x108>)
  402d94:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  402d96:	4b26      	ldr	r3, [pc, #152]	; (402e30 <vTaskIncrementTick+0xf4>)
  402d98:	681a      	ldr	r2, [r3, #0]
  402d9a:	4b2a      	ldr	r3, [pc, #168]	; (402e44 <vTaskIncrementTick+0x108>)
  402d9c:	681b      	ldr	r3, [r3, #0]
  402d9e:	429a      	cmp	r2, r3
  402da0:	d342      	bcc.n	402e28 <vTaskIncrementTick+0xec>
  402da2:	4b24      	ldr	r3, [pc, #144]	; (402e34 <vTaskIncrementTick+0xf8>)
  402da4:	681b      	ldr	r3, [r3, #0]
  402da6:	681b      	ldr	r3, [r3, #0]
  402da8:	b16b      	cbz	r3, 402dc6 <vTaskIncrementTick+0x8a>
  402daa:	4b22      	ldr	r3, [pc, #136]	; (402e34 <vTaskIncrementTick+0xf8>)
  402dac:	681b      	ldr	r3, [r3, #0]
  402dae:	68db      	ldr	r3, [r3, #12]
  402db0:	68dc      	ldr	r4, [r3, #12]
  402db2:	6863      	ldr	r3, [r4, #4]
  402db4:	4a1e      	ldr	r2, [pc, #120]	; (402e30 <vTaskIncrementTick+0xf4>)
  402db6:	6812      	ldr	r2, [r2, #0]
  402db8:	4293      	cmp	r3, r2
  402dba:	d813      	bhi.n	402de4 <vTaskIncrementTick+0xa8>
  402dbc:	4e22      	ldr	r6, [pc, #136]	; (402e48 <vTaskIncrementTick+0x10c>)
  402dbe:	4f23      	ldr	r7, [pc, #140]	; (402e4c <vTaskIncrementTick+0x110>)
  402dc0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 402e58 <vTaskIncrementTick+0x11c>
  402dc4:	e012      	b.n	402dec <vTaskIncrementTick+0xb0>
  402dc6:	f04f 32ff 	mov.w	r2, #4294967295
  402dca:	4b1e      	ldr	r3, [pc, #120]	; (402e44 <vTaskIncrementTick+0x108>)
  402dcc:	601a      	str	r2, [r3, #0]
  402dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dd2:	4b18      	ldr	r3, [pc, #96]	; (402e34 <vTaskIncrementTick+0xf8>)
  402dd4:	681b      	ldr	r3, [r3, #0]
  402dd6:	68db      	ldr	r3, [r3, #12]
  402dd8:	68dc      	ldr	r4, [r3, #12]
  402dda:	6863      	ldr	r3, [r4, #4]
  402ddc:	4a14      	ldr	r2, [pc, #80]	; (402e30 <vTaskIncrementTick+0xf4>)
  402dde:	6812      	ldr	r2, [r2, #0]
  402de0:	4293      	cmp	r3, r2
  402de2:	d903      	bls.n	402dec <vTaskIncrementTick+0xb0>
  402de4:	4a17      	ldr	r2, [pc, #92]	; (402e44 <vTaskIncrementTick+0x108>)
  402de6:	6013      	str	r3, [r2, #0]
  402de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dec:	1d25      	adds	r5, r4, #4
  402dee:	4628      	mov	r0, r5
  402df0:	47b0      	blx	r6
  402df2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402df4:	b113      	cbz	r3, 402dfc <vTaskIncrementTick+0xc0>
  402df6:	f104 0018 	add.w	r0, r4, #24
  402dfa:	47b0      	blx	r6
  402dfc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402dfe:	683b      	ldr	r3, [r7, #0]
  402e00:	4298      	cmp	r0, r3
  402e02:	bf88      	it	hi
  402e04:	6038      	strhi	r0, [r7, #0]
  402e06:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402e0a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  402e0e:	4629      	mov	r1, r5
  402e10:	4b0f      	ldr	r3, [pc, #60]	; (402e50 <vTaskIncrementTick+0x114>)
  402e12:	4798      	blx	r3
  402e14:	4b07      	ldr	r3, [pc, #28]	; (402e34 <vTaskIncrementTick+0xf8>)
  402e16:	681b      	ldr	r3, [r3, #0]
  402e18:	681b      	ldr	r3, [r3, #0]
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	d1d9      	bne.n	402dd2 <vTaskIncrementTick+0x96>
  402e1e:	e7d2      	b.n	402dc6 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
  402e20:	4a0c      	ldr	r2, [pc, #48]	; (402e54 <vTaskIncrementTick+0x118>)
  402e22:	6813      	ldr	r3, [r2, #0]
  402e24:	3301      	adds	r3, #1
  402e26:	6013      	str	r3, [r2, #0]
  402e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e2c:	2000aa04 	.word	0x2000aa04
  402e30:	2000aa24 	.word	0x2000aa24
  402e34:	2000a994 	.word	0x2000a994
  402e38:	004022ad 	.word	0x004022ad
  402e3c:	2000aa28 	.word	0x2000aa28
  402e40:	2000aa20 	.word	0x2000aa20
  402e44:	2000003c 	.word	0x2000003c
  402e48:	00402225 	.word	0x00402225
  402e4c:	2000aa2c 	.word	0x2000aa2c
  402e50:	004021cd 	.word	0x004021cd
  402e54:	2000a97c 	.word	0x2000a97c
  402e58:	2000a9c8 	.word	0x2000a9c8

00402e5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  402e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  402e60:	4b30      	ldr	r3, [pc, #192]	; (402f24 <xTaskResumeAll+0xc8>)
  402e62:	681b      	ldr	r3, [r3, #0]
  402e64:	b91b      	cbnz	r3, 402e6e <xTaskResumeAll+0x12>
  402e66:	4b30      	ldr	r3, [pc, #192]	; (402f28 <xTaskResumeAll+0xcc>)
  402e68:	4798      	blx	r3
  402e6a:	bf00      	nop
  402e6c:	e7fd      	b.n	402e6a <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  402e6e:	4b2f      	ldr	r3, [pc, #188]	; (402f2c <xTaskResumeAll+0xd0>)
  402e70:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  402e72:	4b2c      	ldr	r3, [pc, #176]	; (402f24 <xTaskResumeAll+0xc8>)
  402e74:	681a      	ldr	r2, [r3, #0]
  402e76:	3a01      	subs	r2, #1
  402e78:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402e7a:	681b      	ldr	r3, [r3, #0]
  402e7c:	2b00      	cmp	r3, #0
  402e7e:	d149      	bne.n	402f14 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  402e80:	4b2b      	ldr	r3, [pc, #172]	; (402f30 <xTaskResumeAll+0xd4>)
  402e82:	681b      	ldr	r3, [r3, #0]
  402e84:	bb03      	cbnz	r3, 402ec8 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  402e86:	2400      	movs	r4, #0
  402e88:	e047      	b.n	402f1a <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  402e8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
  402e8e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  402e90:	f104 0018 	add.w	r0, r4, #24
  402e94:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  402e96:	f104 0904 	add.w	r9, r4, #4
  402e9a:	4648      	mov	r0, r9
  402e9c:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  402e9e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402ea0:	6833      	ldr	r3, [r6, #0]
  402ea2:	4298      	cmp	r0, r3
  402ea4:	bf88      	it	hi
  402ea6:	6030      	strhi	r0, [r6, #0]
  402ea8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402eac:	4b21      	ldr	r3, [pc, #132]	; (402f34 <xTaskResumeAll+0xd8>)
  402eae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402eb2:	4649      	mov	r1, r9
  402eb4:	4b20      	ldr	r3, [pc, #128]	; (402f38 <xTaskResumeAll+0xdc>)
  402eb6:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402eb8:	4b20      	ldr	r3, [pc, #128]	; (402f3c <xTaskResumeAll+0xe0>)
  402eba:	681b      	ldr	r3, [r3, #0]
  402ebc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  402ec0:	429a      	cmp	r2, r3
  402ec2:	bf28      	it	cs
  402ec4:	2501      	movcs	r5, #1
  402ec6:	e004      	b.n	402ed2 <xTaskResumeAll+0x76>
  402ec8:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  402eca:	f8df 8090 	ldr.w	r8, [pc, #144]	; 402f5c <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  402ece:	4f1c      	ldr	r7, [pc, #112]	; (402f40 <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  402ed0:	4e1c      	ldr	r6, [pc, #112]	; (402f44 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  402ed2:	f8d8 3000 	ldr.w	r3, [r8]
  402ed6:	2b00      	cmp	r3, #0
  402ed8:	d1d7      	bne.n	402e8a <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402eda:	4b1b      	ldr	r3, [pc, #108]	; (402f48 <xTaskResumeAll+0xec>)
  402edc:	681b      	ldr	r3, [r3, #0]
  402ede:	b163      	cbz	r3, 402efa <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402ee0:	4b19      	ldr	r3, [pc, #100]	; (402f48 <xTaskResumeAll+0xec>)
  402ee2:	681b      	ldr	r3, [r3, #0]
  402ee4:	b17b      	cbz	r3, 402f06 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
  402ee6:	4d19      	ldr	r5, [pc, #100]	; (402f4c <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  402ee8:	4c17      	ldr	r4, [pc, #92]	; (402f48 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  402eea:	47a8      	blx	r5
						--uxMissedTicks;
  402eec:	6823      	ldr	r3, [r4, #0]
  402eee:	3b01      	subs	r3, #1
  402ef0:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402ef2:	6823      	ldr	r3, [r4, #0]
  402ef4:	2b00      	cmp	r3, #0
  402ef6:	d1f8      	bne.n	402eea <xTaskResumeAll+0x8e>
  402ef8:	e005      	b.n	402f06 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  402efa:	2d01      	cmp	r5, #1
  402efc:	d003      	beq.n	402f06 <xTaskResumeAll+0xaa>
  402efe:	4b14      	ldr	r3, [pc, #80]	; (402f50 <xTaskResumeAll+0xf4>)
  402f00:	681b      	ldr	r3, [r3, #0]
  402f02:	2b01      	cmp	r3, #1
  402f04:	d108      	bne.n	402f18 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  402f06:	2200      	movs	r2, #0
  402f08:	4b11      	ldr	r3, [pc, #68]	; (402f50 <xTaskResumeAll+0xf4>)
  402f0a:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  402f0c:	4b11      	ldr	r3, [pc, #68]	; (402f54 <xTaskResumeAll+0xf8>)
  402f0e:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  402f10:	2401      	movs	r4, #1
  402f12:	e002      	b.n	402f1a <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  402f14:	2400      	movs	r4, #0
  402f16:	e000      	b.n	402f1a <xTaskResumeAll+0xbe>
  402f18:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  402f1a:	4b0f      	ldr	r3, [pc, #60]	; (402f58 <xTaskResumeAll+0xfc>)
  402f1c:	4798      	blx	r3

	return xAlreadyYielded;
}
  402f1e:	4620      	mov	r0, r4
  402f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f24:	2000aa04 	.word	0x2000aa04
  402f28:	004022ad 	.word	0x004022ad
  402f2c:	004022bd 	.word	0x004022bd
  402f30:	2000aa4c 	.word	0x2000aa4c
  402f34:	2000a9c8 	.word	0x2000a9c8
  402f38:	004021cd 	.word	0x004021cd
  402f3c:	2000aa08 	.word	0x2000aa08
  402f40:	00402225 	.word	0x00402225
  402f44:	2000aa2c 	.word	0x2000aa2c
  402f48:	2000a97c 	.word	0x2000a97c
  402f4c:	00402d3d 	.word	0x00402d3d
  402f50:	2000aa48 	.word	0x2000aa48
  402f54:	0040229d 	.word	0x0040229d
  402f58:	004022dd 	.word	0x004022dd
  402f5c:	2000aa0c 	.word	0x2000aa0c

00402f60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  402f60:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  402f62:	b180      	cbz	r0, 402f86 <vTaskDelay+0x26>
  402f64:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  402f66:	4b09      	ldr	r3, [pc, #36]	; (402f8c <vTaskDelay+0x2c>)
  402f68:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  402f6a:	4b09      	ldr	r3, [pc, #36]	; (402f90 <vTaskDelay+0x30>)
  402f6c:	681b      	ldr	r3, [r3, #0]
  402f6e:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402f70:	4b08      	ldr	r3, [pc, #32]	; (402f94 <vTaskDelay+0x34>)
  402f72:	6818      	ldr	r0, [r3, #0]
  402f74:	3004      	adds	r0, #4
  402f76:	4b08      	ldr	r3, [pc, #32]	; (402f98 <vTaskDelay+0x38>)
  402f78:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402f7a:	4620      	mov	r0, r4
  402f7c:	4b07      	ldr	r3, [pc, #28]	; (402f9c <vTaskDelay+0x3c>)
  402f7e:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  402f80:	4b07      	ldr	r3, [pc, #28]	; (402fa0 <vTaskDelay+0x40>)
  402f82:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  402f84:	b908      	cbnz	r0, 402f8a <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  402f86:	4b07      	ldr	r3, [pc, #28]	; (402fa4 <vTaskDelay+0x44>)
  402f88:	4798      	blx	r3
  402f8a:	bd10      	pop	{r4, pc}
  402f8c:	00402d0d 	.word	0x00402d0d
  402f90:	2000aa24 	.word	0x2000aa24
  402f94:	2000aa08 	.word	0x2000aa08
  402f98:	00402225 	.word	0x00402225
  402f9c:	00402a4d 	.word	0x00402a4d
  402fa0:	00402e5d 	.word	0x00402e5d
  402fa4:	0040229d 	.word	0x0040229d

00402fa8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  402fa8:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  402faa:	4d16      	ldr	r5, [pc, #88]	; (403004 <prvIdleTask+0x5c>)
		{
			vTaskSuspendAll();
  402fac:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40302c <prvIdleTask+0x84>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402fb0:	4e15      	ldr	r6, [pc, #84]	; (403008 <prvIdleTask+0x60>)
			xTaskResumeAll();
  402fb2:	4f16      	ldr	r7, [pc, #88]	; (40300c <prvIdleTask+0x64>)
  402fb4:	e019      	b.n	402fea <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  402fb6:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402fb8:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  402fba:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  402fbc:	b1ac      	cbz	r4, 402fea <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  402fbe:	4b14      	ldr	r3, [pc, #80]	; (403010 <prvIdleTask+0x68>)
  402fc0:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  402fc2:	68f3      	ldr	r3, [r6, #12]
  402fc4:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  402fc6:	1d20      	adds	r0, r4, #4
  402fc8:	4b12      	ldr	r3, [pc, #72]	; (403014 <prvIdleTask+0x6c>)
  402fca:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402fcc:	4a12      	ldr	r2, [pc, #72]	; (403018 <prvIdleTask+0x70>)
  402fce:	6813      	ldr	r3, [r2, #0]
  402fd0:	3b01      	subs	r3, #1
  402fd2:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402fd4:	682b      	ldr	r3, [r5, #0]
  402fd6:	3b01      	subs	r3, #1
  402fd8:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  402fda:	4b10      	ldr	r3, [pc, #64]	; (40301c <prvIdleTask+0x74>)
  402fdc:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  402fde:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402fe0:	f8df 904c 	ldr.w	r9, [pc, #76]	; 403030 <prvIdleTask+0x88>
  402fe4:	47c8      	blx	r9
		vPortFree( pxTCB );
  402fe6:	4620      	mov	r0, r4
  402fe8:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  402fea:	682b      	ldr	r3, [r5, #0]
  402fec:	2b00      	cmp	r3, #0
  402fee:	d1e2      	bne.n	402fb6 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  402ff0:	4b0b      	ldr	r3, [pc, #44]	; (403020 <prvIdleTask+0x78>)
  402ff2:	681b      	ldr	r3, [r3, #0]
  402ff4:	2b01      	cmp	r3, #1
  402ff6:	d901      	bls.n	402ffc <prvIdleTask+0x54>
			{
				taskYIELD();
  402ff8:	4b0a      	ldr	r3, [pc, #40]	; (403024 <prvIdleTask+0x7c>)
  402ffa:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  402ffc:	4b0a      	ldr	r3, [pc, #40]	; (403028 <prvIdleTask+0x80>)
  402ffe:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  403000:	e7f3      	b.n	402fea <prvIdleTask+0x42>
  403002:	bf00      	nop
  403004:	2000a99c 	.word	0x2000a99c
  403008:	2000a9a0 	.word	0x2000a9a0
  40300c:	00402e5d 	.word	0x00402e5d
  403010:	004022bd 	.word	0x004022bd
  403014:	00402225 	.word	0x00402225
  403018:	2000aa4c 	.word	0x2000aa4c
  40301c:	004022dd 	.word	0x004022dd
  403020:	2000a9c8 	.word	0x2000a9c8
  403024:	0040229d 	.word	0x0040229d
  403028:	004043ad 	.word	0x004043ad
  40302c:	00402d0d 	.word	0x00402d0d
  403030:	004024d1 	.word	0x004024d1

00403034 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  403034:	4b28      	ldr	r3, [pc, #160]	; (4030d8 <vTaskSwitchContext+0xa4>)
  403036:	681b      	ldr	r3, [r3, #0]
  403038:	b11b      	cbz	r3, 403042 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40303a:	2201      	movs	r2, #1
  40303c:	4b27      	ldr	r3, [pc, #156]	; (4030dc <vTaskSwitchContext+0xa8>)
  40303e:	601a      	str	r2, [r3, #0]
  403040:	4770      	bx	lr

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  403042:	b510      	push	{r4, lr}
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  403044:	4b26      	ldr	r3, [pc, #152]	; (4030e0 <vTaskSwitchContext+0xac>)
  403046:	681a      	ldr	r2, [r3, #0]
  403048:	681b      	ldr	r3, [r3, #0]
  40304a:	6812      	ldr	r2, [r2, #0]
  40304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40304e:	429a      	cmp	r2, r3
  403050:	d805      	bhi.n	40305e <vTaskSwitchContext+0x2a>
  403052:	4b23      	ldr	r3, [pc, #140]	; (4030e0 <vTaskSwitchContext+0xac>)
  403054:	6818      	ldr	r0, [r3, #0]
  403056:	6819      	ldr	r1, [r3, #0]
  403058:	3134      	adds	r1, #52	; 0x34
  40305a:	4b22      	ldr	r3, [pc, #136]	; (4030e4 <vTaskSwitchContext+0xb0>)
  40305c:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  40305e:	4b22      	ldr	r3, [pc, #136]	; (4030e8 <vTaskSwitchContext+0xb4>)
  403060:	681b      	ldr	r3, [r3, #0]
  403062:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403066:	009b      	lsls	r3, r3, #2
  403068:	4a20      	ldr	r2, [pc, #128]	; (4030ec <vTaskSwitchContext+0xb8>)
  40306a:	58d3      	ldr	r3, [r2, r3]
  40306c:	b9ab      	cbnz	r3, 40309a <vTaskSwitchContext+0x66>
  40306e:	4b1e      	ldr	r3, [pc, #120]	; (4030e8 <vTaskSwitchContext+0xb4>)
  403070:	681b      	ldr	r3, [r3, #0]
  403072:	b123      	cbz	r3, 40307e <vTaskSwitchContext+0x4a>
  403074:	4a1c      	ldr	r2, [pc, #112]	; (4030e8 <vTaskSwitchContext+0xb4>)
  403076:	491d      	ldr	r1, [pc, #116]	; (4030ec <vTaskSwitchContext+0xb8>)
  403078:	e005      	b.n	403086 <vTaskSwitchContext+0x52>
  40307a:	6813      	ldr	r3, [r2, #0]
  40307c:	b91b      	cbnz	r3, 403086 <vTaskSwitchContext+0x52>
  40307e:	4b1c      	ldr	r3, [pc, #112]	; (4030f0 <vTaskSwitchContext+0xbc>)
  403080:	4798      	blx	r3
  403082:	bf00      	nop
  403084:	e7fd      	b.n	403082 <vTaskSwitchContext+0x4e>
  403086:	6813      	ldr	r3, [r2, #0]
  403088:	3b01      	subs	r3, #1
  40308a:	6013      	str	r3, [r2, #0]
  40308c:	6813      	ldr	r3, [r2, #0]
  40308e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403092:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  403096:	2b00      	cmp	r3, #0
  403098:	d0ef      	beq.n	40307a <vTaskSwitchContext+0x46>
  40309a:	4b13      	ldr	r3, [pc, #76]	; (4030e8 <vTaskSwitchContext+0xb4>)
  40309c:	681b      	ldr	r3, [r3, #0]
  40309e:	4a13      	ldr	r2, [pc, #76]	; (4030ec <vTaskSwitchContext+0xb8>)
  4030a0:	0099      	lsls	r1, r3, #2
  4030a2:	18c8      	adds	r0, r1, r3
  4030a4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4030a8:	6844      	ldr	r4, [r0, #4]
  4030aa:	6864      	ldr	r4, [r4, #4]
  4030ac:	6044      	str	r4, [r0, #4]
  4030ae:	4602      	mov	r2, r0
  4030b0:	3208      	adds	r2, #8
  4030b2:	4294      	cmp	r4, r2
  4030b4:	d106      	bne.n	4030c4 <vTaskSwitchContext+0x90>
  4030b6:	6860      	ldr	r0, [r4, #4]
  4030b8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4030bc:	4a0b      	ldr	r2, [pc, #44]	; (4030ec <vTaskSwitchContext+0xb8>)
  4030be:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4030c2:	6050      	str	r0, [r2, #4]
  4030c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4030c8:	4a08      	ldr	r2, [pc, #32]	; (4030ec <vTaskSwitchContext+0xb8>)
  4030ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4030ce:	685b      	ldr	r3, [r3, #4]
  4030d0:	68da      	ldr	r2, [r3, #12]
  4030d2:	4b03      	ldr	r3, [pc, #12]	; (4030e0 <vTaskSwitchContext+0xac>)
  4030d4:	601a      	str	r2, [r3, #0]
  4030d6:	bd10      	pop	{r4, pc}
  4030d8:	2000aa04 	.word	0x2000aa04
  4030dc:	2000aa48 	.word	0x2000aa48
  4030e0:	2000aa08 	.word	0x2000aa08
  4030e4:	004043b1 	.word	0x004043b1
  4030e8:	2000aa2c 	.word	0x2000aa2c
  4030ec:	2000a9c8 	.word	0x2000a9c8
  4030f0:	004022ad 	.word	0x004022ad

004030f4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4030f4:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
  4030f6:	b918      	cbnz	r0, 403100 <vTaskPlaceOnEventList+0xc>
  4030f8:	4b0e      	ldr	r3, [pc, #56]	; (403134 <vTaskPlaceOnEventList+0x40>)
  4030fa:	4798      	blx	r3
  4030fc:	bf00      	nop
  4030fe:	e7fd      	b.n	4030fc <vTaskPlaceOnEventList+0x8>
  403100:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403102:	4d0d      	ldr	r5, [pc, #52]	; (403138 <vTaskPlaceOnEventList+0x44>)
  403104:	6829      	ldr	r1, [r5, #0]
  403106:	3118      	adds	r1, #24
  403108:	4b0c      	ldr	r3, [pc, #48]	; (40313c <vTaskPlaceOnEventList+0x48>)
  40310a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40310c:	6828      	ldr	r0, [r5, #0]
  40310e:	3004      	adds	r0, #4
  403110:	4b0b      	ldr	r3, [pc, #44]	; (403140 <vTaskPlaceOnEventList+0x4c>)
  403112:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  403114:	f1b4 3fff 	cmp.w	r4, #4294967295
  403118:	d105      	bne.n	403126 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40311a:	6829      	ldr	r1, [r5, #0]
  40311c:	4809      	ldr	r0, [pc, #36]	; (403144 <vTaskPlaceOnEventList+0x50>)
  40311e:	3104      	adds	r1, #4
  403120:	4b09      	ldr	r3, [pc, #36]	; (403148 <vTaskPlaceOnEventList+0x54>)
  403122:	4798      	blx	r3
  403124:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  403126:	4b09      	ldr	r3, [pc, #36]	; (40314c <vTaskPlaceOnEventList+0x58>)
  403128:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40312a:	4420      	add	r0, r4
  40312c:	4b08      	ldr	r3, [pc, #32]	; (403150 <vTaskPlaceOnEventList+0x5c>)
  40312e:	4798      	blx	r3
  403130:	bd38      	pop	{r3, r4, r5, pc}
  403132:	bf00      	nop
  403134:	004022ad 	.word	0x004022ad
  403138:	2000aa08 	.word	0x2000aa08
  40313c:	004021e9 	.word	0x004021e9
  403140:	00402225 	.word	0x00402225
  403144:	2000a980 	.word	0x2000a980
  403148:	004021cd 	.word	0x004021cd
  40314c:	2000aa24 	.word	0x2000aa24
  403150:	00402a4d 	.word	0x00402a4d

00403154 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  403154:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  403156:	b918      	cbnz	r0, 403160 <vTaskPlaceOnEventListRestricted+0xc>
  403158:	4b09      	ldr	r3, [pc, #36]	; (403180 <vTaskPlaceOnEventListRestricted+0x2c>)
  40315a:	4798      	blx	r3
  40315c:	bf00      	nop
  40315e:	e7fd      	b.n	40315c <vTaskPlaceOnEventListRestricted+0x8>
  403160:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403162:	4c08      	ldr	r4, [pc, #32]	; (403184 <vTaskPlaceOnEventListRestricted+0x30>)
  403164:	6821      	ldr	r1, [r4, #0]
  403166:	3118      	adds	r1, #24
  403168:	4b07      	ldr	r3, [pc, #28]	; (403188 <vTaskPlaceOnEventListRestricted+0x34>)
  40316a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40316c:	6820      	ldr	r0, [r4, #0]
  40316e:	3004      	adds	r0, #4
  403170:	4b06      	ldr	r3, [pc, #24]	; (40318c <vTaskPlaceOnEventListRestricted+0x38>)
  403172:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  403174:	4b06      	ldr	r3, [pc, #24]	; (403190 <vTaskPlaceOnEventListRestricted+0x3c>)
  403176:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  403178:	4428      	add	r0, r5
  40317a:	4b06      	ldr	r3, [pc, #24]	; (403194 <vTaskPlaceOnEventListRestricted+0x40>)
  40317c:	4798      	blx	r3
  40317e:	bd38      	pop	{r3, r4, r5, pc}
  403180:	004022ad 	.word	0x004022ad
  403184:	2000aa08 	.word	0x2000aa08
  403188:	004021cd 	.word	0x004021cd
  40318c:	00402225 	.word	0x00402225
  403190:	2000aa24 	.word	0x2000aa24
  403194:	00402a4d 	.word	0x00402a4d

00403198 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  403198:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40319a:	68c3      	ldr	r3, [r0, #12]
  40319c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  40319e:	b91c      	cbnz	r4, 4031a8 <xTaskRemoveFromEventList+0x10>
  4031a0:	4b16      	ldr	r3, [pc, #88]	; (4031fc <xTaskRemoveFromEventList+0x64>)
  4031a2:	4798      	blx	r3
  4031a4:	bf00      	nop
  4031a6:	e7fd      	b.n	4031a4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4031a8:	f104 0518 	add.w	r5, r4, #24
  4031ac:	4628      	mov	r0, r5
  4031ae:	4b14      	ldr	r3, [pc, #80]	; (403200 <xTaskRemoveFromEventList+0x68>)
  4031b0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4031b2:	4b14      	ldr	r3, [pc, #80]	; (403204 <xTaskRemoveFromEventList+0x6c>)
  4031b4:	681b      	ldr	r3, [r3, #0]
  4031b6:	b99b      	cbnz	r3, 4031e0 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4031b8:	1d25      	adds	r5, r4, #4
  4031ba:	4628      	mov	r0, r5
  4031bc:	4b10      	ldr	r3, [pc, #64]	; (403200 <xTaskRemoveFromEventList+0x68>)
  4031be:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4031c0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4031c2:	4b11      	ldr	r3, [pc, #68]	; (403208 <xTaskRemoveFromEventList+0x70>)
  4031c4:	681b      	ldr	r3, [r3, #0]
  4031c6:	4298      	cmp	r0, r3
  4031c8:	bf84      	itt	hi
  4031ca:	4b0f      	ldrhi	r3, [pc, #60]	; (403208 <xTaskRemoveFromEventList+0x70>)
  4031cc:	6018      	strhi	r0, [r3, #0]
  4031ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031d2:	4b0e      	ldr	r3, [pc, #56]	; (40320c <xTaskRemoveFromEventList+0x74>)
  4031d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031d8:	4629      	mov	r1, r5
  4031da:	4b0d      	ldr	r3, [pc, #52]	; (403210 <xTaskRemoveFromEventList+0x78>)
  4031dc:	4798      	blx	r3
  4031de:	e003      	b.n	4031e8 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4031e0:	480c      	ldr	r0, [pc, #48]	; (403214 <xTaskRemoveFromEventList+0x7c>)
  4031e2:	4629      	mov	r1, r5
  4031e4:	4b0a      	ldr	r3, [pc, #40]	; (403210 <xTaskRemoveFromEventList+0x78>)
  4031e6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4031e8:	4b0b      	ldr	r3, [pc, #44]	; (403218 <xTaskRemoveFromEventList+0x80>)
  4031ea:	681b      	ldr	r3, [r3, #0]
  4031ec:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4031ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  4031f0:	4298      	cmp	r0, r3
  4031f2:	bf34      	ite	cc
  4031f4:	2000      	movcc	r0, #0
  4031f6:	2001      	movcs	r0, #1
  4031f8:	bd38      	pop	{r3, r4, r5, pc}
  4031fa:	bf00      	nop
  4031fc:	004022ad 	.word	0x004022ad
  403200:	00402225 	.word	0x00402225
  403204:	2000aa04 	.word	0x2000aa04
  403208:	2000aa2c 	.word	0x2000aa2c
  40320c:	2000a9c8 	.word	0x2000a9c8
  403210:	004021cd 	.word	0x004021cd
  403214:	2000aa0c 	.word	0x2000aa0c
  403218:	2000aa08 	.word	0x2000aa08

0040321c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  40321c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  40321e:	b918      	cbnz	r0, 403228 <vTaskSetTimeOutState+0xc>
  403220:	4b05      	ldr	r3, [pc, #20]	; (403238 <vTaskSetTimeOutState+0x1c>)
  403222:	4798      	blx	r3
  403224:	bf00      	nop
  403226:	e7fd      	b.n	403224 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403228:	4a04      	ldr	r2, [pc, #16]	; (40323c <vTaskSetTimeOutState+0x20>)
  40322a:	6812      	ldr	r2, [r2, #0]
  40322c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40322e:	4a04      	ldr	r2, [pc, #16]	; (403240 <vTaskSetTimeOutState+0x24>)
  403230:	6812      	ldr	r2, [r2, #0]
  403232:	6042      	str	r2, [r0, #4]
  403234:	bd08      	pop	{r3, pc}
  403236:	bf00      	nop
  403238:	004022ad 	.word	0x004022ad
  40323c:	2000aa20 	.word	0x2000aa20
  403240:	2000aa24 	.word	0x2000aa24

00403244 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  403244:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  403246:	b918      	cbnz	r0, 403250 <xTaskCheckForTimeOut+0xc>
  403248:	4b19      	ldr	r3, [pc, #100]	; (4032b0 <xTaskCheckForTimeOut+0x6c>)
  40324a:	4798      	blx	r3
  40324c:	bf00      	nop
  40324e:	e7fd      	b.n	40324c <xTaskCheckForTimeOut+0x8>
  403250:	460d      	mov	r5, r1
  403252:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  403254:	b919      	cbnz	r1, 40325e <xTaskCheckForTimeOut+0x1a>
  403256:	4b16      	ldr	r3, [pc, #88]	; (4032b0 <xTaskCheckForTimeOut+0x6c>)
  403258:	4798      	blx	r3
  40325a:	bf00      	nop
  40325c:	e7fd      	b.n	40325a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  40325e:	4b15      	ldr	r3, [pc, #84]	; (4032b4 <xTaskCheckForTimeOut+0x70>)
  403260:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  403262:	682b      	ldr	r3, [r5, #0]
  403264:	f1b3 3fff 	cmp.w	r3, #4294967295
  403268:	d018      	beq.n	40329c <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40326a:	4a13      	ldr	r2, [pc, #76]	; (4032b8 <xTaskCheckForTimeOut+0x74>)
  40326c:	6812      	ldr	r2, [r2, #0]
  40326e:	6821      	ldr	r1, [r4, #0]
  403270:	4291      	cmp	r1, r2
  403272:	d004      	beq.n	40327e <xTaskCheckForTimeOut+0x3a>
  403274:	4a11      	ldr	r2, [pc, #68]	; (4032bc <xTaskCheckForTimeOut+0x78>)
  403276:	6812      	ldr	r2, [r2, #0]
  403278:	6861      	ldr	r1, [r4, #4]
  40327a:	4291      	cmp	r1, r2
  40327c:	d910      	bls.n	4032a0 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  40327e:	4a0f      	ldr	r2, [pc, #60]	; (4032bc <xTaskCheckForTimeOut+0x78>)
  403280:	6811      	ldr	r1, [r2, #0]
  403282:	6860      	ldr	r0, [r4, #4]
  403284:	1a09      	subs	r1, r1, r0
  403286:	428b      	cmp	r3, r1
  403288:	d90c      	bls.n	4032a4 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  40328a:	6812      	ldr	r2, [r2, #0]
  40328c:	1a12      	subs	r2, r2, r0
  40328e:	1a9b      	subs	r3, r3, r2
  403290:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403292:	4620      	mov	r0, r4
  403294:	4b0a      	ldr	r3, [pc, #40]	; (4032c0 <xTaskCheckForTimeOut+0x7c>)
  403296:	4798      	blx	r3
			xReturn = pdFALSE;
  403298:	2400      	movs	r4, #0
  40329a:	e004      	b.n	4032a6 <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  40329c:	2400      	movs	r4, #0
  40329e:	e002      	b.n	4032a6 <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4032a0:	2401      	movs	r4, #1
  4032a2:	e000      	b.n	4032a6 <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4032a4:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4032a6:	4b07      	ldr	r3, [pc, #28]	; (4032c4 <xTaskCheckForTimeOut+0x80>)
  4032a8:	4798      	blx	r3

	return xReturn;
}
  4032aa:	4620      	mov	r0, r4
  4032ac:	bd38      	pop	{r3, r4, r5, pc}
  4032ae:	bf00      	nop
  4032b0:	004022ad 	.word	0x004022ad
  4032b4:	004022bd 	.word	0x004022bd
  4032b8:	2000aa20 	.word	0x2000aa20
  4032bc:	2000aa24 	.word	0x2000aa24
  4032c0:	0040321d 	.word	0x0040321d
  4032c4:	004022dd 	.word	0x004022dd

004032c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  4032c8:	2201      	movs	r2, #1
  4032ca:	4b01      	ldr	r3, [pc, #4]	; (4032d0 <vTaskMissedYield+0x8>)
  4032cc:	601a      	str	r2, [r3, #0]
  4032ce:	4770      	bx	lr
  4032d0:	2000aa48 	.word	0x2000aa48

004032d4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4032d4:	4b01      	ldr	r3, [pc, #4]	; (4032dc <xTaskGetCurrentTaskHandle+0x8>)
  4032d6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4032d8:	4770      	bx	lr
  4032da:	bf00      	nop
  4032dc:	2000aa08 	.word	0x2000aa08

004032e0 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4032e0:	4b05      	ldr	r3, [pc, #20]	; (4032f8 <xTaskGetSchedulerState+0x18>)
  4032e2:	681b      	ldr	r3, [r3, #0]
  4032e4:	b133      	cbz	r3, 4032f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4032e6:	4b05      	ldr	r3, [pc, #20]	; (4032fc <xTaskGetSchedulerState+0x1c>)
  4032e8:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4032ea:	2b00      	cmp	r3, #0
  4032ec:	bf0c      	ite	eq
  4032ee:	2001      	moveq	r0, #1
  4032f0:	2002      	movne	r0, #2
  4032f2:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4032f4:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  4032f6:	4770      	bx	lr
  4032f8:	2000a998 	.word	0x2000a998
  4032fc:	2000aa04 	.word	0x2000aa04

00403300 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403300:	2800      	cmp	r0, #0
  403302:	d031      	beq.n	403368 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  403304:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403306:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  403308:	4918      	ldr	r1, [pc, #96]	; (40336c <vTaskPriorityInherit+0x6c>)
  40330a:	6809      	ldr	r1, [r1, #0]
  40330c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40330e:	428b      	cmp	r3, r1
  403310:	d229      	bcs.n	403366 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  403312:	4916      	ldr	r1, [pc, #88]	; (40336c <vTaskPriorityInherit+0x6c>)
  403314:	6809      	ldr	r1, [r1, #0]
  403316:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403318:	f1c1 0103 	rsb	r1, r1, #3
  40331c:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40331e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403322:	4913      	ldr	r1, [pc, #76]	; (403370 <vTaskPriorityInherit+0x70>)
  403324:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  403328:	6941      	ldr	r1, [r0, #20]
  40332a:	4299      	cmp	r1, r3
  40332c:	d117      	bne.n	40335e <vTaskPriorityInherit+0x5e>
  40332e:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403330:	1d04      	adds	r4, r0, #4
  403332:	4620      	mov	r0, r4
  403334:	4b0f      	ldr	r3, [pc, #60]	; (403374 <vTaskPriorityInherit+0x74>)
  403336:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403338:	4b0c      	ldr	r3, [pc, #48]	; (40336c <vTaskPriorityInherit+0x6c>)
  40333a:	681b      	ldr	r3, [r3, #0]
  40333c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40333e:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  403340:	4b0d      	ldr	r3, [pc, #52]	; (403378 <vTaskPriorityInherit+0x78>)
  403342:	681b      	ldr	r3, [r3, #0]
  403344:	4298      	cmp	r0, r3
  403346:	bf84      	itt	hi
  403348:	4b0b      	ldrhi	r3, [pc, #44]	; (403378 <vTaskPriorityInherit+0x78>)
  40334a:	6018      	strhi	r0, [r3, #0]
  40334c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403350:	4b07      	ldr	r3, [pc, #28]	; (403370 <vTaskPriorityInherit+0x70>)
  403352:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403356:	4621      	mov	r1, r4
  403358:	4b08      	ldr	r3, [pc, #32]	; (40337c <vTaskPriorityInherit+0x7c>)
  40335a:	4798      	blx	r3
  40335c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40335e:	4b03      	ldr	r3, [pc, #12]	; (40336c <vTaskPriorityInherit+0x6c>)
  403360:	681b      	ldr	r3, [r3, #0]
  403362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403364:	62c3      	str	r3, [r0, #44]	; 0x2c
  403366:	bd38      	pop	{r3, r4, r5, pc}
  403368:	4770      	bx	lr
  40336a:	bf00      	nop
  40336c:	2000aa08 	.word	0x2000aa08
  403370:	2000a9c8 	.word	0x2000a9c8
  403374:	00402225 	.word	0x00402225
  403378:	2000aa2c 	.word	0x2000aa2c
  40337c:	004021cd 	.word	0x004021cd

00403380 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  403380:	b1e8      	cbz	r0, 4033be <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  403382:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403384:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  403386:	6c02      	ldr	r2, [r0, #64]	; 0x40
  403388:	4291      	cmp	r1, r2
  40338a:	d017      	beq.n	4033bc <vTaskPriorityDisinherit+0x3c>
  40338c:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40338e:	1d05      	adds	r5, r0, #4
  403390:	4628      	mov	r0, r5
  403392:	4b0b      	ldr	r3, [pc, #44]	; (4033c0 <vTaskPriorityDisinherit+0x40>)
  403394:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  403396:	6c20      	ldr	r0, [r4, #64]	; 0x40
  403398:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  40339a:	f1c0 0303 	rsb	r3, r0, #3
  40339e:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4033a0:	4b08      	ldr	r3, [pc, #32]	; (4033c4 <vTaskPriorityDisinherit+0x44>)
  4033a2:	681b      	ldr	r3, [r3, #0]
  4033a4:	4298      	cmp	r0, r3
  4033a6:	bf84      	itt	hi
  4033a8:	4b06      	ldrhi	r3, [pc, #24]	; (4033c4 <vTaskPriorityDisinherit+0x44>)
  4033aa:	6018      	strhi	r0, [r3, #0]
  4033ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4033b0:	4b05      	ldr	r3, [pc, #20]	; (4033c8 <vTaskPriorityDisinherit+0x48>)
  4033b2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4033b6:	4629      	mov	r1, r5
  4033b8:	4b04      	ldr	r3, [pc, #16]	; (4033cc <vTaskPriorityDisinherit+0x4c>)
  4033ba:	4798      	blx	r3
  4033bc:	bd38      	pop	{r3, r4, r5, pc}
  4033be:	4770      	bx	lr
  4033c0:	00402225 	.word	0x00402225
  4033c4:	2000aa2c 	.word	0x2000aa2c
  4033c8:	2000a9c8 	.word	0x2000a9c8
  4033cc:	004021cd 	.word	0x004021cd

004033d0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  4033d0:	b510      	push	{r4, lr}
  4033d2:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4033d4:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4033d6:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  4033d8:	4291      	cmp	r1, r2
  4033da:	d80a      	bhi.n	4033f2 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  4033dc:	1ad2      	subs	r2, r2, r3
  4033de:	6983      	ldr	r3, [r0, #24]
  4033e0:	429a      	cmp	r2, r3
  4033e2:	d211      	bcs.n	403408 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4033e4:	4b0a      	ldr	r3, [pc, #40]	; (403410 <prvInsertTimerInActiveList+0x40>)
  4033e6:	6818      	ldr	r0, [r3, #0]
  4033e8:	1d21      	adds	r1, r4, #4
  4033ea:	4b0a      	ldr	r3, [pc, #40]	; (403414 <prvInsertTimerInActiveList+0x44>)
  4033ec:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  4033ee:	2000      	movs	r0, #0
  4033f0:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4033f2:	429a      	cmp	r2, r3
  4033f4:	d201      	bcs.n	4033fa <prvInsertTimerInActiveList+0x2a>
  4033f6:	4299      	cmp	r1, r3
  4033f8:	d208      	bcs.n	40340c <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4033fa:	4b07      	ldr	r3, [pc, #28]	; (403418 <prvInsertTimerInActiveList+0x48>)
  4033fc:	6818      	ldr	r0, [r3, #0]
  4033fe:	1d21      	adds	r1, r4, #4
  403400:	4b04      	ldr	r3, [pc, #16]	; (403414 <prvInsertTimerInActiveList+0x44>)
  403402:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  403404:	2000      	movs	r0, #0
  403406:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403408:	2001      	movs	r0, #1
  40340a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40340c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40340e:	bd10      	pop	{r4, pc}
  403410:	2000aa88 	.word	0x2000aa88
  403414:	004021e9 	.word	0x004021e9
  403418:	2000aa54 	.word	0x2000aa54

0040341c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40341c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40341e:	4b0d      	ldr	r3, [pc, #52]	; (403454 <prvCheckForValidListAndQueue+0x38>)
  403420:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403422:	4b0d      	ldr	r3, [pc, #52]	; (403458 <prvCheckForValidListAndQueue+0x3c>)
  403424:	681b      	ldr	r3, [r3, #0]
  403426:	b98b      	cbnz	r3, 40344c <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  403428:	4d0c      	ldr	r5, [pc, #48]	; (40345c <prvCheckForValidListAndQueue+0x40>)
  40342a:	4628      	mov	r0, r5
  40342c:	4e0c      	ldr	r6, [pc, #48]	; (403460 <prvCheckForValidListAndQueue+0x44>)
  40342e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403430:	4c0c      	ldr	r4, [pc, #48]	; (403464 <prvCheckForValidListAndQueue+0x48>)
  403432:	4620      	mov	r0, r4
  403434:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403436:	4b0c      	ldr	r3, [pc, #48]	; (403468 <prvCheckForValidListAndQueue+0x4c>)
  403438:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40343a:	4b0c      	ldr	r3, [pc, #48]	; (40346c <prvCheckForValidListAndQueue+0x50>)
  40343c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  40343e:	2002      	movs	r0, #2
  403440:	210c      	movs	r1, #12
  403442:	2200      	movs	r2, #0
  403444:	4b0a      	ldr	r3, [pc, #40]	; (403470 <prvCheckForValidListAndQueue+0x54>)
  403446:	4798      	blx	r3
  403448:	4b03      	ldr	r3, [pc, #12]	; (403458 <prvCheckForValidListAndQueue+0x3c>)
  40344a:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  40344c:	4b09      	ldr	r3, [pc, #36]	; (403474 <prvCheckForValidListAndQueue+0x58>)
  40344e:	4798      	blx	r3
  403450:	bd70      	pop	{r4, r5, r6, pc}
  403452:	bf00      	nop
  403454:	004022bd 	.word	0x004022bd
  403458:	2000aa84 	.word	0x2000aa84
  40345c:	2000aa58 	.word	0x2000aa58
  403460:	004021ad 	.word	0x004021ad
  403464:	2000aa6c 	.word	0x2000aa6c
  403468:	2000aa54 	.word	0x2000aa54
  40346c:	2000aa88 	.word	0x2000aa88
  403470:	004026a1 	.word	0x004026a1
  403474:	004022dd 	.word	0x004022dd

00403478 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  403478:	b510      	push	{r4, lr}
  40347a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  40347c:	4b0b      	ldr	r3, [pc, #44]	; (4034ac <xTimerCreateTimerTask+0x34>)
  40347e:	4798      	blx	r3

	if( xTimerQueue != NULL )
  403480:	4b0b      	ldr	r3, [pc, #44]	; (4034b0 <xTimerCreateTimerTask+0x38>)
  403482:	681b      	ldr	r3, [r3, #0]
  403484:	b163      	cbz	r3, 4034a0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403486:	2302      	movs	r3, #2
  403488:	9300      	str	r3, [sp, #0]
  40348a:	2300      	movs	r3, #0
  40348c:	9301      	str	r3, [sp, #4]
  40348e:	9302      	str	r3, [sp, #8]
  403490:	9303      	str	r3, [sp, #12]
  403492:	4808      	ldr	r0, [pc, #32]	; (4034b4 <xTimerCreateTimerTask+0x3c>)
  403494:	4908      	ldr	r1, [pc, #32]	; (4034b8 <xTimerCreateTimerTask+0x40>)
  403496:	f44f 72c8 	mov.w	r2, #400	; 0x190
  40349a:	4c08      	ldr	r4, [pc, #32]	; (4034bc <xTimerCreateTimerTask+0x44>)
  40349c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  40349e:	b918      	cbnz	r0, 4034a8 <xTimerCreateTimerTask+0x30>
  4034a0:	4b07      	ldr	r3, [pc, #28]	; (4034c0 <xTimerCreateTimerTask+0x48>)
  4034a2:	4798      	blx	r3
  4034a4:	bf00      	nop
  4034a6:	e7fd      	b.n	4034a4 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
  4034a8:	b004      	add	sp, #16
  4034aa:	bd10      	pop	{r4, pc}
  4034ac:	0040341d 	.word	0x0040341d
  4034b0:	2000aa84 	.word	0x2000aa84
  4034b4:	0040361d 	.word	0x0040361d
  4034b8:	00406bc0 	.word	0x00406bc0
  4034bc:	00402aa5 	.word	0x00402aa5
  4034c0:	004022ad 	.word	0x004022ad

004034c4 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4034c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4034c8:	b919      	cbnz	r1, 4034d2 <xTimerCreate+0xe>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4034ca:	4b0e      	ldr	r3, [pc, #56]	; (403504 <xTimerCreate+0x40>)
  4034cc:	4798      	blx	r3
  4034ce:	bf00      	nop
  4034d0:	e7fd      	b.n	4034ce <xTimerCreate+0xa>
  4034d2:	4680      	mov	r8, r0
  4034d4:	4616      	mov	r6, r2
  4034d6:	461d      	mov	r5, r3
  4034d8:	460f      	mov	r7, r1
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4034da:	2028      	movs	r0, #40	; 0x28
  4034dc:	4b0a      	ldr	r3, [pc, #40]	; (403508 <xTimerCreate+0x44>)
  4034de:	4798      	blx	r3
		if( pxNewTimer != NULL )
  4034e0:	4604      	mov	r4, r0
  4034e2:	b158      	cbz	r0, 4034fc <xTimerCreate+0x38>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4034e4:	4b09      	ldr	r3, [pc, #36]	; (40350c <xTimerCreate+0x48>)
  4034e6:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4034e8:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4034ec:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4034ee:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  4034f0:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  4034f2:	9b06      	ldr	r3, [sp, #24]
  4034f4:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  4034f6:	1d20      	adds	r0, r4, #4
  4034f8:	4b05      	ldr	r3, [pc, #20]	; (403510 <xTimerCreate+0x4c>)
  4034fa:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  4034fc:	4620      	mov	r0, r4
  4034fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403502:	bf00      	nop
  403504:	004022ad 	.word	0x004022ad
  403508:	00402409 	.word	0x00402409
  40350c:	0040341d 	.word	0x0040341d
  403510:	004021c5 	.word	0x004021c5

00403514 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  403514:	b530      	push	{r4, r5, lr}
  403516:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  403518:	4c0f      	ldr	r4, [pc, #60]	; (403558 <xTimerGenericCommand+0x44>)
  40351a:	6825      	ldr	r5, [r4, #0]
  40351c:	b1c5      	cbz	r5, 403550 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  40351e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  403520:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  403522:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  403524:	b96b      	cbnz	r3, 403542 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403526:	4b0d      	ldr	r3, [pc, #52]	; (40355c <xTimerGenericCommand+0x48>)
  403528:	4798      	blx	r3
  40352a:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  40352c:	4b0a      	ldr	r3, [pc, #40]	; (403558 <xTimerGenericCommand+0x44>)
  40352e:	6818      	ldr	r0, [r3, #0]
  403530:	a901      	add	r1, sp, #4
  403532:	bf07      	ittee	eq
  403534:	9a08      	ldreq	r2, [sp, #32]
  403536:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403538:	2200      	movne	r2, #0
  40353a:	4613      	movne	r3, r2
  40353c:	4c08      	ldr	r4, [pc, #32]	; (403560 <xTimerGenericCommand+0x4c>)
  40353e:	47a0      	blx	r4
  403540:	e007      	b.n	403552 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403542:	4628      	mov	r0, r5
  403544:	a901      	add	r1, sp, #4
  403546:	461a      	mov	r2, r3
  403548:	2300      	movs	r3, #0
  40354a:	4c06      	ldr	r4, [pc, #24]	; (403564 <xTimerGenericCommand+0x50>)
  40354c:	47a0      	blx	r4
  40354e:	e000      	b.n	403552 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  403550:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  403552:	b005      	add	sp, #20
  403554:	bd30      	pop	{r4, r5, pc}
  403556:	bf00      	nop
  403558:	2000aa84 	.word	0x2000aa84
  40355c:	004032e1 	.word	0x004032e1
  403560:	004026f5 	.word	0x004026f5
  403564:	00402815 	.word	0x00402815

00403568 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  403568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40356c:	b082      	sub	sp, #8
  40356e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  403570:	4b22      	ldr	r3, [pc, #136]	; (4035fc <prvSampleTimeNow+0x94>)
  403572:	4798      	blx	r3
  403574:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  403576:	4b22      	ldr	r3, [pc, #136]	; (403600 <prvSampleTimeNow+0x98>)
  403578:	681b      	ldr	r3, [r3, #0]
  40357a:	4298      	cmp	r0, r3
  40357c:	d234      	bcs.n	4035e8 <prvSampleTimeNow+0x80>
  40357e:	e024      	b.n	4035ca <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403580:	68da      	ldr	r2, [r3, #12]
  403582:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403586:	68db      	ldr	r3, [r3, #12]
  403588:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40358a:	1d25      	adds	r5, r4, #4
  40358c:	4628      	mov	r0, r5
  40358e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  403590:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403592:	4620      	mov	r0, r4
  403594:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403596:	69e3      	ldr	r3, [r4, #28]
  403598:	2b01      	cmp	r3, #1
  40359a:	d118      	bne.n	4035ce <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40359c:	69a3      	ldr	r3, [r4, #24]
  40359e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4035a0:	4553      	cmp	r3, sl
  4035a2:	d906      	bls.n	4035b2 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4035a4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4035a6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4035a8:	6830      	ldr	r0, [r6, #0]
  4035aa:	4629      	mov	r1, r5
  4035ac:	4b15      	ldr	r3, [pc, #84]	; (403604 <prvSampleTimeNow+0x9c>)
  4035ae:	4798      	blx	r3
  4035b0:	e00d      	b.n	4035ce <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4035b2:	2300      	movs	r3, #0
  4035b4:	9300      	str	r3, [sp, #0]
  4035b6:	4620      	mov	r0, r4
  4035b8:	4619      	mov	r1, r3
  4035ba:	4652      	mov	r2, sl
  4035bc:	4c12      	ldr	r4, [pc, #72]	; (403608 <prvSampleTimeNow+0xa0>)
  4035be:	47a0      	blx	r4
				configASSERT( xResult );
  4035c0:	b928      	cbnz	r0, 4035ce <prvSampleTimeNow+0x66>
  4035c2:	4b12      	ldr	r3, [pc, #72]	; (40360c <prvSampleTimeNow+0xa4>)
  4035c4:	4798      	blx	r3
  4035c6:	bf00      	nop
  4035c8:	e7fd      	b.n	4035c6 <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4035ca:	4e11      	ldr	r6, [pc, #68]	; (403610 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4035cc:	4f11      	ldr	r7, [pc, #68]	; (403614 <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4035ce:	6833      	ldr	r3, [r6, #0]
  4035d0:	681a      	ldr	r2, [r3, #0]
  4035d2:	2a00      	cmp	r2, #0
  4035d4:	d1d4      	bne.n	403580 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  4035d6:	4a10      	ldr	r2, [pc, #64]	; (403618 <prvSampleTimeNow+0xb0>)
  4035d8:	6810      	ldr	r0, [r2, #0]
  4035da:	490d      	ldr	r1, [pc, #52]	; (403610 <prvSampleTimeNow+0xa8>)
  4035dc:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4035de:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  4035e0:	2301      	movs	r3, #1
  4035e2:	f8c9 3000 	str.w	r3, [r9]
  4035e6:	e002      	b.n	4035ee <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4035e8:	2300      	movs	r3, #0
  4035ea:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  4035ee:	4b04      	ldr	r3, [pc, #16]	; (403600 <prvSampleTimeNow+0x98>)
  4035f0:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  4035f4:	4640      	mov	r0, r8
  4035f6:	b002      	add	sp, #8
  4035f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035fc:	00402d1d 	.word	0x00402d1d
  403600:	2000aa80 	.word	0x2000aa80
  403604:	004021e9 	.word	0x004021e9
  403608:	00403515 	.word	0x00403515
  40360c:	004022ad 	.word	0x004022ad
  403610:	2000aa54 	.word	0x2000aa54
  403614:	00402225 	.word	0x00402225
  403618:	2000aa88 	.word	0x2000aa88

0040361c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40361c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403620:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403622:	4d4d      	ldr	r5, [pc, #308]	; (403758 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403624:	f8df 8160 	ldr.w	r8, [pc, #352]	; 403788 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403628:	4b4c      	ldr	r3, [pc, #304]	; (40375c <prvTimerTask+0x140>)
  40362a:	681b      	ldr	r3, [r3, #0]
  40362c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40362e:	2a00      	cmp	r2, #0
  403630:	f000 8087 	beq.w	403742 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403634:	68db      	ldr	r3, [r3, #12]
  403636:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403638:	4b49      	ldr	r3, [pc, #292]	; (403760 <prvTimerTask+0x144>)
  40363a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40363c:	a803      	add	r0, sp, #12
  40363e:	4b49      	ldr	r3, [pc, #292]	; (403764 <prvTimerTask+0x148>)
  403640:	4798      	blx	r3
  403642:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403644:	9b03      	ldr	r3, [sp, #12]
  403646:	2b00      	cmp	r3, #0
  403648:	d130      	bne.n	4036ac <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40364a:	4286      	cmp	r6, r0
  40364c:	d824      	bhi.n	403698 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  40364e:	4b46      	ldr	r3, [pc, #280]	; (403768 <prvTimerTask+0x14c>)
  403650:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403652:	4b42      	ldr	r3, [pc, #264]	; (40375c <prvTimerTask+0x140>)
  403654:	681b      	ldr	r3, [r3, #0]
  403656:	68db      	ldr	r3, [r3, #12]
  403658:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40365a:	1d20      	adds	r0, r4, #4
  40365c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40365e:	69e3      	ldr	r3, [r4, #28]
  403660:	2b01      	cmp	r3, #1
  403662:	d114      	bne.n	40368e <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403664:	69a1      	ldr	r1, [r4, #24]
  403666:	4620      	mov	r0, r4
  403668:	4431      	add	r1, r6
  40366a:	463a      	mov	r2, r7
  40366c:	4633      	mov	r3, r6
  40366e:	4f3f      	ldr	r7, [pc, #252]	; (40376c <prvTimerTask+0x150>)
  403670:	47b8      	blx	r7
  403672:	2801      	cmp	r0, #1
  403674:	d10b      	bne.n	40368e <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  403676:	2300      	movs	r3, #0
  403678:	9300      	str	r3, [sp, #0]
  40367a:	4620      	mov	r0, r4
  40367c:	4619      	mov	r1, r3
  40367e:	4632      	mov	r2, r6
  403680:	4e3b      	ldr	r6, [pc, #236]	; (403770 <prvTimerTask+0x154>)
  403682:	47b0      	blx	r6
			configASSERT( xResult );
  403684:	b918      	cbnz	r0, 40368e <prvTimerTask+0x72>
  403686:	4b3b      	ldr	r3, [pc, #236]	; (403774 <prvTimerTask+0x158>)
  403688:	4798      	blx	r3
  40368a:	bf00      	nop
  40368c:	e7fd      	b.n	40368a <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40368e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403690:	4620      	mov	r0, r4
  403692:	4798      	blx	r3
  403694:	e00c      	b.n	4036b0 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  403696:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403698:	6828      	ldr	r0, [r5, #0]
  40369a:	1bf1      	subs	r1, r6, r7
  40369c:	4b36      	ldr	r3, [pc, #216]	; (403778 <prvTimerTask+0x15c>)
  40369e:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4036a0:	4b31      	ldr	r3, [pc, #196]	; (403768 <prvTimerTask+0x14c>)
  4036a2:	4798      	blx	r3
  4036a4:	b920      	cbnz	r0, 4036b0 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4036a6:	4b35      	ldr	r3, [pc, #212]	; (40377c <prvTimerTask+0x160>)
  4036a8:	4798      	blx	r3
  4036aa:	e001      	b.n	4036b0 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4036ac:	4b2e      	ldr	r3, [pc, #184]	; (403768 <prvTimerTask+0x14c>)
  4036ae:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4036b0:	a802      	add	r0, sp, #8
  4036b2:	4b2c      	ldr	r3, [pc, #176]	; (403764 <prvTimerTask+0x148>)
  4036b4:	4798      	blx	r3
  4036b6:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4036b8:	4e31      	ldr	r6, [pc, #196]	; (403780 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4036ba:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 40376c <prvTimerTask+0x150>
  4036be:	e038      	b.n	403732 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  4036c0:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4036c2:	b11c      	cbz	r4, 4036cc <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4036c4:	6963      	ldr	r3, [r4, #20]
  4036c6:	b10b      	cbz	r3, 4036cc <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4036c8:	1d20      	adds	r0, r4, #4
  4036ca:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4036cc:	9b03      	ldr	r3, [sp, #12]
  4036ce:	2b02      	cmp	r3, #2
  4036d0:	d01f      	beq.n	403712 <prvTimerTask+0xf6>
  4036d2:	2b03      	cmp	r3, #3
  4036d4:	d02a      	beq.n	40372c <prvTimerTask+0x110>
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	d12b      	bne.n	403732 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4036da:	9b04      	ldr	r3, [sp, #16]
  4036dc:	69a1      	ldr	r1, [r4, #24]
  4036de:	4620      	mov	r0, r4
  4036e0:	4419      	add	r1, r3
  4036e2:	463a      	mov	r2, r7
  4036e4:	47c8      	blx	r9
  4036e6:	2801      	cmp	r0, #1
  4036e8:	d123      	bne.n	403732 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4036ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4036ec:	4620      	mov	r0, r4
  4036ee:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4036f0:	69e3      	ldr	r3, [r4, #28]
  4036f2:	2b01      	cmp	r3, #1
  4036f4:	d11d      	bne.n	403732 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4036f6:	69a2      	ldr	r2, [r4, #24]
  4036f8:	2300      	movs	r3, #0
  4036fa:	9300      	str	r3, [sp, #0]
  4036fc:	4620      	mov	r0, r4
  4036fe:	4619      	mov	r1, r3
  403700:	9c04      	ldr	r4, [sp, #16]
  403702:	4422      	add	r2, r4
  403704:	4c1a      	ldr	r4, [pc, #104]	; (403770 <prvTimerTask+0x154>)
  403706:	47a0      	blx	r4
						configASSERT( xResult );
  403708:	b998      	cbnz	r0, 403732 <prvTimerTask+0x116>
  40370a:	4b1a      	ldr	r3, [pc, #104]	; (403774 <prvTimerTask+0x158>)
  40370c:	4798      	blx	r3
  40370e:	bf00      	nop
  403710:	e7fd      	b.n	40370e <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  403712:	9904      	ldr	r1, [sp, #16]
  403714:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403716:	b919      	cbnz	r1, 403720 <prvTimerTask+0x104>
  403718:	4b16      	ldr	r3, [pc, #88]	; (403774 <prvTimerTask+0x158>)
  40371a:	4798      	blx	r3
  40371c:	bf00      	nop
  40371e:	e7fd      	b.n	40371c <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403720:	4620      	mov	r0, r4
  403722:	4439      	add	r1, r7
  403724:	463a      	mov	r2, r7
  403726:	463b      	mov	r3, r7
  403728:	47c8      	blx	r9
  40372a:	e002      	b.n	403732 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40372c:	4620      	mov	r0, r4
  40372e:	4b15      	ldr	r3, [pc, #84]	; (403784 <prvTimerTask+0x168>)
  403730:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403732:	6828      	ldr	r0, [r5, #0]
  403734:	a903      	add	r1, sp, #12
  403736:	2200      	movs	r2, #0
  403738:	4613      	mov	r3, r2
  40373a:	47b0      	blx	r6
  40373c:	2800      	cmp	r0, #0
  40373e:	d1bf      	bne.n	4036c0 <prvTimerTask+0xa4>
  403740:	e772      	b.n	403628 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403742:	4b07      	ldr	r3, [pc, #28]	; (403760 <prvTimerTask+0x144>)
  403744:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403746:	a803      	add	r0, sp, #12
  403748:	4b06      	ldr	r3, [pc, #24]	; (403764 <prvTimerTask+0x148>)
  40374a:	4798      	blx	r3
  40374c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40374e:	9b03      	ldr	r3, [sp, #12]
  403750:	2b00      	cmp	r3, #0
  403752:	d0a0      	beq.n	403696 <prvTimerTask+0x7a>
  403754:	e7aa      	b.n	4036ac <prvTimerTask+0x90>
  403756:	bf00      	nop
  403758:	2000aa84 	.word	0x2000aa84
  40375c:	2000aa54 	.word	0x2000aa54
  403760:	00402d0d 	.word	0x00402d0d
  403764:	00403569 	.word	0x00403569
  403768:	00402e5d 	.word	0x00402e5d
  40376c:	004033d1 	.word	0x004033d1
  403770:	00403515 	.word	0x00403515
  403774:	004022ad 	.word	0x004022ad
  403778:	00402a01 	.word	0x00402a01
  40377c:	0040229d 	.word	0x0040229d
  403780:	004028a5 	.word	0x004028a5
  403784:	004024d1 	.word	0x004024d1
  403788:	00402225 	.word	0x00402225

0040378c <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  40378c:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  403790:	f021 0101 	bic.w	r1, r1, #1
  403794:	0589      	lsls	r1, r1, #22
  403796:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403798:	6201      	str	r1, [r0, #32]
  40379a:	4770      	bx	lr

0040379c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40379c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40379e:	480e      	ldr	r0, [pc, #56]	; (4037d8 <sysclk_init+0x3c>)
  4037a0:	4b0e      	ldr	r3, [pc, #56]	; (4037dc <sysclk_init+0x40>)
  4037a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4037a4:	2000      	movs	r0, #0
  4037a6:	213e      	movs	r1, #62	; 0x3e
  4037a8:	4b0d      	ldr	r3, [pc, #52]	; (4037e0 <sysclk_init+0x44>)
  4037aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4037ac:	4c0d      	ldr	r4, [pc, #52]	; (4037e4 <sysclk_init+0x48>)
  4037ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4037b0:	2800      	cmp	r0, #0
  4037b2:	d0fc      	beq.n	4037ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4037b4:	4b0c      	ldr	r3, [pc, #48]	; (4037e8 <sysclk_init+0x4c>)
  4037b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4037b8:	4a0c      	ldr	r2, [pc, #48]	; (4037ec <sysclk_init+0x50>)
  4037ba:	4b0d      	ldr	r3, [pc, #52]	; (4037f0 <sysclk_init+0x54>)
  4037bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4037be:	4c0d      	ldr	r4, [pc, #52]	; (4037f4 <sysclk_init+0x58>)
  4037c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4037c2:	2800      	cmp	r0, #0
  4037c4:	d0fc      	beq.n	4037c0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4037c6:	2010      	movs	r0, #16
  4037c8:	4b0b      	ldr	r3, [pc, #44]	; (4037f8 <sysclk_init+0x5c>)
  4037ca:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4037cc:	4b0b      	ldr	r3, [pc, #44]	; (4037fc <sysclk_init+0x60>)
  4037ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4037d0:	4801      	ldr	r0, [pc, #4]	; (4037d8 <sysclk_init+0x3c>)
  4037d2:	4b02      	ldr	r3, [pc, #8]	; (4037dc <sysclk_init+0x40>)
  4037d4:	4798      	blx	r3
  4037d6:	bd10      	pop	{r4, pc}
  4037d8:	07270e00 	.word	0x07270e00
  4037dc:	00403fe9 	.word	0x00403fe9
  4037e0:	00403d41 	.word	0x00403d41
  4037e4:	00403d95 	.word	0x00403d95
  4037e8:	00403da5 	.word	0x00403da5
  4037ec:	20133f01 	.word	0x20133f01
  4037f0:	400e0400 	.word	0x400e0400
  4037f4:	00403db5 	.word	0x00403db5
  4037f8:	00403cd9 	.word	0x00403cd9
  4037fc:	00403ed5 	.word	0x00403ed5

00403800 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  403800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  403802:	4819      	ldr	r0, [pc, #100]	; (403868 <board_init+0x68>)
  403804:	4b19      	ldr	r3, [pc, #100]	; (40386c <board_init+0x6c>)
  403806:	4798      	blx	r3
  403808:	200b      	movs	r0, #11
  40380a:	4c19      	ldr	r4, [pc, #100]	; (403870 <board_init+0x70>)
  40380c:	47a0      	blx	r4
  40380e:	200c      	movs	r0, #12
  403810:	47a0      	blx	r4
  403812:	200d      	movs	r0, #13
  403814:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403816:	4c17      	ldr	r4, [pc, #92]	; (403874 <board_init+0x74>)
  403818:	2310      	movs	r3, #16
  40381a:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40381c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403820:	2508      	movs	r5, #8
  403822:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403824:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403828:	6363      	str	r3, [r4, #52]	; 0x34
  40382a:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_dir(I2C_SCL_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(I2C_SDA_PIN, IOPORT_DIR_OUTPUT);
	
	ioport_set_pin_level(I2C_SCL_PIN,false);
	ioport_set_pin_level(I2C_SDA_PIN,false);
	delay_ms(15);
  40382c:	4812      	ldr	r0, [pc, #72]	; (403878 <board_init+0x78>)
  40382e:	4b13      	ldr	r3, [pc, #76]	; (40387c <board_init+0x7c>)
  403830:	4798      	blx	r3
	
	gpio_configure_pin(I2C_SCL_PIN, TWI0_CLK_FLAGS);
  403832:	4f13      	ldr	r7, [pc, #76]	; (403880 <board_init+0x80>)
  403834:	2004      	movs	r0, #4
  403836:	4639      	mov	r1, r7
  403838:	4e12      	ldr	r6, [pc, #72]	; (403884 <board_init+0x84>)
  40383a:	47b0      	blx	r6
	gpio_configure_pin(I2C_SDA_PIN, TWI0_DATA_FLAGS);
  40383c:	2003      	movs	r0, #3
  40383e:	4639      	mov	r1, r7
  403840:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403842:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403846:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403848:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40384c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  403850:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403852:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403856:	4b0c      	ldr	r3, [pc, #48]	; (403888 <board_init+0x88>)
  403858:	611d      	str	r5, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40385a:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40385e:	2202      	movs	r2, #2
  403860:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403862:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  403866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403868:	400e1450 	.word	0x400e1450
  40386c:	00403e19 	.word	0x00403e19
  403870:	00403dc5 	.word	0x00403dc5
  403874:	400e0e00 	.word	0x400e0e00
  403878:	0001f63c 	.word	0x0001f63c
  40387c:	20000001 	.word	0x20000001
  403880:	08000001 	.word	0x08000001
  403884:	004039f5 	.word	0x004039f5
  403888:	400e1000 	.word	0x400e1000

0040388c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40388c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40388e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  403892:	d02f      	beq.n	4038f4 <pio_set_peripheral+0x68>
  403894:	d807      	bhi.n	4038a6 <pio_set_peripheral+0x1a>
  403896:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40389a:	d014      	beq.n	4038c6 <pio_set_peripheral+0x3a>
  40389c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4038a0:	d01e      	beq.n	4038e0 <pio_set_peripheral+0x54>
  4038a2:	b939      	cbnz	r1, 4038b4 <pio_set_peripheral+0x28>
  4038a4:	4770      	bx	lr
  4038a6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4038aa:	d037      	beq.n	40391c <pio_set_peripheral+0x90>
  4038ac:	d804      	bhi.n	4038b8 <pio_set_peripheral+0x2c>
  4038ae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4038b2:	d029      	beq.n	403908 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4038b4:	6042      	str	r2, [r0, #4]
  4038b6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4038b8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4038bc:	d02e      	beq.n	40391c <pio_set_peripheral+0x90>
  4038be:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4038c2:	d02b      	beq.n	40391c <pio_set_peripheral+0x90>
  4038c4:	e7f6      	b.n	4038b4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4038c6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4038c8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4038ca:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4038cc:	43d3      	mvns	r3, r2
  4038ce:	4021      	ands	r1, r4
  4038d0:	4019      	ands	r1, r3
  4038d2:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4038d4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4038d6:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4038d8:	4021      	ands	r1, r4
  4038da:	400b      	ands	r3, r1
  4038dc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4038de:	e01a      	b.n	403916 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4038e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4038e2:	4313      	orrs	r3, r2
  4038e4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4038e6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4038e8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4038ea:	400b      	ands	r3, r1
  4038ec:	ea23 0302 	bic.w	r3, r3, r2
  4038f0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4038f2:	e7df      	b.n	4038b4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4038f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4038f6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4038f8:	400b      	ands	r3, r1
  4038fa:	ea23 0302 	bic.w	r3, r3, r2
  4038fe:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403900:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403902:	4313      	orrs	r3, r2
  403904:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403906:	e7d5      	b.n	4038b4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403908:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40390a:	4313      	orrs	r3, r2
  40390c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40390e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403910:	4313      	orrs	r3, r2
  403912:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403914:	e7ce      	b.n	4038b4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403916:	6042      	str	r2, [r0, #4]
}
  403918:	f85d 4b04 	ldr.w	r4, [sp], #4
  40391c:	4770      	bx	lr
  40391e:	bf00      	nop

00403920 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403920:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403922:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  403926:	bf14      	ite	ne
  403928:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40392a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40392c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  403930:	bf14      	ite	ne
  403932:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403934:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403936:	f012 0f02 	tst.w	r2, #2
  40393a:	d002      	beq.n	403942 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40393c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  403940:	e004      	b.n	40394c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403942:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  403946:	bf18      	it	ne
  403948:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40394c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40394e:	6001      	str	r1, [r0, #0]
  403950:	4770      	bx	lr
  403952:	bf00      	nop

00403954 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403954:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403956:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403958:	9c01      	ldr	r4, [sp, #4]
  40395a:	b10c      	cbz	r4, 403960 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40395c:	6641      	str	r1, [r0, #100]	; 0x64
  40395e:	e000      	b.n	403962 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403960:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403962:	b10b      	cbz	r3, 403968 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  403964:	6501      	str	r1, [r0, #80]	; 0x50
  403966:	e000      	b.n	40396a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  403968:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40396a:	b10a      	cbz	r2, 403970 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40396c:	6301      	str	r1, [r0, #48]	; 0x30
  40396e:	e000      	b.n	403972 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  403970:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403972:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  403974:	6001      	str	r1, [r0, #0]
}
  403976:	f85d 4b04 	ldr.w	r4, [sp], #4
  40397a:	4770      	bx	lr

0040397c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40397c:	f012 0f10 	tst.w	r2, #16
  403980:	d010      	beq.n	4039a4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  403982:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  403986:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40398a:	bf14      	ite	ne
  40398c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  403990:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  403994:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  403998:	bf14      	ite	ne
  40399a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40399e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4039a2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4039a4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4039a8:	4770      	bx	lr
  4039aa:	bf00      	nop

004039ac <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4039ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4039ae:	6401      	str	r1, [r0, #64]	; 0x40
  4039b0:	4770      	bx	lr
  4039b2:	bf00      	nop

004039b4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4039b4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4039b6:	4770      	bx	lr

004039b8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4039b8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4039ba:	4770      	bx	lr

004039bc <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4039bc:	0943      	lsrs	r3, r0, #5
  4039be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4039c2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4039c6:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4039c8:	f000 001f 	and.w	r0, r0, #31
  4039cc:	2201      	movs	r2, #1
  4039ce:	4082      	lsls	r2, r0
  4039d0:	631a      	str	r2, [r3, #48]	; 0x30
  4039d2:	4770      	bx	lr

004039d4 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4039d4:	0943      	lsrs	r3, r0, #5
  4039d6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4039da:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4039de:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4039e0:	6b99      	ldr	r1, [r3, #56]	; 0x38
  4039e2:	f000 001f 	and.w	r0, r0, #31
  4039e6:	2201      	movs	r2, #1
  4039e8:	4082      	lsls	r2, r0
  4039ea:	420a      	tst	r2, r1
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4039ec:	bf14      	ite	ne
  4039ee:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4039f0:	631a      	streq	r2, [r3, #48]	; 0x30
  4039f2:	4770      	bx	lr

004039f4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4039f4:	b570      	push	{r4, r5, r6, lr}
  4039f6:	b082      	sub	sp, #8
  4039f8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4039fa:	0943      	lsrs	r3, r0, #5
  4039fc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403a00:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403a04:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403a06:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  403a0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403a0e:	d047      	beq.n	403aa0 <pio_configure_pin+0xac>
  403a10:	d809      	bhi.n	403a26 <pio_configure_pin+0x32>
  403a12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403a16:	d021      	beq.n	403a5c <pio_configure_pin+0x68>
  403a18:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403a1c:	d02f      	beq.n	403a7e <pio_configure_pin+0x8a>
  403a1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403a22:	d16f      	bne.n	403b04 <pio_configure_pin+0x110>
  403a24:	e009      	b.n	403a3a <pio_configure_pin+0x46>
  403a26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403a2a:	d055      	beq.n	403ad8 <pio_configure_pin+0xe4>
  403a2c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403a30:	d052      	beq.n	403ad8 <pio_configure_pin+0xe4>
  403a32:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403a36:	d044      	beq.n	403ac2 <pio_configure_pin+0xce>
  403a38:	e064      	b.n	403b04 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403a3a:	f000 001f 	and.w	r0, r0, #31
  403a3e:	2601      	movs	r6, #1
  403a40:	4086      	lsls	r6, r0
  403a42:	4620      	mov	r0, r4
  403a44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403a48:	4632      	mov	r2, r6
  403a4a:	4b30      	ldr	r3, [pc, #192]	; (403b0c <pio_configure_pin+0x118>)
  403a4c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403a4e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403a52:	bf14      	ite	ne
  403a54:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403a56:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403a58:	2001      	movs	r0, #1
  403a5a:	e054      	b.n	403b06 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  403a5c:	f000 001f 	and.w	r0, r0, #31
  403a60:	2601      	movs	r6, #1
  403a62:	4086      	lsls	r6, r0
  403a64:	4620      	mov	r0, r4
  403a66:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403a6a:	4632      	mov	r2, r6
  403a6c:	4b27      	ldr	r3, [pc, #156]	; (403b0c <pio_configure_pin+0x118>)
  403a6e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403a70:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403a74:	bf14      	ite	ne
  403a76:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403a78:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403a7a:	2001      	movs	r0, #1
  403a7c:	e043      	b.n	403b06 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  403a7e:	f000 001f 	and.w	r0, r0, #31
  403a82:	2601      	movs	r6, #1
  403a84:	4086      	lsls	r6, r0
  403a86:	4620      	mov	r0, r4
  403a88:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403a8c:	4632      	mov	r2, r6
  403a8e:	4b1f      	ldr	r3, [pc, #124]	; (403b0c <pio_configure_pin+0x118>)
  403a90:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403a92:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403a96:	bf14      	ite	ne
  403a98:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403a9a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403a9c:	2001      	movs	r0, #1
  403a9e:	e032      	b.n	403b06 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403aa0:	f000 001f 	and.w	r0, r0, #31
  403aa4:	2601      	movs	r6, #1
  403aa6:	4086      	lsls	r6, r0
  403aa8:	4620      	mov	r0, r4
  403aaa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403aae:	4632      	mov	r2, r6
  403ab0:	4b16      	ldr	r3, [pc, #88]	; (403b0c <pio_configure_pin+0x118>)
  403ab2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403ab4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403ab8:	bf14      	ite	ne
  403aba:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403abc:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403abe:	2001      	movs	r0, #1
  403ac0:	e021      	b.n	403b06 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  403ac2:	f000 031f 	and.w	r3, r0, #31
  403ac6:	2601      	movs	r6, #1
  403ac8:	4620      	mov	r0, r4
  403aca:	fa06 f103 	lsl.w	r1, r6, r3
  403ace:	462a      	mov	r2, r5
  403ad0:	4b0f      	ldr	r3, [pc, #60]	; (403b10 <pio_configure_pin+0x11c>)
  403ad2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  403ad4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  403ad6:	e016      	b.n	403b06 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403ad8:	f000 031f 	and.w	r3, r0, #31
  403adc:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403ade:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403ae2:	ea05 0106 	and.w	r1, r5, r6
  403ae6:	9100      	str	r1, [sp, #0]
  403ae8:	4620      	mov	r0, r4
  403aea:	fa06 f103 	lsl.w	r1, r6, r3
  403aee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403af2:	bf14      	ite	ne
  403af4:	2200      	movne	r2, #0
  403af6:	2201      	moveq	r2, #1
  403af8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403afc:	4c05      	ldr	r4, [pc, #20]	; (403b14 <pio_configure_pin+0x120>)
  403afe:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  403b00:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403b02:	e000      	b.n	403b06 <pio_configure_pin+0x112>

	default:
		return 0;
  403b04:	2000      	movs	r0, #0
	}

	return 1;
}
  403b06:	b002      	add	sp, #8
  403b08:	bd70      	pop	{r4, r5, r6, pc}
  403b0a:	bf00      	nop
  403b0c:	0040388d 	.word	0x0040388d
  403b10:	00403921 	.word	0x00403921
  403b14:	00403955 	.word	0x00403955

00403b18 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  403b18:	b570      	push	{r4, r5, r6, lr}
  403b1a:	b082      	sub	sp, #8
  403b1c:	4606      	mov	r6, r0
  403b1e:	460d      	mov	r5, r1
  403b20:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403b22:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  403b26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403b2a:	d038      	beq.n	403b9e <pio_configure_pin_group+0x86>
  403b2c:	d809      	bhi.n	403b42 <pio_configure_pin_group+0x2a>
  403b2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403b32:	d01c      	beq.n	403b6e <pio_configure_pin_group+0x56>
  403b34:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403b38:	d025      	beq.n	403b86 <pio_configure_pin_group+0x6e>
  403b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403b3e:	d150      	bne.n	403be2 <pio_configure_pin_group+0xca>
  403b40:	e009      	b.n	403b56 <pio_configure_pin_group+0x3e>
  403b42:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403b46:	d03a      	beq.n	403bbe <pio_configure_pin_group+0xa6>
  403b48:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403b4c:	d037      	beq.n	403bbe <pio_configure_pin_group+0xa6>
  403b4e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403b52:	d030      	beq.n	403bb6 <pio_configure_pin_group+0x9e>
  403b54:	e045      	b.n	403be2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  403b56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403b5a:	462a      	mov	r2, r5
  403b5c:	4b22      	ldr	r3, [pc, #136]	; (403be8 <pio_configure_pin_group+0xd0>)
  403b5e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403b60:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  403b64:	bf14      	ite	ne
  403b66:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403b68:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403b6a:	2001      	movs	r0, #1
  403b6c:	e03a      	b.n	403be4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  403b6e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403b72:	462a      	mov	r2, r5
  403b74:	4b1c      	ldr	r3, [pc, #112]	; (403be8 <pio_configure_pin_group+0xd0>)
  403b76:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403b78:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  403b7c:	bf14      	ite	ne
  403b7e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403b80:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403b82:	2001      	movs	r0, #1
  403b84:	e02e      	b.n	403be4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  403b86:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403b8a:	462a      	mov	r2, r5
  403b8c:	4b16      	ldr	r3, [pc, #88]	; (403be8 <pio_configure_pin_group+0xd0>)
  403b8e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403b90:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  403b94:	bf14      	ite	ne
  403b96:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403b98:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403b9a:	2001      	movs	r0, #1
  403b9c:	e022      	b.n	403be4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  403b9e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403ba2:	462a      	mov	r2, r5
  403ba4:	4b10      	ldr	r3, [pc, #64]	; (403be8 <pio_configure_pin_group+0xd0>)
  403ba6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403ba8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  403bac:	bf14      	ite	ne
  403bae:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403bb0:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403bb2:	2001      	movs	r0, #1
  403bb4:	e016      	b.n	403be4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  403bb6:	4b0d      	ldr	r3, [pc, #52]	; (403bec <pio_configure_pin_group+0xd4>)
  403bb8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  403bba:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  403bbc:	e012      	b.n	403be4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403bbe:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403bc2:	f004 0301 	and.w	r3, r4, #1
  403bc6:	9300      	str	r3, [sp, #0]
  403bc8:	4630      	mov	r0, r6
  403bca:	4629      	mov	r1, r5
  403bcc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403bd0:	bf14      	ite	ne
  403bd2:	2200      	movne	r2, #0
  403bd4:	2201      	moveq	r2, #1
  403bd6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  403bda:	4c05      	ldr	r4, [pc, #20]	; (403bf0 <pio_configure_pin_group+0xd8>)
  403bdc:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  403bde:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403be0:	e000      	b.n	403be4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  403be2:	2000      	movs	r0, #0
	}

	return 1;
}
  403be4:	b002      	add	sp, #8
  403be6:	bd70      	pop	{r4, r5, r6, pc}
  403be8:	0040388d 	.word	0x0040388d
  403bec:	00403921 	.word	0x00403921
  403bf0:	00403955 	.word	0x00403955

00403bf4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403bf8:	4681      	mov	r9, r0
  403bfa:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403bfc:	4b12      	ldr	r3, [pc, #72]	; (403c48 <pio_handler_process+0x54>)
  403bfe:	4798      	blx	r3
  403c00:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  403c02:	4648      	mov	r0, r9
  403c04:	4b11      	ldr	r3, [pc, #68]	; (403c4c <pio_handler_process+0x58>)
  403c06:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403c08:	4005      	ands	r5, r0
  403c0a:	d013      	beq.n	403c34 <pio_handler_process+0x40>
  403c0c:	4c10      	ldr	r4, [pc, #64]	; (403c50 <pio_handler_process+0x5c>)
  403c0e:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403c12:	6823      	ldr	r3, [r4, #0]
  403c14:	4543      	cmp	r3, r8
  403c16:	d108      	bne.n	403c2a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403c18:	6861      	ldr	r1, [r4, #4]
  403c1a:	4229      	tst	r1, r5
  403c1c:	d005      	beq.n	403c2a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403c1e:	68e3      	ldr	r3, [r4, #12]
  403c20:	4640      	mov	r0, r8
  403c22:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403c24:	6863      	ldr	r3, [r4, #4]
  403c26:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  403c2a:	42b4      	cmp	r4, r6
  403c2c:	d002      	beq.n	403c34 <pio_handler_process+0x40>
  403c2e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403c30:	2d00      	cmp	r5, #0
  403c32:	d1ee      	bne.n	403c12 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  403c34:	4b07      	ldr	r3, [pc, #28]	; (403c54 <pio_handler_process+0x60>)
  403c36:	681b      	ldr	r3, [r3, #0]
  403c38:	b123      	cbz	r3, 403c44 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  403c3a:	4b07      	ldr	r3, [pc, #28]	; (403c58 <pio_handler_process+0x64>)
  403c3c:	681b      	ldr	r3, [r3, #0]
  403c3e:	b10b      	cbz	r3, 403c44 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  403c40:	4648      	mov	r0, r9
  403c42:	4798      	blx	r3
  403c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c48:	004039b5 	.word	0x004039b5
  403c4c:	004039b9 	.word	0x004039b9
  403c50:	2000aa94 	.word	0x2000aa94
  403c54:	2000abcc 	.word	0x2000abcc
  403c58:	2000aa90 	.word	0x2000aa90

00403c5c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  403c5e:	4c0c      	ldr	r4, [pc, #48]	; (403c90 <pio_handler_set+0x34>)
  403c60:	6824      	ldr	r4, [r4, #0]
  403c62:	2c06      	cmp	r4, #6
  403c64:	d811      	bhi.n	403c8a <pio_handler_set+0x2e>
  403c66:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  403c68:	4f0a      	ldr	r7, [pc, #40]	; (403c94 <pio_handler_set+0x38>)
  403c6a:	0122      	lsls	r2, r4, #4
  403c6c:	18be      	adds	r6, r7, r2
  403c6e:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  403c70:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  403c72:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  403c74:	9a06      	ldr	r2, [sp, #24]
  403c76:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  403c78:	3401      	adds	r4, #1
  403c7a:	4a05      	ldr	r2, [pc, #20]	; (403c90 <pio_handler_set+0x34>)
  403c7c:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  403c7e:	4629      	mov	r1, r5
  403c80:	461a      	mov	r2, r3
  403c82:	4b05      	ldr	r3, [pc, #20]	; (403c98 <pio_handler_set+0x3c>)
  403c84:	4798      	blx	r3

	return 0;
  403c86:	2000      	movs	r0, #0
  403c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  403c8a:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  403c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c8e:	bf00      	nop
  403c90:	2000aa8c 	.word	0x2000aa8c
  403c94:	2000aa94 	.word	0x2000aa94
  403c98:	0040397d 	.word	0x0040397d

00403c9c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403c9c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  403c9e:	4802      	ldr	r0, [pc, #8]	; (403ca8 <PIOA_Handler+0xc>)
  403ca0:	210b      	movs	r1, #11
  403ca2:	4b02      	ldr	r3, [pc, #8]	; (403cac <PIOA_Handler+0x10>)
  403ca4:	4798      	blx	r3
  403ca6:	bd08      	pop	{r3, pc}
  403ca8:	400e0e00 	.word	0x400e0e00
  403cac:	00403bf5 	.word	0x00403bf5

00403cb0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403cb0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  403cb2:	4802      	ldr	r0, [pc, #8]	; (403cbc <PIOB_Handler+0xc>)
  403cb4:	210c      	movs	r1, #12
  403cb6:	4b02      	ldr	r3, [pc, #8]	; (403cc0 <PIOB_Handler+0x10>)
  403cb8:	4798      	blx	r3
  403cba:	bd08      	pop	{r3, pc}
  403cbc:	400e1000 	.word	0x400e1000
  403cc0:	00403bf5 	.word	0x00403bf5

00403cc4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403cc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  403cc6:	4802      	ldr	r0, [pc, #8]	; (403cd0 <PIOC_Handler+0xc>)
  403cc8:	210d      	movs	r1, #13
  403cca:	4b02      	ldr	r3, [pc, #8]	; (403cd4 <PIOC_Handler+0x10>)
  403ccc:	4798      	blx	r3
  403cce:	bd08      	pop	{r3, pc}
  403cd0:	400e1200 	.word	0x400e1200
  403cd4:	00403bf5 	.word	0x00403bf5

00403cd8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403cd8:	4a18      	ldr	r2, [pc, #96]	; (403d3c <pmc_switch_mck_to_pllack+0x64>)
  403cda:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403ce0:	4318      	orrs	r0, r3
  403ce2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403ce4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403ce6:	f013 0f08 	tst.w	r3, #8
  403cea:	d003      	beq.n	403cf4 <pmc_switch_mck_to_pllack+0x1c>
  403cec:	e009      	b.n	403d02 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403cee:	3b01      	subs	r3, #1
  403cf0:	d103      	bne.n	403cfa <pmc_switch_mck_to_pllack+0x22>
  403cf2:	e01e      	b.n	403d32 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403cf4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403cf8:	4910      	ldr	r1, [pc, #64]	; (403d3c <pmc_switch_mck_to_pllack+0x64>)
  403cfa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403cfc:	f012 0f08 	tst.w	r2, #8
  403d00:	d0f5      	beq.n	403cee <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403d02:	4a0e      	ldr	r2, [pc, #56]	; (403d3c <pmc_switch_mck_to_pllack+0x64>)
  403d04:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403d06:	f023 0303 	bic.w	r3, r3, #3
  403d0a:	f043 0302 	orr.w	r3, r3, #2
  403d0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403d10:	6e90      	ldr	r0, [r2, #104]	; 0x68
  403d12:	f010 0008 	ands.w	r0, r0, #8
  403d16:	d004      	beq.n	403d22 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403d18:	2000      	movs	r0, #0
  403d1a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  403d1c:	3b01      	subs	r3, #1
  403d1e:	d103      	bne.n	403d28 <pmc_switch_mck_to_pllack+0x50>
  403d20:	e009      	b.n	403d36 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403d22:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403d26:	4905      	ldr	r1, [pc, #20]	; (403d3c <pmc_switch_mck_to_pllack+0x64>)
  403d28:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403d2a:	f012 0f08 	tst.w	r2, #8
  403d2e:	d0f5      	beq.n	403d1c <pmc_switch_mck_to_pllack+0x44>
  403d30:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403d32:	2001      	movs	r0, #1
  403d34:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403d36:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403d38:	4770      	bx	lr
  403d3a:	bf00      	nop
  403d3c:	400e0400 	.word	0x400e0400

00403d40 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403d40:	b138      	cbz	r0, 403d52 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403d42:	4911      	ldr	r1, [pc, #68]	; (403d88 <pmc_switch_mainck_to_xtal+0x48>)
  403d44:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403d46:	4a11      	ldr	r2, [pc, #68]	; (403d8c <pmc_switch_mainck_to_xtal+0x4c>)
  403d48:	401a      	ands	r2, r3
  403d4a:	4b11      	ldr	r3, [pc, #68]	; (403d90 <pmc_switch_mainck_to_xtal+0x50>)
  403d4c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403d4e:	620b      	str	r3, [r1, #32]
  403d50:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403d52:	4a0d      	ldr	r2, [pc, #52]	; (403d88 <pmc_switch_mainck_to_xtal+0x48>)
  403d54:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403d56:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403d5a:	f023 0303 	bic.w	r3, r3, #3
  403d5e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403d62:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  403d66:	0209      	lsls	r1, r1, #8
  403d68:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403d6a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403d6c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  403d6e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403d70:	f013 0f01 	tst.w	r3, #1
  403d74:	d0fb      	beq.n	403d6e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403d76:	4a04      	ldr	r2, [pc, #16]	; (403d88 <pmc_switch_mainck_to_xtal+0x48>)
  403d78:	6a13      	ldr	r3, [r2, #32]
  403d7a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  403d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  403d82:	6213      	str	r3, [r2, #32]
  403d84:	4770      	bx	lr
  403d86:	bf00      	nop
  403d88:	400e0400 	.word	0x400e0400
  403d8c:	fec8fffc 	.word	0xfec8fffc
  403d90:	01370002 	.word	0x01370002

00403d94 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403d94:	4b02      	ldr	r3, [pc, #8]	; (403da0 <pmc_osc_is_ready_mainck+0xc>)
  403d96:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403d98:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  403d9c:	4770      	bx	lr
  403d9e:	bf00      	nop
  403da0:	400e0400 	.word	0x400e0400

00403da4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403da4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403da8:	4b01      	ldr	r3, [pc, #4]	; (403db0 <pmc_disable_pllack+0xc>)
  403daa:	629a      	str	r2, [r3, #40]	; 0x28
  403dac:	4770      	bx	lr
  403dae:	bf00      	nop
  403db0:	400e0400 	.word	0x400e0400

00403db4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403db4:	4b02      	ldr	r3, [pc, #8]	; (403dc0 <pmc_is_locked_pllack+0xc>)
  403db6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403db8:	f000 0002 	and.w	r0, r0, #2
  403dbc:	4770      	bx	lr
  403dbe:	bf00      	nop
  403dc0:	400e0400 	.word	0x400e0400

00403dc4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  403dc4:	2822      	cmp	r0, #34	; 0x22
  403dc6:	d81e      	bhi.n	403e06 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403dc8:	281f      	cmp	r0, #31
  403dca:	d80c      	bhi.n	403de6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403dcc:	4b11      	ldr	r3, [pc, #68]	; (403e14 <pmc_enable_periph_clk+0x50>)
  403dce:	699a      	ldr	r2, [r3, #24]
  403dd0:	2301      	movs	r3, #1
  403dd2:	4083      	lsls	r3, r0
  403dd4:	401a      	ands	r2, r3
  403dd6:	4293      	cmp	r3, r2
  403dd8:	d017      	beq.n	403e0a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403dda:	2301      	movs	r3, #1
  403ddc:	4083      	lsls	r3, r0
  403dde:	4a0d      	ldr	r2, [pc, #52]	; (403e14 <pmc_enable_periph_clk+0x50>)
  403de0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403de2:	2000      	movs	r0, #0
  403de4:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403de6:	4b0b      	ldr	r3, [pc, #44]	; (403e14 <pmc_enable_periph_clk+0x50>)
  403de8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  403dec:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403dee:	2301      	movs	r3, #1
  403df0:	4083      	lsls	r3, r0
  403df2:	401a      	ands	r2, r3
  403df4:	4293      	cmp	r3, r2
  403df6:	d00a      	beq.n	403e0e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  403df8:	2301      	movs	r3, #1
  403dfa:	4083      	lsls	r3, r0
  403dfc:	4a05      	ldr	r2, [pc, #20]	; (403e14 <pmc_enable_periph_clk+0x50>)
  403dfe:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  403e02:	2000      	movs	r0, #0
  403e04:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  403e06:	2001      	movs	r0, #1
  403e08:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403e0a:	2000      	movs	r0, #0
  403e0c:	4770      	bx	lr
  403e0e:	2000      	movs	r0, #0
}
  403e10:	4770      	bx	lr
  403e12:	bf00      	nop
  403e14:	400e0400 	.word	0x400e0400

00403e18 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  403e18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403e1c:	6043      	str	r3, [r0, #4]
  403e1e:	4770      	bx	lr

00403e20 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  403e20:	e7fe      	b.n	403e20 <Dummy_Handler>
  403e22:	bf00      	nop

00403e24 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403e24:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  403e26:	4b20      	ldr	r3, [pc, #128]	; (403ea8 <Reset_Handler+0x84>)
  403e28:	4a20      	ldr	r2, [pc, #128]	; (403eac <Reset_Handler+0x88>)
  403e2a:	429a      	cmp	r2, r3
  403e2c:	d913      	bls.n	403e56 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  403e2e:	4b20      	ldr	r3, [pc, #128]	; (403eb0 <Reset_Handler+0x8c>)
  403e30:	4a1d      	ldr	r2, [pc, #116]	; (403ea8 <Reset_Handler+0x84>)
  403e32:	429a      	cmp	r2, r3
  403e34:	d21f      	bcs.n	403e76 <Reset_Handler+0x52>
  403e36:	4611      	mov	r1, r2
  403e38:	3204      	adds	r2, #4
  403e3a:	3303      	adds	r3, #3
  403e3c:	1a9b      	subs	r3, r3, r2
  403e3e:	f023 0303 	bic.w	r3, r3, #3
  403e42:	3304      	adds	r3, #4
  403e44:	4a19      	ldr	r2, [pc, #100]	; (403eac <Reset_Handler+0x88>)
  403e46:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  403e48:	f852 0b04 	ldr.w	r0, [r2], #4
  403e4c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  403e50:	429a      	cmp	r2, r3
  403e52:	d1f9      	bne.n	403e48 <Reset_Handler+0x24>
  403e54:	e00f      	b.n	403e76 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  403e56:	4b14      	ldr	r3, [pc, #80]	; (403ea8 <Reset_Handler+0x84>)
  403e58:	4a14      	ldr	r2, [pc, #80]	; (403eac <Reset_Handler+0x88>)
  403e5a:	429a      	cmp	r2, r3
  403e5c:	d20b      	bcs.n	403e76 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  403e5e:	4b14      	ldr	r3, [pc, #80]	; (403eb0 <Reset_Handler+0x8c>)
  403e60:	4a11      	ldr	r2, [pc, #68]	; (403ea8 <Reset_Handler+0x84>)
  403e62:	1a9a      	subs	r2, r3, r2
  403e64:	4813      	ldr	r0, [pc, #76]	; (403eb4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  403e66:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  403e68:	b12a      	cbz	r2, 403e76 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  403e6a:	f851 2904 	ldr.w	r2, [r1], #-4
  403e6e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  403e72:	4281      	cmp	r1, r0
  403e74:	d1f9      	bne.n	403e6a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403e76:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403e78:	4b0f      	ldr	r3, [pc, #60]	; (403eb8 <Reset_Handler+0x94>)
  403e7a:	4a10      	ldr	r2, [pc, #64]	; (403ebc <Reset_Handler+0x98>)
  403e7c:	429a      	cmp	r2, r3
  403e7e:	d20b      	bcs.n	403e98 <Reset_Handler+0x74>
  403e80:	1d13      	adds	r3, r2, #4
  403e82:	4a0f      	ldr	r2, [pc, #60]	; (403ec0 <Reset_Handler+0x9c>)
  403e84:	1ad2      	subs	r2, r2, r3
  403e86:	f022 0203 	bic.w	r2, r2, #3
  403e8a:	441a      	add	r2, r3
  403e8c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  403e8e:	2100      	movs	r1, #0
  403e90:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403e94:	4293      	cmp	r3, r2
  403e96:	d1fb      	bne.n	403e90 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  403e98:	4b0a      	ldr	r3, [pc, #40]	; (403ec4 <Reset_Handler+0xa0>)
  403e9a:	4a0b      	ldr	r2, [pc, #44]	; (403ec8 <Reset_Handler+0xa4>)
  403e9c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  403e9e:	4b0b      	ldr	r3, [pc, #44]	; (403ecc <Reset_Handler+0xa8>)
  403ea0:	4798      	blx	r3

	/* Branch to main function */
	main();
  403ea2:	4b0b      	ldr	r3, [pc, #44]	; (403ed0 <Reset_Handler+0xac>)
  403ea4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  403ea6:	e7fe      	b.n	403ea6 <Reset_Handler+0x82>
  403ea8:	20000000 	.word	0x20000000
  403eac:	00406c48 	.word	0x00406c48
  403eb0:	2000088c 	.word	0x2000088c
  403eb4:	00406c44 	.word	0x00406c44
  403eb8:	2000abec 	.word	0x2000abec
  403ebc:	20000890 	.word	0x20000890
  403ec0:	2000abef 	.word	0x2000abef
  403ec4:	e000ed00 	.word	0xe000ed00
  403ec8:	00400000 	.word	0x00400000
  403ecc:	00405a95 	.word	0x00405a95
  403ed0:	00404241 	.word	0x00404241

00403ed4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  403ed4:	4b3d      	ldr	r3, [pc, #244]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403ed8:	f003 0303 	and.w	r3, r3, #3
  403edc:	2b03      	cmp	r3, #3
  403ede:	d85d      	bhi.n	403f9c <SystemCoreClockUpdate+0xc8>
  403ee0:	e8df f003 	tbb	[pc, r3]
  403ee4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  403ee8:	4b39      	ldr	r3, [pc, #228]	; (403fd0 <SystemCoreClockUpdate+0xfc>)
  403eea:	695b      	ldr	r3, [r3, #20]
  403eec:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403ef0:	bf14      	ite	ne
  403ef2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403ef6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403efa:	4b36      	ldr	r3, [pc, #216]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403efc:	601a      	str	r2, [r3, #0]
  403efe:	e04d      	b.n	403f9c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403f00:	4b32      	ldr	r3, [pc, #200]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f02:	6a1b      	ldr	r3, [r3, #32]
  403f04:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403f08:	d003      	beq.n	403f12 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  403f0a:	4a33      	ldr	r2, [pc, #204]	; (403fd8 <SystemCoreClockUpdate+0x104>)
  403f0c:	4b31      	ldr	r3, [pc, #196]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f0e:	601a      	str	r2, [r3, #0]
  403f10:	e044      	b.n	403f9c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403f12:	4a32      	ldr	r2, [pc, #200]	; (403fdc <SystemCoreClockUpdate+0x108>)
  403f14:	4b2f      	ldr	r3, [pc, #188]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f16:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  403f18:	4b2c      	ldr	r3, [pc, #176]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f1a:	6a1b      	ldr	r3, [r3, #32]
  403f1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403f20:	2b10      	cmp	r3, #16
  403f22:	d002      	beq.n	403f2a <SystemCoreClockUpdate+0x56>
  403f24:	2b20      	cmp	r3, #32
  403f26:	d004      	beq.n	403f32 <SystemCoreClockUpdate+0x5e>
  403f28:	e038      	b.n	403f9c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403f2a:	4a2d      	ldr	r2, [pc, #180]	; (403fe0 <SystemCoreClockUpdate+0x10c>)
  403f2c:	4b29      	ldr	r3, [pc, #164]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f2e:	601a      	str	r2, [r3, #0]
			break;
  403f30:	e034      	b.n	403f9c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403f32:	4a29      	ldr	r2, [pc, #164]	; (403fd8 <SystemCoreClockUpdate+0x104>)
  403f34:	4b27      	ldr	r3, [pc, #156]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f36:	601a      	str	r2, [r3, #0]
			break;
  403f38:	e030      	b.n	403f9c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403f3a:	4b24      	ldr	r3, [pc, #144]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f3c:	6a1b      	ldr	r3, [r3, #32]
  403f3e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403f42:	d003      	beq.n	403f4c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  403f44:	4a24      	ldr	r2, [pc, #144]	; (403fd8 <SystemCoreClockUpdate+0x104>)
  403f46:	4b23      	ldr	r3, [pc, #140]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f48:	601a      	str	r2, [r3, #0]
  403f4a:	e012      	b.n	403f72 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403f4c:	4a23      	ldr	r2, [pc, #140]	; (403fdc <SystemCoreClockUpdate+0x108>)
  403f4e:	4b21      	ldr	r3, [pc, #132]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f50:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  403f52:	4b1e      	ldr	r3, [pc, #120]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f54:	6a1b      	ldr	r3, [r3, #32]
  403f56:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403f5a:	2b10      	cmp	r3, #16
  403f5c:	d002      	beq.n	403f64 <SystemCoreClockUpdate+0x90>
  403f5e:	2b20      	cmp	r3, #32
  403f60:	d004      	beq.n	403f6c <SystemCoreClockUpdate+0x98>
  403f62:	e006      	b.n	403f72 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403f64:	4a1e      	ldr	r2, [pc, #120]	; (403fe0 <SystemCoreClockUpdate+0x10c>)
  403f66:	4b1b      	ldr	r3, [pc, #108]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f68:	601a      	str	r2, [r3, #0]
					break;
  403f6a:	e002      	b.n	403f72 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403f6c:	4a1a      	ldr	r2, [pc, #104]	; (403fd8 <SystemCoreClockUpdate+0x104>)
  403f6e:	4b19      	ldr	r3, [pc, #100]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403f70:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  403f72:	4b16      	ldr	r3, [pc, #88]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403f76:	f003 0303 	and.w	r3, r3, #3
  403f7a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403f7c:	4a13      	ldr	r2, [pc, #76]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f7e:	bf07      	ittee	eq
  403f80:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  403f82:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  403f84:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  403f86:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  403f88:	4812      	ldr	r0, [pc, #72]	; (403fd4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  403f8a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  403f8e:	6803      	ldr	r3, [r0, #0]
  403f90:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  403f94:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  403f96:	fbb3 f3f2 	udiv	r3, r3, r2
  403f9a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  403f9c:	4b0b      	ldr	r3, [pc, #44]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403fa0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403fa4:	2b70      	cmp	r3, #112	; 0x70
  403fa6:	d107      	bne.n	403fb8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  403fa8:	4a0a      	ldr	r2, [pc, #40]	; (403fd4 <SystemCoreClockUpdate+0x100>)
  403faa:	6813      	ldr	r3, [r2, #0]
  403fac:	490d      	ldr	r1, [pc, #52]	; (403fe4 <SystemCoreClockUpdate+0x110>)
  403fae:	fba1 1303 	umull	r1, r3, r1, r3
  403fb2:	085b      	lsrs	r3, r3, #1
  403fb4:	6013      	str	r3, [r2, #0]
  403fb6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403fb8:	4b04      	ldr	r3, [pc, #16]	; (403fcc <SystemCoreClockUpdate+0xf8>)
  403fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  403fbc:	4905      	ldr	r1, [pc, #20]	; (403fd4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403fbe:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  403fc2:	680b      	ldr	r3, [r1, #0]
  403fc4:	40d3      	lsrs	r3, r2
  403fc6:	600b      	str	r3, [r1, #0]
  403fc8:	4770      	bx	lr
  403fca:	bf00      	nop
  403fcc:	400e0400 	.word	0x400e0400
  403fd0:	400e1410 	.word	0x400e1410
  403fd4:	20000044 	.word	0x20000044
  403fd8:	00b71b00 	.word	0x00b71b00
  403fdc:	003d0900 	.word	0x003d0900
  403fe0:	007a1200 	.word	0x007a1200
  403fe4:	aaaaaaab 	.word	0xaaaaaaab

00403fe8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  403fe8:	4b1a      	ldr	r3, [pc, #104]	; (404054 <system_init_flash+0x6c>)
  403fea:	4298      	cmp	r0, r3
  403fec:	d807      	bhi.n	403ffe <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403fee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  403ff2:	4a19      	ldr	r2, [pc, #100]	; (404058 <system_init_flash+0x70>)
  403ff4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403ff6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403ffa:	6013      	str	r3, [r2, #0]
  403ffc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  403ffe:	4b17      	ldr	r3, [pc, #92]	; (40405c <system_init_flash+0x74>)
  404000:	4298      	cmp	r0, r3
  404002:	d806      	bhi.n	404012 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  404004:	4b16      	ldr	r3, [pc, #88]	; (404060 <system_init_flash+0x78>)
  404006:	4a14      	ldr	r2, [pc, #80]	; (404058 <system_init_flash+0x70>)
  404008:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40400a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40400e:	6013      	str	r3, [r2, #0]
  404010:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  404012:	4b14      	ldr	r3, [pc, #80]	; (404064 <system_init_flash+0x7c>)
  404014:	4298      	cmp	r0, r3
  404016:	d806      	bhi.n	404026 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  404018:	4b13      	ldr	r3, [pc, #76]	; (404068 <system_init_flash+0x80>)
  40401a:	4a0f      	ldr	r2, [pc, #60]	; (404058 <system_init_flash+0x70>)
  40401c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40401e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  404022:	6013      	str	r3, [r2, #0]
  404024:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  404026:	4b11      	ldr	r3, [pc, #68]	; (40406c <system_init_flash+0x84>)
  404028:	4298      	cmp	r0, r3
  40402a:	d806      	bhi.n	40403a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40402c:	4b10      	ldr	r3, [pc, #64]	; (404070 <system_init_flash+0x88>)
  40402e:	4a0a      	ldr	r2, [pc, #40]	; (404058 <system_init_flash+0x70>)
  404030:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  404032:	f502 7200 	add.w	r2, r2, #512	; 0x200
  404036:	6013      	str	r3, [r2, #0]
  404038:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40403a:	4b0e      	ldr	r3, [pc, #56]	; (404074 <system_init_flash+0x8c>)
  40403c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40403e:	bf94      	ite	ls
  404040:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404044:	4b0c      	ldrhi	r3, [pc, #48]	; (404078 <system_init_flash+0x90>)
  404046:	4a04      	ldr	r2, [pc, #16]	; (404058 <system_init_flash+0x70>)
  404048:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40404a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40404e:	6013      	str	r3, [r2, #0]
  404050:	4770      	bx	lr
  404052:	bf00      	nop
  404054:	01312cff 	.word	0x01312cff
  404058:	400e0a00 	.word	0x400e0a00
  40405c:	026259ff 	.word	0x026259ff
  404060:	04000100 	.word	0x04000100
  404064:	039386ff 	.word	0x039386ff
  404068:	04000200 	.word	0x04000200
  40406c:	04c4b3ff 	.word	0x04c4b3ff
  404070:	04000300 	.word	0x04000300
  404074:	05f5e0ff 	.word	0x05f5e0ff
  404078:	04000500 	.word	0x04000500

0040407c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40407c:	4b09      	ldr	r3, [pc, #36]	; (4040a4 <_sbrk+0x28>)
  40407e:	681b      	ldr	r3, [r3, #0]
  404080:	b913      	cbnz	r3, 404088 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  404082:	4a09      	ldr	r2, [pc, #36]	; (4040a8 <_sbrk+0x2c>)
  404084:	4b07      	ldr	r3, [pc, #28]	; (4040a4 <_sbrk+0x28>)
  404086:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  404088:	4b06      	ldr	r3, [pc, #24]	; (4040a4 <_sbrk+0x28>)
  40408a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40408c:	181a      	adds	r2, r3, r0
  40408e:	4907      	ldr	r1, [pc, #28]	; (4040ac <_sbrk+0x30>)
  404090:	4291      	cmp	r1, r2
  404092:	db04      	blt.n	40409e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  404094:	4610      	mov	r0, r2
  404096:	4a03      	ldr	r2, [pc, #12]	; (4040a4 <_sbrk+0x28>)
  404098:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40409a:	4618      	mov	r0, r3
  40409c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40409e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4040a2:	4770      	bx	lr
  4040a4:	2000ab04 	.word	0x2000ab04
  4040a8:	2000dbf0 	.word	0x2000dbf0
  4040ac:	20027ffc 	.word	0x20027ffc

004040b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4040b0:	f04f 30ff 	mov.w	r0, #4294967295
  4040b4:	4770      	bx	lr
  4040b6:	bf00      	nop

004040b8 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4040b8:	2000      	movs	r0, #0
  4040ba:	4770      	bx	lr

004040bc <System_TimerCallback>:

void System_TimerCallback(xTimerHandle pxTimer)
{	
	static uint8_t temp=0;
	
	temp++;
  4040bc:	4a08      	ldr	r2, [pc, #32]	; (4040e0 <System_TimerCallback+0x24>)
  4040be:	7813      	ldrb	r3, [r2, #0]
  4040c0:	3301      	adds	r3, #1
  4040c2:	b2db      	uxtb	r3, r3
  4040c4:	7013      	strb	r3, [r2, #0]
	if (temp>10)
  4040c6:	2b0a      	cmp	r3, #10
  4040c8:	d906      	bls.n	4040d8 <System_TimerCallback+0x1c>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4040ca:	2202      	movs	r2, #2
  4040cc:	4b05      	ldr	r3, [pc, #20]	; (4040e4 <System_TimerCallback+0x28>)
  4040ce:	631a      	str	r2, [r3, #48]	; 0x30
	{
		ioport_set_pin_level(LEDG,true);
		temp=0;
  4040d0:	2200      	movs	r2, #0
  4040d2:	4b03      	ldr	r3, [pc, #12]	; (4040e0 <System_TimerCallback+0x24>)
  4040d4:	701a      	strb	r2, [r3, #0]
  4040d6:	4770      	bx	lr
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4040d8:	2202      	movs	r2, #2
  4040da:	4b02      	ldr	r3, [pc, #8]	; (4040e4 <System_TimerCallback+0x28>)
  4040dc:	635a      	str	r2, [r3, #52]	; 0x34
  4040de:	4770      	bx	lr
  4040e0:	2000ab08 	.word	0x2000ab08
  4040e4:	400e1000 	.word	0x400e1000

004040e8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4040e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4040ea:	b083      	sub	sp, #12
  4040ec:	4605      	mov	r5, r0
  4040ee:	460c      	mov	r4, r1
	uint32_t val = 0;
  4040f0:	2300      	movs	r3, #0
  4040f2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4040f4:	4b18      	ldr	r3, [pc, #96]	; (404158 <usart_serial_getchar+0x70>)
  4040f6:	4298      	cmp	r0, r3
  4040f8:	d107      	bne.n	40410a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4040fa:	461f      	mov	r7, r3
  4040fc:	4e17      	ldr	r6, [pc, #92]	; (40415c <usart_serial_getchar+0x74>)
  4040fe:	4638      	mov	r0, r7
  404100:	4621      	mov	r1, r4
  404102:	47b0      	blx	r6
  404104:	2800      	cmp	r0, #0
  404106:	d1fa      	bne.n	4040fe <usart_serial_getchar+0x16>
  404108:	e017      	b.n	40413a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40410a:	4b15      	ldr	r3, [pc, #84]	; (404160 <usart_serial_getchar+0x78>)
  40410c:	4298      	cmp	r0, r3
  40410e:	d107      	bne.n	404120 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  404110:	461e      	mov	r6, r3
  404112:	4d12      	ldr	r5, [pc, #72]	; (40415c <usart_serial_getchar+0x74>)
  404114:	4630      	mov	r0, r6
  404116:	4621      	mov	r1, r4
  404118:	47a8      	blx	r5
  40411a:	2800      	cmp	r0, #0
  40411c:	d1fa      	bne.n	404114 <usart_serial_getchar+0x2c>
  40411e:	e018      	b.n	404152 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404120:	4b10      	ldr	r3, [pc, #64]	; (404164 <usart_serial_getchar+0x7c>)
  404122:	4298      	cmp	r0, r3
  404124:	d109      	bne.n	40413a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  404126:	461e      	mov	r6, r3
  404128:	4d0f      	ldr	r5, [pc, #60]	; (404168 <usart_serial_getchar+0x80>)
  40412a:	4630      	mov	r0, r6
  40412c:	a901      	add	r1, sp, #4
  40412e:	47a8      	blx	r5
  404130:	2800      	cmp	r0, #0
  404132:	d1fa      	bne.n	40412a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  404134:	9b01      	ldr	r3, [sp, #4]
  404136:	7023      	strb	r3, [r4, #0]
  404138:	e00b      	b.n	404152 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40413a:	4b0c      	ldr	r3, [pc, #48]	; (40416c <usart_serial_getchar+0x84>)
  40413c:	429d      	cmp	r5, r3
  40413e:	d108      	bne.n	404152 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  404140:	461e      	mov	r6, r3
  404142:	4d09      	ldr	r5, [pc, #36]	; (404168 <usart_serial_getchar+0x80>)
  404144:	4630      	mov	r0, r6
  404146:	a901      	add	r1, sp, #4
  404148:	47a8      	blx	r5
  40414a:	2800      	cmp	r0, #0
  40414c:	d1fa      	bne.n	404144 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40414e:	9b01      	ldr	r3, [sp, #4]
  404150:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  404152:	b003      	add	sp, #12
  404154:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404156:	bf00      	nop
  404158:	400e0600 	.word	0x400e0600
  40415c:	00400939 	.word	0x00400939
  404160:	400e0800 	.word	0x400e0800
  404164:	40024000 	.word	0x40024000
  404168:	00400995 	.word	0x00400995
  40416c:	40028000 	.word	0x40028000

00404170 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  404170:	b570      	push	{r4, r5, r6, lr}
  404172:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  404174:	4b18      	ldr	r3, [pc, #96]	; (4041d8 <usart_serial_putchar+0x68>)
  404176:	4298      	cmp	r0, r3
  404178:	d108      	bne.n	40418c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40417a:	461e      	mov	r6, r3
  40417c:	4d17      	ldr	r5, [pc, #92]	; (4041dc <usart_serial_putchar+0x6c>)
  40417e:	4630      	mov	r0, r6
  404180:	4621      	mov	r1, r4
  404182:	47a8      	blx	r5
  404184:	2800      	cmp	r0, #0
  404186:	d1fa      	bne.n	40417e <usart_serial_putchar+0xe>
		return 1;
  404188:	2001      	movs	r0, #1
  40418a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40418c:	4b14      	ldr	r3, [pc, #80]	; (4041e0 <usart_serial_putchar+0x70>)
  40418e:	4298      	cmp	r0, r3
  404190:	d108      	bne.n	4041a4 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  404192:	461e      	mov	r6, r3
  404194:	4d11      	ldr	r5, [pc, #68]	; (4041dc <usart_serial_putchar+0x6c>)
  404196:	4630      	mov	r0, r6
  404198:	4621      	mov	r1, r4
  40419a:	47a8      	blx	r5
  40419c:	2800      	cmp	r0, #0
  40419e:	d1fa      	bne.n	404196 <usart_serial_putchar+0x26>
		return 1;
  4041a0:	2001      	movs	r0, #1
  4041a2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4041a4:	4b0f      	ldr	r3, [pc, #60]	; (4041e4 <usart_serial_putchar+0x74>)
  4041a6:	4298      	cmp	r0, r3
  4041a8:	d108      	bne.n	4041bc <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4041aa:	461e      	mov	r6, r3
  4041ac:	4d0e      	ldr	r5, [pc, #56]	; (4041e8 <usart_serial_putchar+0x78>)
  4041ae:	4630      	mov	r0, r6
  4041b0:	4621      	mov	r1, r4
  4041b2:	47a8      	blx	r5
  4041b4:	2800      	cmp	r0, #0
  4041b6:	d1fa      	bne.n	4041ae <usart_serial_putchar+0x3e>
		return 1;
  4041b8:	2001      	movs	r0, #1
  4041ba:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4041bc:	4b0b      	ldr	r3, [pc, #44]	; (4041ec <usart_serial_putchar+0x7c>)
  4041be:	4298      	cmp	r0, r3
  4041c0:	d108      	bne.n	4041d4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4041c2:	461e      	mov	r6, r3
  4041c4:	4d08      	ldr	r5, [pc, #32]	; (4041e8 <usart_serial_putchar+0x78>)
  4041c6:	4630      	mov	r0, r6
  4041c8:	4621      	mov	r1, r4
  4041ca:	47a8      	blx	r5
  4041cc:	2800      	cmp	r0, #0
  4041ce:	d1fa      	bne.n	4041c6 <usart_serial_putchar+0x56>
		return 1;
  4041d0:	2001      	movs	r0, #1
  4041d2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4041d4:	2000      	movs	r0, #0
}
  4041d6:	bd70      	pop	{r4, r5, r6, pc}
  4041d8:	400e0600 	.word	0x400e0600
  4041dc:	00400929 	.word	0x00400929
  4041e0:	400e0800 	.word	0x400e0800
  4041e4:	40024000 	.word	0x40024000
  4041e8:	0040094d 	.word	0x0040094d
  4041ec:	40028000 	.word	0x40028000

004041f0 <Semtech_IRQ0>:
volatile xTimerHandle MPU_Timer;
volatile xTimerHandle System_Timer;

/*NIRQ0 - From RF Semtech - RX Done*/
void Semtech_IRQ0(void)
{
  4041f0:	b530      	push	{r4, r5, lr}
  4041f2:	b09d      	sub	sp, #116	; 0x74
	RF_Queue	Semtech;
	
	signed portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken=pdTRUE;	//peruen se dokon cel= pdFalse
  4041f4:	2301      	movs	r3, #1
  4041f6:	9300      	str	r3, [sp, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4041f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4041fc:	4b0c      	ldr	r3, [pc, #48]	; (404230 <Semtech_IRQ0+0x40>)
  4041fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	
	Semtech.Stat.Cmd=STAY_IN_STATE;
  404202:	23cb      	movs	r3, #203	; 0xcb
  404204:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
	Semtech.Stat.Data_State=6;//Check_status(0);
  404208:	2306      	movs	r3, #6
  40420a:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
	//xTaskResumeFromISR(Sx1276_id);
 	while(xQueueSendToBackFromISR(Queue_RF_Task,&Semtech,&xHigherPriorityTaskWoken)!=pdTRUE);	//lep pouvat Back..
  40420e:	4d09      	ldr	r5, [pc, #36]	; (404234 <Semtech_IRQ0+0x44>)
  404210:	4c09      	ldr	r4, [pc, #36]	; (404238 <Semtech_IRQ0+0x48>)
  404212:	6828      	ldr	r0, [r5, #0]
  404214:	a901      	add	r1, sp, #4
  404216:	466a      	mov	r2, sp
  404218:	2300      	movs	r3, #0
  40421a:	47a0      	blx	r4
  40421c:	2801      	cmp	r0, #1
  40421e:	d1f8      	bne.n	404212 <Semtech_IRQ0+0x22>
 	
   if (xHigherPriorityTaskWoken==pdTRUE) portYIELD();
  404220:	9b00      	ldr	r3, [sp, #0]
  404222:	2b01      	cmp	r3, #1
  404224:	d101      	bne.n	40422a <Semtech_IRQ0+0x3a>
  404226:	4b05      	ldr	r3, [pc, #20]	; (40423c <Semtech_IRQ0+0x4c>)
  404228:	4798      	blx	r3
   
	
}
  40422a:	b01d      	add	sp, #116	; 0x74
  40422c:	bd30      	pop	{r4, r5, pc}
  40422e:	bf00      	nop
  404230:	e000e100 	.word	0xe000e100
  404234:	2000abd4 	.word	0x2000abd4
  404238:	00402815 	.word	0x00402815
  40423c:	0040229d 	.word	0x0040229d

00404240 <main>:
// 	stdio_serial_init(CONF_UART, &uart_serial_options);
// }


int main (void)
{	
  404240:	b500      	push	{lr}
  404242:	b089      	sub	sp, #36	; 0x24
	sysclk_init();
  404244:	4b37      	ldr	r3, [pc, #220]	; (404324 <main+0xe4>)
  404246:	4798      	blx	r3
	board_init();
  404248:	4b37      	ldr	r3, [pc, #220]	; (404328 <main+0xe8>)
  40424a:	4798      	blx	r3
  40424c:	2009      	movs	r0, #9
  40424e:	4d37      	ldr	r5, [pc, #220]	; (40432c <main+0xec>)
  404250:	47a8      	blx	r5

	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	pio_configure_pin_group(CONF_UART_PIO, CONF_PINS_UART,
  404252:	4837      	ldr	r0, [pc, #220]	; (404330 <main+0xf0>)
  404254:	210c      	movs	r1, #12
  404256:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40425a:	4b36      	ldr	r3, [pc, #216]	; (404334 <main+0xf4>)
  40425c:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40425e:	4c36      	ldr	r4, [pc, #216]	; (404338 <main+0xf8>)
  404260:	4b36      	ldr	r3, [pc, #216]	; (40433c <main+0xfc>)
  404262:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404264:	4a36      	ldr	r2, [pc, #216]	; (404340 <main+0x100>)
  404266:	4b37      	ldr	r3, [pc, #220]	; (404344 <main+0x104>)
  404268:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40426a:	4a37      	ldr	r2, [pc, #220]	; (404348 <main+0x108>)
  40426c:	4b37      	ldr	r3, [pc, #220]	; (40434c <main+0x10c>)
  40426e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  404270:	4b37      	ldr	r3, [pc, #220]	; (404350 <main+0x110>)
  404272:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
  404274:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
  404278:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
  40427a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40427e:	9307      	str	r3, [sp, #28]
  404280:	2009      	movs	r0, #9
  404282:	47a8      	blx	r5
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  404284:	4620      	mov	r0, r4
  404286:	a905      	add	r1, sp, #20
  404288:	4b32      	ldr	r3, [pc, #200]	; (404354 <main+0x114>)
  40428a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40428c:	4e32      	ldr	r6, [pc, #200]	; (404358 <main+0x118>)
  40428e:	6833      	ldr	r3, [r6, #0]
  404290:	6898      	ldr	r0, [r3, #8]
  404292:	2100      	movs	r1, #0
  404294:	4d31      	ldr	r5, [pc, #196]	; (40435c <main+0x11c>)
  404296:	47a8      	blx	r5
	setbuf(stdin, NULL);
  404298:	6833      	ldr	r3, [r6, #0]
  40429a:	6858      	ldr	r0, [r3, #4]
  40429c:	2100      	movs	r1, #0
  40429e:	47a8      	blx	r5
			CONF_PINS_UART_FLAGS);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
		usart_write_line((Usart*)UART_SERIAL,"pokus");
  4042a0:	4620      	mov	r0, r4
  4042a2:	492f      	ldr	r1, [pc, #188]	; (404360 <main+0x120>)
  4042a4:	4b2f      	ldr	r3, [pc, #188]	; (404364 <main+0x124>)
  4042a6:	4798      	blx	r3
	/* Initialize trace library before using any FreeRTOS APIs if enabled */
//	Trace_Init();
	/* Start tracing */
	//uiTraceStart();
	
	Queue_RF_Task=xQueueCreate(6,sizeof(RF_Queue));
  4042a8:	2006      	movs	r0, #6
  4042aa:	216c      	movs	r1, #108	; 0x6c
  4042ac:	2200      	movs	r2, #0
  4042ae:	4c2e      	ldr	r4, [pc, #184]	; (404368 <main+0x128>)
  4042b0:	47a0      	blx	r4
  4042b2:	4b2e      	ldr	r3, [pc, #184]	; (40436c <main+0x12c>)
  4042b4:	6018      	str	r0, [r3, #0]
	
#if (RAW_MPU9150==1)

#elif ((RAW_INT_MPU9150==1))
	Queue_Senzor_Task=xQueueCreate(8,sizeof(MPU9150_Queue));	
  4042b6:	2008      	movs	r0, #8
  4042b8:	2110      	movs	r1, #16
  4042ba:	2200      	movs	r2, #0
  4042bc:	47a0      	blx	r4
  4042be:	4b2c      	ldr	r3, [pc, #176]	; (404370 <main+0x130>)
  4042c0:	6018      	str	r0, [r3, #0]
#else
# error "Please specifyWay to get a datta from MPU9150"
#endif
	
	
	System_Timer=xTimerCreate("Timer_MPU",(20/portTICK_RATE_MS),pdTRUE,0,System_TimerCallback);
  4042c2:	4b2c      	ldr	r3, [pc, #176]	; (404374 <main+0x134>)
  4042c4:	9300      	str	r3, [sp, #0]
  4042c6:	482c      	ldr	r0, [pc, #176]	; (404378 <main+0x138>)
  4042c8:	2114      	movs	r1, #20
  4042ca:	2201      	movs	r2, #1
  4042cc:	2300      	movs	r3, #0
  4042ce:	4c2b      	ldr	r4, [pc, #172]	; (40437c <main+0x13c>)
  4042d0:	47a0      	blx	r4
  4042d2:	4b2b      	ldr	r3, [pc, #172]	; (404380 <main+0x140>)
  4042d4:	6018      	str	r0, [r3, #0]
	if(xTimerStart(System_Timer,0)!=pdPASS){}
  4042d6:	681d      	ldr	r5, [r3, #0]
  4042d8:	4b2a      	ldr	r3, [pc, #168]	; (404384 <main+0x144>)
  4042da:	4798      	blx	r3
  4042dc:	4602      	mov	r2, r0
  4042de:	2400      	movs	r4, #0
  4042e0:	9400      	str	r4, [sp, #0]
  4042e2:	4628      	mov	r0, r5
  4042e4:	4621      	mov	r1, r4
  4042e6:	4623      	mov	r3, r4
  4042e8:	4d27      	ldr	r5, [pc, #156]	; (404388 <main+0x148>)
  4042ea:	47a8      	blx	r5
		
	/*Create Compass Task*/
	xTaskCreate(Senzor_Task,(const signed char * const) "Senzor",configMINIMAL_STACK_SIZE+400,NULL, 1,&Senzor_id);	
  4042ec:	2601      	movs	r6, #1
  4042ee:	9600      	str	r6, [sp, #0]
  4042f0:	4b26      	ldr	r3, [pc, #152]	; (40438c <main+0x14c>)
  4042f2:	9301      	str	r3, [sp, #4]
  4042f4:	9402      	str	r4, [sp, #8]
  4042f6:	9403      	str	r4, [sp, #12]
  4042f8:	4825      	ldr	r0, [pc, #148]	; (404390 <main+0x150>)
  4042fa:	4926      	ldr	r1, [pc, #152]	; (404394 <main+0x154>)
  4042fc:	f44f 7216 	mov.w	r2, #600	; 0x258
  404300:	4623      	mov	r3, r4
  404302:	4d25      	ldr	r5, [pc, #148]	; (404398 <main+0x158>)
  404304:	47a8      	blx	r5
	/*Create Semtech Task*/
	xTaskCreate(RF_Task,(const signed char * const) "Sx1276",configMINIMAL_STACK_SIZE+400,NULL, 1,&Sx1276_id);
  404306:	9600      	str	r6, [sp, #0]
  404308:	4b24      	ldr	r3, [pc, #144]	; (40439c <main+0x15c>)
  40430a:	9301      	str	r3, [sp, #4]
  40430c:	9402      	str	r4, [sp, #8]
  40430e:	9403      	str	r4, [sp, #12]
  404310:	4823      	ldr	r0, [pc, #140]	; (4043a0 <main+0x160>)
  404312:	4924      	ldr	r1, [pc, #144]	; (4043a4 <main+0x164>)
  404314:	f44f 7216 	mov.w	r2, #600	; 0x258
  404318:	4623      	mov	r3, r4
  40431a:	47a8      	blx	r5
		
	
	vTaskStartScheduler();
  40431c:	4b22      	ldr	r3, [pc, #136]	; (4043a8 <main+0x168>)
  40431e:	4798      	blx	r3
		
	while (1) {
		
	}
  404320:	e7fe      	b.n	404320 <main+0xe0>
  404322:	bf00      	nop
  404324:	0040379d 	.word	0x0040379d
  404328:	00403801 	.word	0x00403801
  40432c:	00403dc5 	.word	0x00403dc5
  404330:	400e1000 	.word	0x400e1000
  404334:	00403b19 	.word	0x00403b19
  404338:	400e0800 	.word	0x400e0800
  40433c:	2000ab48 	.word	0x2000ab48
  404340:	00404171 	.word	0x00404171
  404344:	2000ab44 	.word	0x2000ab44
  404348:	004040e9 	.word	0x004040e9
  40434c:	2000ab40 	.word	0x2000ab40
  404350:	07270e00 	.word	0x07270e00
  404354:	004008f1 	.word	0x004008f1
  404358:	20000478 	.word	0x20000478
  40435c:	00405cb5 	.word	0x00405cb5
  404360:	00406bc8 	.word	0x00406bc8
  404364:	00400975 	.word	0x00400975
  404368:	004026a1 	.word	0x004026a1
  40436c:	2000abd4 	.word	0x2000abd4
  404370:	2000abd8 	.word	0x2000abd8
  404374:	004040bd 	.word	0x004040bd
  404378:	00406bd0 	.word	0x00406bd0
  40437c:	004034c5 	.word	0x004034c5
  404380:	2000abdc 	.word	0x2000abdc
  404384:	00402d1d 	.word	0x00402d1d
  404388:	00403515 	.word	0x00403515
  40438c:	2000abe4 	.word	0x2000abe4
  404390:	00401f99 	.word	0x00401f99
  404394:	00406bdc 	.word	0x00406bdc
  404398:	00402aa5 	.word	0x00402aa5
  40439c:	2000abd0 	.word	0x2000abd0
  4043a0:	00401455 	.word	0x00401455
  4043a4:	00406be4 	.word	0x00406be4
  4043a8:	00402ca5 	.word	0x00402ca5

004043ac <vApplicationIdleHook>:
{	
	
	while(1){

		
	}
  4043ac:	e7fe      	b.n	4043ac <vApplicationIdleHook>
  4043ae:	bf00      	nop

004043b0 <vApplicationStackOverflowHook>:
// 	{
// 		pole[i]=pcTaskName[i];
// 	}
	
	   	
	__ASM volatile("BKPT #01");	
  4043b0:	be01      	bkpt	0x0001
    /* Run time stack overflow checking is performed if
    configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected. */
    	
    for (;; ) {}
  4043b2:	e7fe      	b.n	4043b2 <vApplicationStackOverflowHook+0x2>

004043b4 <HardFault_Handler>:
//  	
//  	sprintf(zprava2, "SCB->CFSR = 0x%08x\n", SCB->CFSR );
 	
 
 //}	
 __ASM volatile("BKPT #01");
  4043b4:	be01      	bkpt	0x0001
 	while(1);
  4043b6:	e7fe      	b.n	4043b6 <HardFault_Handler+0x2>

004043b8 <asinf>:
  4043b8:	b570      	push	{r4, r5, r6, lr}
  4043ba:	4d24      	ldr	r5, [pc, #144]	; (40444c <asinf+0x94>)
  4043bc:	b08a      	sub	sp, #40	; 0x28
  4043be:	4606      	mov	r6, r0
  4043c0:	f000 f89a 	bl	4044f8 <__ieee754_asinf>
  4043c4:	f995 3000 	ldrsb.w	r3, [r5]
  4043c8:	3301      	adds	r3, #1
  4043ca:	4604      	mov	r4, r0
  4043cc:	d003      	beq.n	4043d6 <asinf+0x1e>
  4043ce:	4630      	mov	r0, r6
  4043d0:	f000 fbe4 	bl	404b9c <__fpclassifyf>
  4043d4:	b910      	cbnz	r0, 4043dc <asinf+0x24>
  4043d6:	4620      	mov	r0, r4
  4043d8:	b00a      	add	sp, #40	; 0x28
  4043da:	bd70      	pop	{r4, r5, r6, pc}
  4043dc:	4630      	mov	r0, r6
  4043de:	f000 fbd9 	bl	404b94 <fabsf>
  4043e2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4043e6:	f001 fb1f 	bl	405a28 <__aeabi_fcmpgt>
  4043ea:	2800      	cmp	r0, #0
  4043ec:	d0f3      	beq.n	4043d6 <asinf+0x1e>
  4043ee:	2301      	movs	r3, #1
  4043f0:	4a17      	ldr	r2, [pc, #92]	; (404450 <asinf+0x98>)
  4043f2:	9300      	str	r3, [sp, #0]
  4043f4:	4630      	mov	r0, r6
  4043f6:	2300      	movs	r3, #0
  4043f8:	9201      	str	r2, [sp, #4]
  4043fa:	9308      	str	r3, [sp, #32]
  4043fc:	f000 fd4c 	bl	404e98 <__aeabi_f2d>
  404400:	4602      	mov	r2, r0
  404402:	460b      	mov	r3, r1
  404404:	4813      	ldr	r0, [pc, #76]	; (404454 <asinf+0x9c>)
  404406:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40440a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40440e:	f000 faa5 	bl	40495c <nan>
  404412:	f995 3000 	ldrsb.w	r3, [r5]
  404416:	2b02      	cmp	r3, #2
  404418:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40441c:	d00b      	beq.n	404436 <asinf+0x7e>
  40441e:	4668      	mov	r0, sp
  404420:	f000 fa9a 	bl	404958 <matherr>
  404424:	b138      	cbz	r0, 404436 <asinf+0x7e>
  404426:	9b08      	ldr	r3, [sp, #32]
  404428:	b953      	cbnz	r3, 404440 <asinf+0x88>
  40442a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40442e:	f000 ffe1 	bl	4053f4 <__aeabi_d2f>
  404432:	b00a      	add	sp, #40	; 0x28
  404434:	bd70      	pop	{r4, r5, r6, pc}
  404436:	f001 fb27 	bl	405a88 <__errno>
  40443a:	2321      	movs	r3, #33	; 0x21
  40443c:	6003      	str	r3, [r0, #0]
  40443e:	e7f2      	b.n	404426 <asinf+0x6e>
  404440:	f001 fb22 	bl	405a88 <__errno>
  404444:	9b08      	ldr	r3, [sp, #32]
  404446:	6003      	str	r3, [r0, #0]
  404448:	e7ef      	b.n	40442a <asinf+0x72>
  40444a:	bf00      	nop
  40444c:	20000048 	.word	0x20000048
  404450:	00406bec 	.word	0x00406bec
  404454:	00406bbc 	.word	0x00406bbc

00404458 <atan2f>:
  404458:	f000 b99a 	b.w	404790 <__ieee754_atan2f>

0040445c <sqrtf>:
  40445c:	b570      	push	{r4, r5, r6, lr}
  40445e:	4d24      	ldr	r5, [pc, #144]	; (4044f0 <sqrtf+0x94>)
  404460:	b08a      	sub	sp, #40	; 0x28
  404462:	4606      	mov	r6, r0
  404464:	f000 fa24 	bl	4048b0 <__ieee754_sqrtf>
  404468:	f995 3000 	ldrsb.w	r3, [r5]
  40446c:	3301      	adds	r3, #1
  40446e:	4604      	mov	r4, r0
  404470:	d008      	beq.n	404484 <sqrtf+0x28>
  404472:	4630      	mov	r0, r6
  404474:	f000 fb92 	bl	404b9c <__fpclassifyf>
  404478:	b120      	cbz	r0, 404484 <sqrtf+0x28>
  40447a:	4630      	mov	r0, r6
  40447c:	2100      	movs	r1, #0
  40447e:	f001 fab5 	bl	4059ec <__aeabi_fcmplt>
  404482:	b910      	cbnz	r0, 40448a <sqrtf+0x2e>
  404484:	4620      	mov	r0, r4
  404486:	b00a      	add	sp, #40	; 0x28
  404488:	bd70      	pop	{r4, r5, r6, pc}
  40448a:	2301      	movs	r3, #1
  40448c:	4a19      	ldr	r2, [pc, #100]	; (4044f4 <sqrtf+0x98>)
  40448e:	9300      	str	r3, [sp, #0]
  404490:	4630      	mov	r0, r6
  404492:	2300      	movs	r3, #0
  404494:	9201      	str	r2, [sp, #4]
  404496:	9308      	str	r3, [sp, #32]
  404498:	f000 fcfe 	bl	404e98 <__aeabi_f2d>
  40449c:	782c      	ldrb	r4, [r5, #0]
  40449e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4044a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4044a6:	b97c      	cbnz	r4, 4044c8 <sqrtf+0x6c>
  4044a8:	2200      	movs	r2, #0
  4044aa:	2300      	movs	r3, #0
  4044ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4044b0:	4668      	mov	r0, sp
  4044b2:	f000 fa51 	bl	404958 <matherr>
  4044b6:	b188      	cbz	r0, 4044dc <sqrtf+0x80>
  4044b8:	9b08      	ldr	r3, [sp, #32]
  4044ba:	b9a3      	cbnz	r3, 4044e6 <sqrtf+0x8a>
  4044bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4044c0:	f000 ff98 	bl	4053f4 <__aeabi_d2f>
  4044c4:	b00a      	add	sp, #40	; 0x28
  4044c6:	bd70      	pop	{r4, r5, r6, pc}
  4044c8:	2000      	movs	r0, #0
  4044ca:	2100      	movs	r1, #0
  4044cc:	4602      	mov	r2, r0
  4044ce:	460b      	mov	r3, r1
  4044d0:	f000 fe60 	bl	405194 <__aeabi_ddiv>
  4044d4:	2c02      	cmp	r4, #2
  4044d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4044da:	d1e9      	bne.n	4044b0 <sqrtf+0x54>
  4044dc:	f001 fad4 	bl	405a88 <__errno>
  4044e0:	2321      	movs	r3, #33	; 0x21
  4044e2:	6003      	str	r3, [r0, #0]
  4044e4:	e7e8      	b.n	4044b8 <sqrtf+0x5c>
  4044e6:	f001 facf 	bl	405a88 <__errno>
  4044ea:	9b08      	ldr	r3, [sp, #32]
  4044ec:	6003      	str	r3, [r0, #0]
  4044ee:	e7e5      	b.n	4044bc <sqrtf+0x60>
  4044f0:	20000048 	.word	0x20000048
  4044f4:	00406bf4 	.word	0x00406bf4

004044f8 <__ieee754_asinf>:
  4044f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4044fc:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404500:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  404504:	4604      	mov	r4, r0
  404506:	4606      	mov	r6, r0
  404508:	f000 80c7 	beq.w	40469a <__ieee754_asinf+0x1a2>
  40450c:	dc11      	bgt.n	404532 <__ieee754_asinf+0x3a>
  40450e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404512:	da16      	bge.n	404542 <__ieee754_asinf+0x4a>
  404514:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  404518:	f280 80cd 	bge.w	4046b6 <__ieee754_asinf+0x1be>
  40451c:	498c      	ldr	r1, [pc, #560]	; (404750 <__ieee754_asinf+0x258>)
  40451e:	f000 ffbf 	bl	4054a0 <__addsf3>
  404522:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404526:	f001 fa7f 	bl	405a28 <__aeabi_fcmpgt>
  40452a:	b150      	cbz	r0, 404542 <__ieee754_asinf+0x4a>
  40452c:	4620      	mov	r0, r4
  40452e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404532:	4601      	mov	r1, r0
  404534:	f000 ffb2 	bl	40549c <__aeabi_fsub>
  404538:	4601      	mov	r1, r0
  40453a:	f001 f96d 	bl	405818 <__aeabi_fdiv>
  40453e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404542:	4620      	mov	r0, r4
  404544:	f000 fb26 	bl	404b94 <fabsf>
  404548:	4601      	mov	r1, r0
  40454a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40454e:	f000 ffa5 	bl	40549c <__aeabi_fsub>
  404552:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404556:	f001 f8ab 	bl	4056b0 <__aeabi_fmul>
  40455a:	497e      	ldr	r1, [pc, #504]	; (404754 <__ieee754_asinf+0x25c>)
  40455c:	4604      	mov	r4, r0
  40455e:	f001 f8a7 	bl	4056b0 <__aeabi_fmul>
  404562:	497d      	ldr	r1, [pc, #500]	; (404758 <__ieee754_asinf+0x260>)
  404564:	f000 ff9c 	bl	4054a0 <__addsf3>
  404568:	4621      	mov	r1, r4
  40456a:	f001 f8a1 	bl	4056b0 <__aeabi_fmul>
  40456e:	497b      	ldr	r1, [pc, #492]	; (40475c <__ieee754_asinf+0x264>)
  404570:	f000 ff94 	bl	40549c <__aeabi_fsub>
  404574:	4621      	mov	r1, r4
  404576:	f001 f89b 	bl	4056b0 <__aeabi_fmul>
  40457a:	4979      	ldr	r1, [pc, #484]	; (404760 <__ieee754_asinf+0x268>)
  40457c:	f000 ff90 	bl	4054a0 <__addsf3>
  404580:	4621      	mov	r1, r4
  404582:	f001 f895 	bl	4056b0 <__aeabi_fmul>
  404586:	4977      	ldr	r1, [pc, #476]	; (404764 <__ieee754_asinf+0x26c>)
  404588:	f000 ff88 	bl	40549c <__aeabi_fsub>
  40458c:	4621      	mov	r1, r4
  40458e:	f001 f88f 	bl	4056b0 <__aeabi_fmul>
  404592:	4975      	ldr	r1, [pc, #468]	; (404768 <__ieee754_asinf+0x270>)
  404594:	f000 ff84 	bl	4054a0 <__addsf3>
  404598:	4621      	mov	r1, r4
  40459a:	f001 f889 	bl	4056b0 <__aeabi_fmul>
  40459e:	4973      	ldr	r1, [pc, #460]	; (40476c <__ieee754_asinf+0x274>)
  4045a0:	4681      	mov	r9, r0
  4045a2:	4620      	mov	r0, r4
  4045a4:	f001 f884 	bl	4056b0 <__aeabi_fmul>
  4045a8:	4971      	ldr	r1, [pc, #452]	; (404770 <__ieee754_asinf+0x278>)
  4045aa:	f000 ff77 	bl	40549c <__aeabi_fsub>
  4045ae:	4621      	mov	r1, r4
  4045b0:	f001 f87e 	bl	4056b0 <__aeabi_fmul>
  4045b4:	496f      	ldr	r1, [pc, #444]	; (404774 <__ieee754_asinf+0x27c>)
  4045b6:	f000 ff73 	bl	4054a0 <__addsf3>
  4045ba:	4621      	mov	r1, r4
  4045bc:	f001 f878 	bl	4056b0 <__aeabi_fmul>
  4045c0:	496d      	ldr	r1, [pc, #436]	; (404778 <__ieee754_asinf+0x280>)
  4045c2:	f000 ff6b 	bl	40549c <__aeabi_fsub>
  4045c6:	4621      	mov	r1, r4
  4045c8:	f001 f872 	bl	4056b0 <__aeabi_fmul>
  4045cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4045d0:	f000 ff66 	bl	4054a0 <__addsf3>
  4045d4:	4680      	mov	r8, r0
  4045d6:	4620      	mov	r0, r4
  4045d8:	f000 f96a 	bl	4048b0 <__ieee754_sqrtf>
  4045dc:	4b67      	ldr	r3, [pc, #412]	; (40477c <__ieee754_asinf+0x284>)
  4045de:	429d      	cmp	r5, r3
  4045e0:	4607      	mov	r7, r0
  4045e2:	dc44      	bgt.n	40466e <__ieee754_asinf+0x176>
  4045e4:	4601      	mov	r1, r0
  4045e6:	f000 ff5b 	bl	4054a0 <__addsf3>
  4045ea:	4641      	mov	r1, r8
  4045ec:	4682      	mov	sl, r0
  4045ee:	4648      	mov	r0, r9
  4045f0:	f001 f912 	bl	405818 <__aeabi_fdiv>
  4045f4:	4601      	mov	r1, r0
  4045f6:	4650      	mov	r0, sl
  4045f8:	f001 f85a 	bl	4056b0 <__aeabi_fmul>
  4045fc:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  404600:	f025 050f 	bic.w	r5, r5, #15
  404604:	4680      	mov	r8, r0
  404606:	4629      	mov	r1, r5
  404608:	4628      	mov	r0, r5
  40460a:	f001 f851 	bl	4056b0 <__aeabi_fmul>
  40460e:	4601      	mov	r1, r0
  404610:	4620      	mov	r0, r4
  404612:	f000 ff43 	bl	40549c <__aeabi_fsub>
  404616:	4629      	mov	r1, r5
  404618:	4604      	mov	r4, r0
  40461a:	4638      	mov	r0, r7
  40461c:	f000 ff40 	bl	4054a0 <__addsf3>
  404620:	4601      	mov	r1, r0
  404622:	4620      	mov	r0, r4
  404624:	f001 f8f8 	bl	405818 <__aeabi_fdiv>
  404628:	4601      	mov	r1, r0
  40462a:	f000 ff39 	bl	4054a0 <__addsf3>
  40462e:	4601      	mov	r1, r0
  404630:	4853      	ldr	r0, [pc, #332]	; (404780 <__ieee754_asinf+0x288>)
  404632:	f000 ff33 	bl	40549c <__aeabi_fsub>
  404636:	4601      	mov	r1, r0
  404638:	4640      	mov	r0, r8
  40463a:	f000 ff2f 	bl	40549c <__aeabi_fsub>
  40463e:	4629      	mov	r1, r5
  404640:	4604      	mov	r4, r0
  404642:	4628      	mov	r0, r5
  404644:	f000 ff2c 	bl	4054a0 <__addsf3>
  404648:	4601      	mov	r1, r0
  40464a:	484e      	ldr	r0, [pc, #312]	; (404784 <__ieee754_asinf+0x28c>)
  40464c:	f000 ff26 	bl	40549c <__aeabi_fsub>
  404650:	4601      	mov	r1, r0
  404652:	4620      	mov	r0, r4
  404654:	f000 ff22 	bl	40549c <__aeabi_fsub>
  404658:	4601      	mov	r1, r0
  40465a:	484a      	ldr	r0, [pc, #296]	; (404784 <__ieee754_asinf+0x28c>)
  40465c:	f000 ff1e 	bl	40549c <__aeabi_fsub>
  404660:	2e00      	cmp	r6, #0
  404662:	f73f af64 	bgt.w	40452e <__ieee754_asinf+0x36>
  404666:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40466a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40466e:	4641      	mov	r1, r8
  404670:	4648      	mov	r0, r9
  404672:	f001 f8d1 	bl	405818 <__aeabi_fdiv>
  404676:	4601      	mov	r1, r0
  404678:	4638      	mov	r0, r7
  40467a:	f001 f819 	bl	4056b0 <__aeabi_fmul>
  40467e:	4639      	mov	r1, r7
  404680:	f000 ff0e 	bl	4054a0 <__addsf3>
  404684:	4601      	mov	r1, r0
  404686:	f000 ff0b 	bl	4054a0 <__addsf3>
  40468a:	493f      	ldr	r1, [pc, #252]	; (404788 <__ieee754_asinf+0x290>)
  40468c:	f000 ff08 	bl	4054a0 <__addsf3>
  404690:	4601      	mov	r1, r0
  404692:	483e      	ldr	r0, [pc, #248]	; (40478c <__ieee754_asinf+0x294>)
  404694:	f000 ff02 	bl	40549c <__aeabi_fsub>
  404698:	e7e2      	b.n	404660 <__ieee754_asinf+0x168>
  40469a:	493c      	ldr	r1, [pc, #240]	; (40478c <__ieee754_asinf+0x294>)
  40469c:	f001 f808 	bl	4056b0 <__aeabi_fmul>
  4046a0:	4937      	ldr	r1, [pc, #220]	; (404780 <__ieee754_asinf+0x288>)
  4046a2:	4605      	mov	r5, r0
  4046a4:	4620      	mov	r0, r4
  4046a6:	f001 f803 	bl	4056b0 <__aeabi_fmul>
  4046aa:	4601      	mov	r1, r0
  4046ac:	4628      	mov	r0, r5
  4046ae:	f000 fef7 	bl	4054a0 <__addsf3>
  4046b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4046b6:	4601      	mov	r1, r0
  4046b8:	f000 fffa 	bl	4056b0 <__aeabi_fmul>
  4046bc:	4925      	ldr	r1, [pc, #148]	; (404754 <__ieee754_asinf+0x25c>)
  4046be:	4605      	mov	r5, r0
  4046c0:	f000 fff6 	bl	4056b0 <__aeabi_fmul>
  4046c4:	4924      	ldr	r1, [pc, #144]	; (404758 <__ieee754_asinf+0x260>)
  4046c6:	f000 feeb 	bl	4054a0 <__addsf3>
  4046ca:	4629      	mov	r1, r5
  4046cc:	f000 fff0 	bl	4056b0 <__aeabi_fmul>
  4046d0:	4922      	ldr	r1, [pc, #136]	; (40475c <__ieee754_asinf+0x264>)
  4046d2:	f000 fee3 	bl	40549c <__aeabi_fsub>
  4046d6:	4629      	mov	r1, r5
  4046d8:	f000 ffea 	bl	4056b0 <__aeabi_fmul>
  4046dc:	4920      	ldr	r1, [pc, #128]	; (404760 <__ieee754_asinf+0x268>)
  4046de:	f000 fedf 	bl	4054a0 <__addsf3>
  4046e2:	4629      	mov	r1, r5
  4046e4:	f000 ffe4 	bl	4056b0 <__aeabi_fmul>
  4046e8:	491e      	ldr	r1, [pc, #120]	; (404764 <__ieee754_asinf+0x26c>)
  4046ea:	f000 fed7 	bl	40549c <__aeabi_fsub>
  4046ee:	4629      	mov	r1, r5
  4046f0:	f000 ffde 	bl	4056b0 <__aeabi_fmul>
  4046f4:	491c      	ldr	r1, [pc, #112]	; (404768 <__ieee754_asinf+0x270>)
  4046f6:	f000 fed3 	bl	4054a0 <__addsf3>
  4046fa:	4629      	mov	r1, r5
  4046fc:	f000 ffd8 	bl	4056b0 <__aeabi_fmul>
  404700:	491a      	ldr	r1, [pc, #104]	; (40476c <__ieee754_asinf+0x274>)
  404702:	4606      	mov	r6, r0
  404704:	4628      	mov	r0, r5
  404706:	f000 ffd3 	bl	4056b0 <__aeabi_fmul>
  40470a:	4919      	ldr	r1, [pc, #100]	; (404770 <__ieee754_asinf+0x278>)
  40470c:	f000 fec6 	bl	40549c <__aeabi_fsub>
  404710:	4629      	mov	r1, r5
  404712:	f000 ffcd 	bl	4056b0 <__aeabi_fmul>
  404716:	4917      	ldr	r1, [pc, #92]	; (404774 <__ieee754_asinf+0x27c>)
  404718:	f000 fec2 	bl	4054a0 <__addsf3>
  40471c:	4629      	mov	r1, r5
  40471e:	f000 ffc7 	bl	4056b0 <__aeabi_fmul>
  404722:	4915      	ldr	r1, [pc, #84]	; (404778 <__ieee754_asinf+0x280>)
  404724:	f000 feba 	bl	40549c <__aeabi_fsub>
  404728:	4629      	mov	r1, r5
  40472a:	f000 ffc1 	bl	4056b0 <__aeabi_fmul>
  40472e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404732:	f000 feb5 	bl	4054a0 <__addsf3>
  404736:	4601      	mov	r1, r0
  404738:	4630      	mov	r0, r6
  40473a:	f001 f86d 	bl	405818 <__aeabi_fdiv>
  40473e:	4601      	mov	r1, r0
  404740:	4620      	mov	r0, r4
  404742:	f000 ffb5 	bl	4056b0 <__aeabi_fmul>
  404746:	4621      	mov	r1, r4
  404748:	f000 feaa 	bl	4054a0 <__addsf3>
  40474c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404750:	7149f2ca 	.word	0x7149f2ca
  404754:	3811ef08 	.word	0x3811ef08
  404758:	3a4f7f04 	.word	0x3a4f7f04
  40475c:	3d241146 	.word	0x3d241146
  404760:	3e4e0aa8 	.word	0x3e4e0aa8
  404764:	3ea6b090 	.word	0x3ea6b090
  404768:	3e2aaaab 	.word	0x3e2aaaab
  40476c:	3d9dc62e 	.word	0x3d9dc62e
  404770:	3f303361 	.word	0x3f303361
  404774:	4001572d 	.word	0x4001572d
  404778:	4019d139 	.word	0x4019d139
  40477c:	3f799999 	.word	0x3f799999
  404780:	b33bbd2e 	.word	0xb33bbd2e
  404784:	3f490fdb 	.word	0x3f490fdb
  404788:	333bbd2e 	.word	0x333bbd2e
  40478c:	3fc90fdb 	.word	0x3fc90fdb

00404790 <__ieee754_atan2f>:
  404790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404792:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  404796:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  40479a:	4603      	mov	r3, r0
  40479c:	dc14      	bgt.n	4047c8 <__ieee754_atan2f+0x38>
  40479e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  4047a2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  4047a6:	4607      	mov	r7, r0
  4047a8:	dc0e      	bgt.n	4047c8 <__ieee754_atan2f+0x38>
  4047aa:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
  4047ae:	d03a      	beq.n	404826 <__ieee754_atan2f+0x96>
  4047b0:	178d      	asrs	r5, r1, #30
  4047b2:	f005 0502 	and.w	r5, r5, #2
  4047b6:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  4047ba:	b956      	cbnz	r6, 4047d2 <__ieee754_atan2f+0x42>
  4047bc:	2d02      	cmp	r5, #2
  4047be:	d030      	beq.n	404822 <__ieee754_atan2f+0x92>
  4047c0:	2d03      	cmp	r5, #3
  4047c2:	d12b      	bne.n	40481c <__ieee754_atan2f+0x8c>
  4047c4:	4831      	ldr	r0, [pc, #196]	; (40488c <__ieee754_atan2f+0xfc>)
  4047c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047c8:	4608      	mov	r0, r1
  4047ca:	4619      	mov	r1, r3
  4047cc:	f000 fe68 	bl	4054a0 <__addsf3>
  4047d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047d2:	b1fc      	cbz	r4, 404814 <__ieee754_atan2f+0x84>
  4047d4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  4047d8:	d029      	beq.n	40482e <__ieee754_atan2f+0x9e>
  4047da:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  4047de:	d019      	beq.n	404814 <__ieee754_atan2f+0x84>
  4047e0:	1b34      	subs	r4, r6, r4
  4047e2:	15e4      	asrs	r4, r4, #23
  4047e4:	2c3c      	cmp	r4, #60	; 0x3c
  4047e6:	dc1a      	bgt.n	40481e <__ieee754_atan2f+0x8e>
  4047e8:	2900      	cmp	r1, #0
  4047ea:	db38      	blt.n	40485e <__ieee754_atan2f+0xce>
  4047ec:	4618      	mov	r0, r3
  4047ee:	f001 f813 	bl	405818 <__aeabi_fdiv>
  4047f2:	f000 f9cf 	bl	404b94 <fabsf>
  4047f6:	f000 f8b7 	bl	404968 <atanf>
  4047fa:	2d01      	cmp	r5, #1
  4047fc:	d02c      	beq.n	404858 <__ieee754_atan2f+0xc8>
  4047fe:	2d02      	cmp	r5, #2
  404800:	d022      	beq.n	404848 <__ieee754_atan2f+0xb8>
  404802:	2d00      	cmp	r5, #0
  404804:	d02f      	beq.n	404866 <__ieee754_atan2f+0xd6>
  404806:	4922      	ldr	r1, [pc, #136]	; (404890 <__ieee754_atan2f+0x100>)
  404808:	f000 fe4a 	bl	4054a0 <__addsf3>
  40480c:	4921      	ldr	r1, [pc, #132]	; (404894 <__ieee754_atan2f+0x104>)
  40480e:	f000 fe45 	bl	40549c <__aeabi_fsub>
  404812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404814:	2f00      	cmp	r7, #0
  404816:	db15      	blt.n	404844 <__ieee754_atan2f+0xb4>
  404818:	481f      	ldr	r0, [pc, #124]	; (404898 <__ieee754_atan2f+0x108>)
  40481a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40481c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40481e:	481e      	ldr	r0, [pc, #120]	; (404898 <__ieee754_atan2f+0x108>)
  404820:	e7eb      	b.n	4047fa <__ieee754_atan2f+0x6a>
  404822:	481c      	ldr	r0, [pc, #112]	; (404894 <__ieee754_atan2f+0x104>)
  404824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404826:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40482a:	f000 b89d 	b.w	404968 <atanf>
  40482e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404832:	d019      	beq.n	404868 <__ieee754_atan2f+0xd8>
  404834:	2d02      	cmp	r5, #2
  404836:	d0f4      	beq.n	404822 <__ieee754_atan2f+0x92>
  404838:	2d03      	cmp	r5, #3
  40483a:	d0c3      	beq.n	4047c4 <__ieee754_atan2f+0x34>
  40483c:	2d01      	cmp	r5, #1
  40483e:	d01b      	beq.n	404878 <__ieee754_atan2f+0xe8>
  404840:	2000      	movs	r0, #0
  404842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404844:	4815      	ldr	r0, [pc, #84]	; (40489c <__ieee754_atan2f+0x10c>)
  404846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404848:	4911      	ldr	r1, [pc, #68]	; (404890 <__ieee754_atan2f+0x100>)
  40484a:	f000 fe29 	bl	4054a0 <__addsf3>
  40484e:	4601      	mov	r1, r0
  404850:	4810      	ldr	r0, [pc, #64]	; (404894 <__ieee754_atan2f+0x104>)
  404852:	f000 fe23 	bl	40549c <__aeabi_fsub>
  404856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404858:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40485c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40485e:	343c      	adds	r4, #60	; 0x3c
  404860:	dac4      	bge.n	4047ec <__ieee754_atan2f+0x5c>
  404862:	2000      	movs	r0, #0
  404864:	e7c9      	b.n	4047fa <__ieee754_atan2f+0x6a>
  404866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404868:	2d02      	cmp	r5, #2
  40486a:	d00c      	beq.n	404886 <__ieee754_atan2f+0xf6>
  40486c:	2d03      	cmp	r5, #3
  40486e:	d008      	beq.n	404882 <__ieee754_atan2f+0xf2>
  404870:	2d01      	cmp	r5, #1
  404872:	d004      	beq.n	40487e <__ieee754_atan2f+0xee>
  404874:	480a      	ldr	r0, [pc, #40]	; (4048a0 <__ieee754_atan2f+0x110>)
  404876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404878:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  40487c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40487e:	4809      	ldr	r0, [pc, #36]	; (4048a4 <__ieee754_atan2f+0x114>)
  404880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404882:	4809      	ldr	r0, [pc, #36]	; (4048a8 <__ieee754_atan2f+0x118>)
  404884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404886:	4809      	ldr	r0, [pc, #36]	; (4048ac <__ieee754_atan2f+0x11c>)
  404888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40488a:	bf00      	nop
  40488c:	c0490fdb 	.word	0xc0490fdb
  404890:	33bbbd2e 	.word	0x33bbbd2e
  404894:	40490fdb 	.word	0x40490fdb
  404898:	3fc90fdb 	.word	0x3fc90fdb
  40489c:	bfc90fdb 	.word	0xbfc90fdb
  4048a0:	3f490fdb 	.word	0x3f490fdb
  4048a4:	bf490fdb 	.word	0xbf490fdb
  4048a8:	c016cbe4 	.word	0xc016cbe4
  4048ac:	4016cbe4 	.word	0x4016cbe4

004048b0 <__ieee754_sqrtf>:
  4048b0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  4048b4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4048b8:	b570      	push	{r4, r5, r6, lr}
  4048ba:	4603      	mov	r3, r0
  4048bc:	4604      	mov	r4, r0
  4048be:	d22d      	bcs.n	40491c <__ieee754_sqrtf+0x6c>
  4048c0:	b35a      	cbz	r2, 40491a <__ieee754_sqrtf+0x6a>
  4048c2:	2800      	cmp	r0, #0
  4048c4:	db3d      	blt.n	404942 <__ieee754_sqrtf+0x92>
  4048c6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4048ca:	ea4f 50e0 	mov.w	r0, r0, asr #23
  4048ce:	d32c      	bcc.n	40492a <__ieee754_sqrtf+0x7a>
  4048d0:	387f      	subs	r0, #127	; 0x7f
  4048d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4048d6:	07c2      	lsls	r2, r0, #31
  4048d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4048dc:	bf48      	it	mi
  4048de:	005b      	lslmi	r3, r3, #1
  4048e0:	2600      	movs	r6, #0
  4048e2:	1040      	asrs	r0, r0, #1
  4048e4:	005b      	lsls	r3, r3, #1
  4048e6:	4631      	mov	r1, r6
  4048e8:	2419      	movs	r4, #25
  4048ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4048ee:	188d      	adds	r5, r1, r2
  4048f0:	429d      	cmp	r5, r3
  4048f2:	dc02      	bgt.n	4048fa <__ieee754_sqrtf+0x4a>
  4048f4:	1b5b      	subs	r3, r3, r5
  4048f6:	18a9      	adds	r1, r5, r2
  4048f8:	4416      	add	r6, r2
  4048fa:	3c01      	subs	r4, #1
  4048fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404900:	ea4f 0252 	mov.w	r2, r2, lsr #1
  404904:	d1f3      	bne.n	4048ee <__ieee754_sqrtf+0x3e>
  404906:	b113      	cbz	r3, 40490e <__ieee754_sqrtf+0x5e>
  404908:	f006 0301 	and.w	r3, r6, #1
  40490c:	441e      	add	r6, r3
  40490e:	1076      	asrs	r6, r6, #1
  404910:	f106 567c 	add.w	r6, r6, #1056964608	; 0x3f000000
  404914:	eb06 50c0 	add.w	r0, r6, r0, lsl #23
  404918:	bd70      	pop	{r4, r5, r6, pc}
  40491a:	bd70      	pop	{r4, r5, r6, pc}
  40491c:	4601      	mov	r1, r0
  40491e:	f000 fec7 	bl	4056b0 <__aeabi_fmul>
  404922:	4621      	mov	r1, r4
  404924:	f000 fdbc 	bl	4054a0 <__addsf3>
  404928:	bd70      	pop	{r4, r5, r6, pc}
  40492a:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  40492e:	d10f      	bne.n	404950 <__ieee754_sqrtf+0xa0>
  404930:	005b      	lsls	r3, r3, #1
  404932:	0219      	lsls	r1, r3, #8
  404934:	f102 0201 	add.w	r2, r2, #1
  404938:	d5fa      	bpl.n	404930 <__ieee754_sqrtf+0x80>
  40493a:	f1c2 0201 	rsb	r2, r2, #1
  40493e:	4410      	add	r0, r2
  404940:	e7c6      	b.n	4048d0 <__ieee754_sqrtf+0x20>
  404942:	4601      	mov	r1, r0
  404944:	f000 fdaa 	bl	40549c <__aeabi_fsub>
  404948:	4601      	mov	r1, r0
  40494a:	f000 ff65 	bl	405818 <__aeabi_fdiv>
  40494e:	bd70      	pop	{r4, r5, r6, pc}
  404950:	2201      	movs	r2, #1
  404952:	4410      	add	r0, r2
  404954:	e7bc      	b.n	4048d0 <__ieee754_sqrtf+0x20>
  404956:	bf00      	nop

00404958 <matherr>:
  404958:	2000      	movs	r0, #0
  40495a:	4770      	bx	lr

0040495c <nan>:
  40495c:	2000      	movs	r0, #0
  40495e:	4901      	ldr	r1, [pc, #4]	; (404964 <nan+0x8>)
  404960:	4770      	bx	lr
  404962:	bf00      	nop
  404964:	7ff80000 	.word	0x7ff80000

00404968 <atanf>:
  404968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40496c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404970:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  404974:	4604      	mov	r4, r0
  404976:	4606      	mov	r6, r0
  404978:	db08      	blt.n	40498c <atanf+0x24>
  40497a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  40497e:	dc6f      	bgt.n	404a60 <atanf+0xf8>
  404980:	2800      	cmp	r0, #0
  404982:	f340 80a0 	ble.w	404ac6 <atanf+0x15e>
  404986:	486f      	ldr	r0, [pc, #444]	; (404b44 <atanf+0x1dc>)
  404988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40498c:	4b6e      	ldr	r3, [pc, #440]	; (404b48 <atanf+0x1e0>)
  40498e:	429d      	cmp	r5, r3
  404990:	dc77      	bgt.n	404a82 <atanf+0x11a>
  404992:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  404996:	db68      	blt.n	404a6a <atanf+0x102>
  404998:	f04f 37ff 	mov.w	r7, #4294967295
  40499c:	4621      	mov	r1, r4
  40499e:	4620      	mov	r0, r4
  4049a0:	f000 fe86 	bl	4056b0 <__aeabi_fmul>
  4049a4:	4601      	mov	r1, r0
  4049a6:	4680      	mov	r8, r0
  4049a8:	f000 fe82 	bl	4056b0 <__aeabi_fmul>
  4049ac:	4967      	ldr	r1, [pc, #412]	; (404b4c <atanf+0x1e4>)
  4049ae:	4605      	mov	r5, r0
  4049b0:	f000 fe7e 	bl	4056b0 <__aeabi_fmul>
  4049b4:	4966      	ldr	r1, [pc, #408]	; (404b50 <atanf+0x1e8>)
  4049b6:	f000 fd73 	bl	4054a0 <__addsf3>
  4049ba:	4629      	mov	r1, r5
  4049bc:	f000 fe78 	bl	4056b0 <__aeabi_fmul>
  4049c0:	4964      	ldr	r1, [pc, #400]	; (404b54 <atanf+0x1ec>)
  4049c2:	f000 fd6d 	bl	4054a0 <__addsf3>
  4049c6:	4629      	mov	r1, r5
  4049c8:	f000 fe72 	bl	4056b0 <__aeabi_fmul>
  4049cc:	4962      	ldr	r1, [pc, #392]	; (404b58 <atanf+0x1f0>)
  4049ce:	f000 fd67 	bl	4054a0 <__addsf3>
  4049d2:	4629      	mov	r1, r5
  4049d4:	f000 fe6c 	bl	4056b0 <__aeabi_fmul>
  4049d8:	4960      	ldr	r1, [pc, #384]	; (404b5c <atanf+0x1f4>)
  4049da:	f000 fd61 	bl	4054a0 <__addsf3>
  4049de:	4629      	mov	r1, r5
  4049e0:	f000 fe66 	bl	4056b0 <__aeabi_fmul>
  4049e4:	495e      	ldr	r1, [pc, #376]	; (404b60 <atanf+0x1f8>)
  4049e6:	f000 fd5b 	bl	4054a0 <__addsf3>
  4049ea:	4641      	mov	r1, r8
  4049ec:	f000 fe60 	bl	4056b0 <__aeabi_fmul>
  4049f0:	495c      	ldr	r1, [pc, #368]	; (404b64 <atanf+0x1fc>)
  4049f2:	4680      	mov	r8, r0
  4049f4:	4628      	mov	r0, r5
  4049f6:	f000 fe5b 	bl	4056b0 <__aeabi_fmul>
  4049fa:	495b      	ldr	r1, [pc, #364]	; (404b68 <atanf+0x200>)
  4049fc:	f000 fd4e 	bl	40549c <__aeabi_fsub>
  404a00:	4629      	mov	r1, r5
  404a02:	f000 fe55 	bl	4056b0 <__aeabi_fmul>
  404a06:	4959      	ldr	r1, [pc, #356]	; (404b6c <atanf+0x204>)
  404a08:	f000 fd48 	bl	40549c <__aeabi_fsub>
  404a0c:	4629      	mov	r1, r5
  404a0e:	f000 fe4f 	bl	4056b0 <__aeabi_fmul>
  404a12:	4957      	ldr	r1, [pc, #348]	; (404b70 <atanf+0x208>)
  404a14:	f000 fd42 	bl	40549c <__aeabi_fsub>
  404a18:	4629      	mov	r1, r5
  404a1a:	f000 fe49 	bl	4056b0 <__aeabi_fmul>
  404a1e:	4955      	ldr	r1, [pc, #340]	; (404b74 <atanf+0x20c>)
  404a20:	f000 fd3c 	bl	40549c <__aeabi_fsub>
  404a24:	4629      	mov	r1, r5
  404a26:	f000 fe43 	bl	4056b0 <__aeabi_fmul>
  404a2a:	1c7b      	adds	r3, r7, #1
  404a2c:	4601      	mov	r1, r0
  404a2e:	4640      	mov	r0, r8
  404a30:	d04c      	beq.n	404acc <atanf+0x164>
  404a32:	f000 fd35 	bl	4054a0 <__addsf3>
  404a36:	4621      	mov	r1, r4
  404a38:	f000 fe3a 	bl	4056b0 <__aeabi_fmul>
  404a3c:	4b4e      	ldr	r3, [pc, #312]	; (404b78 <atanf+0x210>)
  404a3e:	4d4f      	ldr	r5, [pc, #316]	; (404b7c <atanf+0x214>)
  404a40:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  404a44:	f000 fd2a 	bl	40549c <__aeabi_fsub>
  404a48:	4621      	mov	r1, r4
  404a4a:	f000 fd27 	bl	40549c <__aeabi_fsub>
  404a4e:	4601      	mov	r1, r0
  404a50:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  404a54:	f000 fd22 	bl	40549c <__aeabi_fsub>
  404a58:	2e00      	cmp	r6, #0
  404a5a:	db30      	blt.n	404abe <atanf+0x156>
  404a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a60:	4601      	mov	r1, r0
  404a62:	f000 fd1d 	bl	4054a0 <__addsf3>
  404a66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a6a:	4945      	ldr	r1, [pc, #276]	; (404b80 <atanf+0x218>)
  404a6c:	f000 fd18 	bl	4054a0 <__addsf3>
  404a70:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404a74:	f000 ffd8 	bl	405a28 <__aeabi_fcmpgt>
  404a78:	2800      	cmp	r0, #0
  404a7a:	d08d      	beq.n	404998 <atanf+0x30>
  404a7c:	4620      	mov	r0, r4
  404a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a82:	f000 f887 	bl	404b94 <fabsf>
  404a86:	4b3f      	ldr	r3, [pc, #252]	; (404b84 <atanf+0x21c>)
  404a88:	429d      	cmp	r5, r3
  404a8a:	4604      	mov	r4, r0
  404a8c:	dc29      	bgt.n	404ae2 <atanf+0x17a>
  404a8e:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  404a92:	429d      	cmp	r5, r3
  404a94:	dc44      	bgt.n	404b20 <atanf+0x1b8>
  404a96:	4601      	mov	r1, r0
  404a98:	f000 fd02 	bl	4054a0 <__addsf3>
  404a9c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404aa0:	f000 fcfc 	bl	40549c <__aeabi_fsub>
  404aa4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  404aa8:	4605      	mov	r5, r0
  404aaa:	4620      	mov	r0, r4
  404aac:	f000 fcf8 	bl	4054a0 <__addsf3>
  404ab0:	4601      	mov	r1, r0
  404ab2:	4628      	mov	r0, r5
  404ab4:	f000 feb0 	bl	405818 <__aeabi_fdiv>
  404ab8:	2700      	movs	r7, #0
  404aba:	4604      	mov	r4, r0
  404abc:	e76e      	b.n	40499c <atanf+0x34>
  404abe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ac6:	4830      	ldr	r0, [pc, #192]	; (404b88 <atanf+0x220>)
  404ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404acc:	f000 fce8 	bl	4054a0 <__addsf3>
  404ad0:	4621      	mov	r1, r4
  404ad2:	f000 fded 	bl	4056b0 <__aeabi_fmul>
  404ad6:	4601      	mov	r1, r0
  404ad8:	4620      	mov	r0, r4
  404ada:	f000 fcdf 	bl	40549c <__aeabi_fsub>
  404ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ae2:	4b2a      	ldr	r3, [pc, #168]	; (404b8c <atanf+0x224>)
  404ae4:	429d      	cmp	r5, r3
  404ae6:	dc14      	bgt.n	404b12 <atanf+0x1aa>
  404ae8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  404aec:	f000 fcd6 	bl	40549c <__aeabi_fsub>
  404af0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  404af4:	4605      	mov	r5, r0
  404af6:	4620      	mov	r0, r4
  404af8:	f000 fdda 	bl	4056b0 <__aeabi_fmul>
  404afc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404b00:	f000 fcce 	bl	4054a0 <__addsf3>
  404b04:	4601      	mov	r1, r0
  404b06:	4628      	mov	r0, r5
  404b08:	f000 fe86 	bl	405818 <__aeabi_fdiv>
  404b0c:	2702      	movs	r7, #2
  404b0e:	4604      	mov	r4, r0
  404b10:	e744      	b.n	40499c <atanf+0x34>
  404b12:	4601      	mov	r1, r0
  404b14:	481e      	ldr	r0, [pc, #120]	; (404b90 <atanf+0x228>)
  404b16:	f000 fe7f 	bl	405818 <__aeabi_fdiv>
  404b1a:	2703      	movs	r7, #3
  404b1c:	4604      	mov	r4, r0
  404b1e:	e73d      	b.n	40499c <atanf+0x34>
  404b20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404b24:	f000 fcba 	bl	40549c <__aeabi_fsub>
  404b28:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404b2c:	4605      	mov	r5, r0
  404b2e:	4620      	mov	r0, r4
  404b30:	f000 fcb6 	bl	4054a0 <__addsf3>
  404b34:	4601      	mov	r1, r0
  404b36:	4628      	mov	r0, r5
  404b38:	f000 fe6e 	bl	405818 <__aeabi_fdiv>
  404b3c:	2701      	movs	r7, #1
  404b3e:	4604      	mov	r4, r0
  404b40:	e72c      	b.n	40499c <atanf+0x34>
  404b42:	bf00      	nop
  404b44:	3fc90fdb 	.word	0x3fc90fdb
  404b48:	3edfffff 	.word	0x3edfffff
  404b4c:	3c8569d7 	.word	0x3c8569d7
  404b50:	3d4bda59 	.word	0x3d4bda59
  404b54:	3d886b35 	.word	0x3d886b35
  404b58:	3dba2e6e 	.word	0x3dba2e6e
  404b5c:	3e124925 	.word	0x3e124925
  404b60:	3eaaaaab 	.word	0x3eaaaaab
  404b64:	bd15a221 	.word	0xbd15a221
  404b68:	3d6ef16b 	.word	0x3d6ef16b
  404b6c:	3d9d8795 	.word	0x3d9d8795
  404b70:	3de38e38 	.word	0x3de38e38
  404b74:	3e4ccccd 	.word	0x3e4ccccd
  404b78:	00406bfc 	.word	0x00406bfc
  404b7c:	00406c0c 	.word	0x00406c0c
  404b80:	7149f2ca 	.word	0x7149f2ca
  404b84:	3f97ffff 	.word	0x3f97ffff
  404b88:	bfc90fdb 	.word	0xbfc90fdb
  404b8c:	401bffff 	.word	0x401bffff
  404b90:	bf800000 	.word	0xbf800000

00404b94 <fabsf>:
  404b94:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  404b98:	4770      	bx	lr
  404b9a:	bf00      	nop

00404b9c <__fpclassifyf>:
  404b9c:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
  404ba0:	d101      	bne.n	404ba6 <__fpclassifyf+0xa>
  404ba2:	2002      	movs	r0, #2
  404ba4:	4770      	bx	lr
  404ba6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
  404baa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
  404bae:	d201      	bcs.n	404bb4 <__fpclassifyf+0x18>
  404bb0:	2004      	movs	r0, #4
  404bb2:	4770      	bx	lr
  404bb4:	4b05      	ldr	r3, [pc, #20]	; (404bcc <__fpclassifyf+0x30>)
  404bb6:	1e42      	subs	r2, r0, #1
  404bb8:	429a      	cmp	r2, r3
  404bba:	d801      	bhi.n	404bc0 <__fpclassifyf+0x24>
  404bbc:	2003      	movs	r0, #3
  404bbe:	4770      	bx	lr
  404bc0:	f1a0 40ff 	sub.w	r0, r0, #2139095040	; 0x7f800000
  404bc4:	fab0 f080 	clz	r0, r0
  404bc8:	0940      	lsrs	r0, r0, #5
  404bca:	4770      	bx	lr
  404bcc:	007ffffe 	.word	0x007ffffe

00404bd0 <__aeabi_drsub>:
  404bd0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404bd4:	e002      	b.n	404bdc <__adddf3>
  404bd6:	bf00      	nop

00404bd8 <__aeabi_dsub>:
  404bd8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404bdc <__adddf3>:
  404bdc:	b530      	push	{r4, r5, lr}
  404bde:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404be2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404be6:	ea94 0f05 	teq	r4, r5
  404bea:	bf08      	it	eq
  404bec:	ea90 0f02 	teqeq	r0, r2
  404bf0:	bf1f      	itttt	ne
  404bf2:	ea54 0c00 	orrsne.w	ip, r4, r0
  404bf6:	ea55 0c02 	orrsne.w	ip, r5, r2
  404bfa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404bfe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404c02:	f000 80e2 	beq.w	404dca <__adddf3+0x1ee>
  404c06:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404c0a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404c0e:	bfb8      	it	lt
  404c10:	426d      	neglt	r5, r5
  404c12:	dd0c      	ble.n	404c2e <__adddf3+0x52>
  404c14:	442c      	add	r4, r5
  404c16:	ea80 0202 	eor.w	r2, r0, r2
  404c1a:	ea81 0303 	eor.w	r3, r1, r3
  404c1e:	ea82 0000 	eor.w	r0, r2, r0
  404c22:	ea83 0101 	eor.w	r1, r3, r1
  404c26:	ea80 0202 	eor.w	r2, r0, r2
  404c2a:	ea81 0303 	eor.w	r3, r1, r3
  404c2e:	2d36      	cmp	r5, #54	; 0x36
  404c30:	bf88      	it	hi
  404c32:	bd30      	pophi	{r4, r5, pc}
  404c34:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404c38:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404c3c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404c40:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404c44:	d002      	beq.n	404c4c <__adddf3+0x70>
  404c46:	4240      	negs	r0, r0
  404c48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404c4c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404c50:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404c54:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404c58:	d002      	beq.n	404c60 <__adddf3+0x84>
  404c5a:	4252      	negs	r2, r2
  404c5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404c60:	ea94 0f05 	teq	r4, r5
  404c64:	f000 80a7 	beq.w	404db6 <__adddf3+0x1da>
  404c68:	f1a4 0401 	sub.w	r4, r4, #1
  404c6c:	f1d5 0e20 	rsbs	lr, r5, #32
  404c70:	db0d      	blt.n	404c8e <__adddf3+0xb2>
  404c72:	fa02 fc0e 	lsl.w	ip, r2, lr
  404c76:	fa22 f205 	lsr.w	r2, r2, r5
  404c7a:	1880      	adds	r0, r0, r2
  404c7c:	f141 0100 	adc.w	r1, r1, #0
  404c80:	fa03 f20e 	lsl.w	r2, r3, lr
  404c84:	1880      	adds	r0, r0, r2
  404c86:	fa43 f305 	asr.w	r3, r3, r5
  404c8a:	4159      	adcs	r1, r3
  404c8c:	e00e      	b.n	404cac <__adddf3+0xd0>
  404c8e:	f1a5 0520 	sub.w	r5, r5, #32
  404c92:	f10e 0e20 	add.w	lr, lr, #32
  404c96:	2a01      	cmp	r2, #1
  404c98:	fa03 fc0e 	lsl.w	ip, r3, lr
  404c9c:	bf28      	it	cs
  404c9e:	f04c 0c02 	orrcs.w	ip, ip, #2
  404ca2:	fa43 f305 	asr.w	r3, r3, r5
  404ca6:	18c0      	adds	r0, r0, r3
  404ca8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404cac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404cb0:	d507      	bpl.n	404cc2 <__adddf3+0xe6>
  404cb2:	f04f 0e00 	mov.w	lr, #0
  404cb6:	f1dc 0c00 	rsbs	ip, ip, #0
  404cba:	eb7e 0000 	sbcs.w	r0, lr, r0
  404cbe:	eb6e 0101 	sbc.w	r1, lr, r1
  404cc2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404cc6:	d31b      	bcc.n	404d00 <__adddf3+0x124>
  404cc8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404ccc:	d30c      	bcc.n	404ce8 <__adddf3+0x10c>
  404cce:	0849      	lsrs	r1, r1, #1
  404cd0:	ea5f 0030 	movs.w	r0, r0, rrx
  404cd4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404cd8:	f104 0401 	add.w	r4, r4, #1
  404cdc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404ce0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404ce4:	f080 809a 	bcs.w	404e1c <__adddf3+0x240>
  404ce8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404cec:	bf08      	it	eq
  404cee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404cf2:	f150 0000 	adcs.w	r0, r0, #0
  404cf6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404cfa:	ea41 0105 	orr.w	r1, r1, r5
  404cfe:	bd30      	pop	{r4, r5, pc}
  404d00:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404d04:	4140      	adcs	r0, r0
  404d06:	eb41 0101 	adc.w	r1, r1, r1
  404d0a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404d0e:	f1a4 0401 	sub.w	r4, r4, #1
  404d12:	d1e9      	bne.n	404ce8 <__adddf3+0x10c>
  404d14:	f091 0f00 	teq	r1, #0
  404d18:	bf04      	itt	eq
  404d1a:	4601      	moveq	r1, r0
  404d1c:	2000      	moveq	r0, #0
  404d1e:	fab1 f381 	clz	r3, r1
  404d22:	bf08      	it	eq
  404d24:	3320      	addeq	r3, #32
  404d26:	f1a3 030b 	sub.w	r3, r3, #11
  404d2a:	f1b3 0220 	subs.w	r2, r3, #32
  404d2e:	da0c      	bge.n	404d4a <__adddf3+0x16e>
  404d30:	320c      	adds	r2, #12
  404d32:	dd08      	ble.n	404d46 <__adddf3+0x16a>
  404d34:	f102 0c14 	add.w	ip, r2, #20
  404d38:	f1c2 020c 	rsb	r2, r2, #12
  404d3c:	fa01 f00c 	lsl.w	r0, r1, ip
  404d40:	fa21 f102 	lsr.w	r1, r1, r2
  404d44:	e00c      	b.n	404d60 <__adddf3+0x184>
  404d46:	f102 0214 	add.w	r2, r2, #20
  404d4a:	bfd8      	it	le
  404d4c:	f1c2 0c20 	rsble	ip, r2, #32
  404d50:	fa01 f102 	lsl.w	r1, r1, r2
  404d54:	fa20 fc0c 	lsr.w	ip, r0, ip
  404d58:	bfdc      	itt	le
  404d5a:	ea41 010c 	orrle.w	r1, r1, ip
  404d5e:	4090      	lslle	r0, r2
  404d60:	1ae4      	subs	r4, r4, r3
  404d62:	bfa2      	ittt	ge
  404d64:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404d68:	4329      	orrge	r1, r5
  404d6a:	bd30      	popge	{r4, r5, pc}
  404d6c:	ea6f 0404 	mvn.w	r4, r4
  404d70:	3c1f      	subs	r4, #31
  404d72:	da1c      	bge.n	404dae <__adddf3+0x1d2>
  404d74:	340c      	adds	r4, #12
  404d76:	dc0e      	bgt.n	404d96 <__adddf3+0x1ba>
  404d78:	f104 0414 	add.w	r4, r4, #20
  404d7c:	f1c4 0220 	rsb	r2, r4, #32
  404d80:	fa20 f004 	lsr.w	r0, r0, r4
  404d84:	fa01 f302 	lsl.w	r3, r1, r2
  404d88:	ea40 0003 	orr.w	r0, r0, r3
  404d8c:	fa21 f304 	lsr.w	r3, r1, r4
  404d90:	ea45 0103 	orr.w	r1, r5, r3
  404d94:	bd30      	pop	{r4, r5, pc}
  404d96:	f1c4 040c 	rsb	r4, r4, #12
  404d9a:	f1c4 0220 	rsb	r2, r4, #32
  404d9e:	fa20 f002 	lsr.w	r0, r0, r2
  404da2:	fa01 f304 	lsl.w	r3, r1, r4
  404da6:	ea40 0003 	orr.w	r0, r0, r3
  404daa:	4629      	mov	r1, r5
  404dac:	bd30      	pop	{r4, r5, pc}
  404dae:	fa21 f004 	lsr.w	r0, r1, r4
  404db2:	4629      	mov	r1, r5
  404db4:	bd30      	pop	{r4, r5, pc}
  404db6:	f094 0f00 	teq	r4, #0
  404dba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404dbe:	bf06      	itte	eq
  404dc0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404dc4:	3401      	addeq	r4, #1
  404dc6:	3d01      	subne	r5, #1
  404dc8:	e74e      	b.n	404c68 <__adddf3+0x8c>
  404dca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404dce:	bf18      	it	ne
  404dd0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404dd4:	d029      	beq.n	404e2a <__adddf3+0x24e>
  404dd6:	ea94 0f05 	teq	r4, r5
  404dda:	bf08      	it	eq
  404ddc:	ea90 0f02 	teqeq	r0, r2
  404de0:	d005      	beq.n	404dee <__adddf3+0x212>
  404de2:	ea54 0c00 	orrs.w	ip, r4, r0
  404de6:	bf04      	itt	eq
  404de8:	4619      	moveq	r1, r3
  404dea:	4610      	moveq	r0, r2
  404dec:	bd30      	pop	{r4, r5, pc}
  404dee:	ea91 0f03 	teq	r1, r3
  404df2:	bf1e      	ittt	ne
  404df4:	2100      	movne	r1, #0
  404df6:	2000      	movne	r0, #0
  404df8:	bd30      	popne	{r4, r5, pc}
  404dfa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404dfe:	d105      	bne.n	404e0c <__adddf3+0x230>
  404e00:	0040      	lsls	r0, r0, #1
  404e02:	4149      	adcs	r1, r1
  404e04:	bf28      	it	cs
  404e06:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404e0a:	bd30      	pop	{r4, r5, pc}
  404e0c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404e10:	bf3c      	itt	cc
  404e12:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404e16:	bd30      	popcc	{r4, r5, pc}
  404e18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404e1c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404e20:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404e24:	f04f 0000 	mov.w	r0, #0
  404e28:	bd30      	pop	{r4, r5, pc}
  404e2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404e2e:	bf1a      	itte	ne
  404e30:	4619      	movne	r1, r3
  404e32:	4610      	movne	r0, r2
  404e34:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404e38:	bf1c      	itt	ne
  404e3a:	460b      	movne	r3, r1
  404e3c:	4602      	movne	r2, r0
  404e3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404e42:	bf06      	itte	eq
  404e44:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404e48:	ea91 0f03 	teqeq	r1, r3
  404e4c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404e50:	bd30      	pop	{r4, r5, pc}
  404e52:	bf00      	nop

00404e54 <__aeabi_ui2d>:
  404e54:	f090 0f00 	teq	r0, #0
  404e58:	bf04      	itt	eq
  404e5a:	2100      	moveq	r1, #0
  404e5c:	4770      	bxeq	lr
  404e5e:	b530      	push	{r4, r5, lr}
  404e60:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404e64:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404e68:	f04f 0500 	mov.w	r5, #0
  404e6c:	f04f 0100 	mov.w	r1, #0
  404e70:	e750      	b.n	404d14 <__adddf3+0x138>
  404e72:	bf00      	nop

00404e74 <__aeabi_i2d>:
  404e74:	f090 0f00 	teq	r0, #0
  404e78:	bf04      	itt	eq
  404e7a:	2100      	moveq	r1, #0
  404e7c:	4770      	bxeq	lr
  404e7e:	b530      	push	{r4, r5, lr}
  404e80:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404e84:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404e88:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404e8c:	bf48      	it	mi
  404e8e:	4240      	negmi	r0, r0
  404e90:	f04f 0100 	mov.w	r1, #0
  404e94:	e73e      	b.n	404d14 <__adddf3+0x138>
  404e96:	bf00      	nop

00404e98 <__aeabi_f2d>:
  404e98:	0042      	lsls	r2, r0, #1
  404e9a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404e9e:	ea4f 0131 	mov.w	r1, r1, rrx
  404ea2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404ea6:	bf1f      	itttt	ne
  404ea8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404eac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404eb0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404eb4:	4770      	bxne	lr
  404eb6:	f092 0f00 	teq	r2, #0
  404eba:	bf14      	ite	ne
  404ebc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404ec0:	4770      	bxeq	lr
  404ec2:	b530      	push	{r4, r5, lr}
  404ec4:	f44f 7460 	mov.w	r4, #896	; 0x380
  404ec8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404ecc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404ed0:	e720      	b.n	404d14 <__adddf3+0x138>
  404ed2:	bf00      	nop

00404ed4 <__aeabi_ul2d>:
  404ed4:	ea50 0201 	orrs.w	r2, r0, r1
  404ed8:	bf08      	it	eq
  404eda:	4770      	bxeq	lr
  404edc:	b530      	push	{r4, r5, lr}
  404ede:	f04f 0500 	mov.w	r5, #0
  404ee2:	e00a      	b.n	404efa <__aeabi_l2d+0x16>

00404ee4 <__aeabi_l2d>:
  404ee4:	ea50 0201 	orrs.w	r2, r0, r1
  404ee8:	bf08      	it	eq
  404eea:	4770      	bxeq	lr
  404eec:	b530      	push	{r4, r5, lr}
  404eee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404ef2:	d502      	bpl.n	404efa <__aeabi_l2d+0x16>
  404ef4:	4240      	negs	r0, r0
  404ef6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404efa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404efe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404f02:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404f06:	f43f aedc 	beq.w	404cc2 <__adddf3+0xe6>
  404f0a:	f04f 0203 	mov.w	r2, #3
  404f0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404f12:	bf18      	it	ne
  404f14:	3203      	addne	r2, #3
  404f16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404f1a:	bf18      	it	ne
  404f1c:	3203      	addne	r2, #3
  404f1e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404f22:	f1c2 0320 	rsb	r3, r2, #32
  404f26:	fa00 fc03 	lsl.w	ip, r0, r3
  404f2a:	fa20 f002 	lsr.w	r0, r0, r2
  404f2e:	fa01 fe03 	lsl.w	lr, r1, r3
  404f32:	ea40 000e 	orr.w	r0, r0, lr
  404f36:	fa21 f102 	lsr.w	r1, r1, r2
  404f3a:	4414      	add	r4, r2
  404f3c:	e6c1      	b.n	404cc2 <__adddf3+0xe6>
  404f3e:	bf00      	nop

00404f40 <__aeabi_dmul>:
  404f40:	b570      	push	{r4, r5, r6, lr}
  404f42:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404f46:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404f4a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404f4e:	bf1d      	ittte	ne
  404f50:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404f54:	ea94 0f0c 	teqne	r4, ip
  404f58:	ea95 0f0c 	teqne	r5, ip
  404f5c:	f000 f8de 	bleq	40511c <__aeabi_dmul+0x1dc>
  404f60:	442c      	add	r4, r5
  404f62:	ea81 0603 	eor.w	r6, r1, r3
  404f66:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404f6a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404f6e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404f72:	bf18      	it	ne
  404f74:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404f78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404f7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404f80:	d038      	beq.n	404ff4 <__aeabi_dmul+0xb4>
  404f82:	fba0 ce02 	umull	ip, lr, r0, r2
  404f86:	f04f 0500 	mov.w	r5, #0
  404f8a:	fbe1 e502 	umlal	lr, r5, r1, r2
  404f8e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404f92:	fbe0 e503 	umlal	lr, r5, r0, r3
  404f96:	f04f 0600 	mov.w	r6, #0
  404f9a:	fbe1 5603 	umlal	r5, r6, r1, r3
  404f9e:	f09c 0f00 	teq	ip, #0
  404fa2:	bf18      	it	ne
  404fa4:	f04e 0e01 	orrne.w	lr, lr, #1
  404fa8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404fac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404fb0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404fb4:	d204      	bcs.n	404fc0 <__aeabi_dmul+0x80>
  404fb6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404fba:	416d      	adcs	r5, r5
  404fbc:	eb46 0606 	adc.w	r6, r6, r6
  404fc0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404fc4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404fc8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404fcc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404fd0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404fd4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404fd8:	bf88      	it	hi
  404fda:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404fde:	d81e      	bhi.n	40501e <__aeabi_dmul+0xde>
  404fe0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404fe4:	bf08      	it	eq
  404fe6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404fea:	f150 0000 	adcs.w	r0, r0, #0
  404fee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404ff2:	bd70      	pop	{r4, r5, r6, pc}
  404ff4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404ff8:	ea46 0101 	orr.w	r1, r6, r1
  404ffc:	ea40 0002 	orr.w	r0, r0, r2
  405000:	ea81 0103 	eor.w	r1, r1, r3
  405004:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405008:	bfc2      	ittt	gt
  40500a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40500e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405012:	bd70      	popgt	{r4, r5, r6, pc}
  405014:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405018:	f04f 0e00 	mov.w	lr, #0
  40501c:	3c01      	subs	r4, #1
  40501e:	f300 80ab 	bgt.w	405178 <__aeabi_dmul+0x238>
  405022:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405026:	bfde      	ittt	le
  405028:	2000      	movle	r0, #0
  40502a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40502e:	bd70      	pople	{r4, r5, r6, pc}
  405030:	f1c4 0400 	rsb	r4, r4, #0
  405034:	3c20      	subs	r4, #32
  405036:	da35      	bge.n	4050a4 <__aeabi_dmul+0x164>
  405038:	340c      	adds	r4, #12
  40503a:	dc1b      	bgt.n	405074 <__aeabi_dmul+0x134>
  40503c:	f104 0414 	add.w	r4, r4, #20
  405040:	f1c4 0520 	rsb	r5, r4, #32
  405044:	fa00 f305 	lsl.w	r3, r0, r5
  405048:	fa20 f004 	lsr.w	r0, r0, r4
  40504c:	fa01 f205 	lsl.w	r2, r1, r5
  405050:	ea40 0002 	orr.w	r0, r0, r2
  405054:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405058:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40505c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405060:	fa21 f604 	lsr.w	r6, r1, r4
  405064:	eb42 0106 	adc.w	r1, r2, r6
  405068:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40506c:	bf08      	it	eq
  40506e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405072:	bd70      	pop	{r4, r5, r6, pc}
  405074:	f1c4 040c 	rsb	r4, r4, #12
  405078:	f1c4 0520 	rsb	r5, r4, #32
  40507c:	fa00 f304 	lsl.w	r3, r0, r4
  405080:	fa20 f005 	lsr.w	r0, r0, r5
  405084:	fa01 f204 	lsl.w	r2, r1, r4
  405088:	ea40 0002 	orr.w	r0, r0, r2
  40508c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405090:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405094:	f141 0100 	adc.w	r1, r1, #0
  405098:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40509c:	bf08      	it	eq
  40509e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4050a2:	bd70      	pop	{r4, r5, r6, pc}
  4050a4:	f1c4 0520 	rsb	r5, r4, #32
  4050a8:	fa00 f205 	lsl.w	r2, r0, r5
  4050ac:	ea4e 0e02 	orr.w	lr, lr, r2
  4050b0:	fa20 f304 	lsr.w	r3, r0, r4
  4050b4:	fa01 f205 	lsl.w	r2, r1, r5
  4050b8:	ea43 0302 	orr.w	r3, r3, r2
  4050bc:	fa21 f004 	lsr.w	r0, r1, r4
  4050c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4050c4:	fa21 f204 	lsr.w	r2, r1, r4
  4050c8:	ea20 0002 	bic.w	r0, r0, r2
  4050cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4050d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4050d4:	bf08      	it	eq
  4050d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4050da:	bd70      	pop	{r4, r5, r6, pc}
  4050dc:	f094 0f00 	teq	r4, #0
  4050e0:	d10f      	bne.n	405102 <__aeabi_dmul+0x1c2>
  4050e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4050e6:	0040      	lsls	r0, r0, #1
  4050e8:	eb41 0101 	adc.w	r1, r1, r1
  4050ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4050f0:	bf08      	it	eq
  4050f2:	3c01      	subeq	r4, #1
  4050f4:	d0f7      	beq.n	4050e6 <__aeabi_dmul+0x1a6>
  4050f6:	ea41 0106 	orr.w	r1, r1, r6
  4050fa:	f095 0f00 	teq	r5, #0
  4050fe:	bf18      	it	ne
  405100:	4770      	bxne	lr
  405102:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405106:	0052      	lsls	r2, r2, #1
  405108:	eb43 0303 	adc.w	r3, r3, r3
  40510c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405110:	bf08      	it	eq
  405112:	3d01      	subeq	r5, #1
  405114:	d0f7      	beq.n	405106 <__aeabi_dmul+0x1c6>
  405116:	ea43 0306 	orr.w	r3, r3, r6
  40511a:	4770      	bx	lr
  40511c:	ea94 0f0c 	teq	r4, ip
  405120:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405124:	bf18      	it	ne
  405126:	ea95 0f0c 	teqne	r5, ip
  40512a:	d00c      	beq.n	405146 <__aeabi_dmul+0x206>
  40512c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405130:	bf18      	it	ne
  405132:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405136:	d1d1      	bne.n	4050dc <__aeabi_dmul+0x19c>
  405138:	ea81 0103 	eor.w	r1, r1, r3
  40513c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405140:	f04f 0000 	mov.w	r0, #0
  405144:	bd70      	pop	{r4, r5, r6, pc}
  405146:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40514a:	bf06      	itte	eq
  40514c:	4610      	moveq	r0, r2
  40514e:	4619      	moveq	r1, r3
  405150:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405154:	d019      	beq.n	40518a <__aeabi_dmul+0x24a>
  405156:	ea94 0f0c 	teq	r4, ip
  40515a:	d102      	bne.n	405162 <__aeabi_dmul+0x222>
  40515c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405160:	d113      	bne.n	40518a <__aeabi_dmul+0x24a>
  405162:	ea95 0f0c 	teq	r5, ip
  405166:	d105      	bne.n	405174 <__aeabi_dmul+0x234>
  405168:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40516c:	bf1c      	itt	ne
  40516e:	4610      	movne	r0, r2
  405170:	4619      	movne	r1, r3
  405172:	d10a      	bne.n	40518a <__aeabi_dmul+0x24a>
  405174:	ea81 0103 	eor.w	r1, r1, r3
  405178:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40517c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405180:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405184:	f04f 0000 	mov.w	r0, #0
  405188:	bd70      	pop	{r4, r5, r6, pc}
  40518a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40518e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405192:	bd70      	pop	{r4, r5, r6, pc}

00405194 <__aeabi_ddiv>:
  405194:	b570      	push	{r4, r5, r6, lr}
  405196:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40519a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40519e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4051a2:	bf1d      	ittte	ne
  4051a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4051a8:	ea94 0f0c 	teqne	r4, ip
  4051ac:	ea95 0f0c 	teqne	r5, ip
  4051b0:	f000 f8a7 	bleq	405302 <__aeabi_ddiv+0x16e>
  4051b4:	eba4 0405 	sub.w	r4, r4, r5
  4051b8:	ea81 0e03 	eor.w	lr, r1, r3
  4051bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4051c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4051c4:	f000 8088 	beq.w	4052d8 <__aeabi_ddiv+0x144>
  4051c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4051cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4051d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4051d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4051d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4051dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4051e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4051e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4051e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4051ec:	429d      	cmp	r5, r3
  4051ee:	bf08      	it	eq
  4051f0:	4296      	cmpeq	r6, r2
  4051f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4051f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4051fa:	d202      	bcs.n	405202 <__aeabi_ddiv+0x6e>
  4051fc:	085b      	lsrs	r3, r3, #1
  4051fe:	ea4f 0232 	mov.w	r2, r2, rrx
  405202:	1ab6      	subs	r6, r6, r2
  405204:	eb65 0503 	sbc.w	r5, r5, r3
  405208:	085b      	lsrs	r3, r3, #1
  40520a:	ea4f 0232 	mov.w	r2, r2, rrx
  40520e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405212:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405216:	ebb6 0e02 	subs.w	lr, r6, r2
  40521a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40521e:	bf22      	ittt	cs
  405220:	1ab6      	subcs	r6, r6, r2
  405222:	4675      	movcs	r5, lr
  405224:	ea40 000c 	orrcs.w	r0, r0, ip
  405228:	085b      	lsrs	r3, r3, #1
  40522a:	ea4f 0232 	mov.w	r2, r2, rrx
  40522e:	ebb6 0e02 	subs.w	lr, r6, r2
  405232:	eb75 0e03 	sbcs.w	lr, r5, r3
  405236:	bf22      	ittt	cs
  405238:	1ab6      	subcs	r6, r6, r2
  40523a:	4675      	movcs	r5, lr
  40523c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405240:	085b      	lsrs	r3, r3, #1
  405242:	ea4f 0232 	mov.w	r2, r2, rrx
  405246:	ebb6 0e02 	subs.w	lr, r6, r2
  40524a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40524e:	bf22      	ittt	cs
  405250:	1ab6      	subcs	r6, r6, r2
  405252:	4675      	movcs	r5, lr
  405254:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405258:	085b      	lsrs	r3, r3, #1
  40525a:	ea4f 0232 	mov.w	r2, r2, rrx
  40525e:	ebb6 0e02 	subs.w	lr, r6, r2
  405262:	eb75 0e03 	sbcs.w	lr, r5, r3
  405266:	bf22      	ittt	cs
  405268:	1ab6      	subcs	r6, r6, r2
  40526a:	4675      	movcs	r5, lr
  40526c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405270:	ea55 0e06 	orrs.w	lr, r5, r6
  405274:	d018      	beq.n	4052a8 <__aeabi_ddiv+0x114>
  405276:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40527a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40527e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405282:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405286:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40528a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40528e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405292:	d1c0      	bne.n	405216 <__aeabi_ddiv+0x82>
  405294:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405298:	d10b      	bne.n	4052b2 <__aeabi_ddiv+0x11e>
  40529a:	ea41 0100 	orr.w	r1, r1, r0
  40529e:	f04f 0000 	mov.w	r0, #0
  4052a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4052a6:	e7b6      	b.n	405216 <__aeabi_ddiv+0x82>
  4052a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4052ac:	bf04      	itt	eq
  4052ae:	4301      	orreq	r1, r0
  4052b0:	2000      	moveq	r0, #0
  4052b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4052b6:	bf88      	it	hi
  4052b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4052bc:	f63f aeaf 	bhi.w	40501e <__aeabi_dmul+0xde>
  4052c0:	ebb5 0c03 	subs.w	ip, r5, r3
  4052c4:	bf04      	itt	eq
  4052c6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4052ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4052ce:	f150 0000 	adcs.w	r0, r0, #0
  4052d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4052d6:	bd70      	pop	{r4, r5, r6, pc}
  4052d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4052dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4052e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4052e4:	bfc2      	ittt	gt
  4052e6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4052ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4052ee:	bd70      	popgt	{r4, r5, r6, pc}
  4052f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4052f4:	f04f 0e00 	mov.w	lr, #0
  4052f8:	3c01      	subs	r4, #1
  4052fa:	e690      	b.n	40501e <__aeabi_dmul+0xde>
  4052fc:	ea45 0e06 	orr.w	lr, r5, r6
  405300:	e68d      	b.n	40501e <__aeabi_dmul+0xde>
  405302:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405306:	ea94 0f0c 	teq	r4, ip
  40530a:	bf08      	it	eq
  40530c:	ea95 0f0c 	teqeq	r5, ip
  405310:	f43f af3b 	beq.w	40518a <__aeabi_dmul+0x24a>
  405314:	ea94 0f0c 	teq	r4, ip
  405318:	d10a      	bne.n	405330 <__aeabi_ddiv+0x19c>
  40531a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40531e:	f47f af34 	bne.w	40518a <__aeabi_dmul+0x24a>
  405322:	ea95 0f0c 	teq	r5, ip
  405326:	f47f af25 	bne.w	405174 <__aeabi_dmul+0x234>
  40532a:	4610      	mov	r0, r2
  40532c:	4619      	mov	r1, r3
  40532e:	e72c      	b.n	40518a <__aeabi_dmul+0x24a>
  405330:	ea95 0f0c 	teq	r5, ip
  405334:	d106      	bne.n	405344 <__aeabi_ddiv+0x1b0>
  405336:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40533a:	f43f aefd 	beq.w	405138 <__aeabi_dmul+0x1f8>
  40533e:	4610      	mov	r0, r2
  405340:	4619      	mov	r1, r3
  405342:	e722      	b.n	40518a <__aeabi_dmul+0x24a>
  405344:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405348:	bf18      	it	ne
  40534a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40534e:	f47f aec5 	bne.w	4050dc <__aeabi_dmul+0x19c>
  405352:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405356:	f47f af0d 	bne.w	405174 <__aeabi_dmul+0x234>
  40535a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40535e:	f47f aeeb 	bne.w	405138 <__aeabi_dmul+0x1f8>
  405362:	e712      	b.n	40518a <__aeabi_dmul+0x24a>

00405364 <__aeabi_d2iz>:
  405364:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405368:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40536c:	d215      	bcs.n	40539a <__aeabi_d2iz+0x36>
  40536e:	d511      	bpl.n	405394 <__aeabi_d2iz+0x30>
  405370:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405374:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405378:	d912      	bls.n	4053a0 <__aeabi_d2iz+0x3c>
  40537a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40537e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405382:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405386:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40538a:	fa23 f002 	lsr.w	r0, r3, r2
  40538e:	bf18      	it	ne
  405390:	4240      	negne	r0, r0
  405392:	4770      	bx	lr
  405394:	f04f 0000 	mov.w	r0, #0
  405398:	4770      	bx	lr
  40539a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40539e:	d105      	bne.n	4053ac <__aeabi_d2iz+0x48>
  4053a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4053a4:	bf08      	it	eq
  4053a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4053aa:	4770      	bx	lr
  4053ac:	f04f 0000 	mov.w	r0, #0
  4053b0:	4770      	bx	lr
  4053b2:	bf00      	nop

004053b4 <__aeabi_d2uiz>:
  4053b4:	004a      	lsls	r2, r1, #1
  4053b6:	d211      	bcs.n	4053dc <__aeabi_d2uiz+0x28>
  4053b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4053bc:	d211      	bcs.n	4053e2 <__aeabi_d2uiz+0x2e>
  4053be:	d50d      	bpl.n	4053dc <__aeabi_d2uiz+0x28>
  4053c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4053c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4053c8:	d40e      	bmi.n	4053e8 <__aeabi_d2uiz+0x34>
  4053ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4053ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4053d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4053d6:	fa23 f002 	lsr.w	r0, r3, r2
  4053da:	4770      	bx	lr
  4053dc:	f04f 0000 	mov.w	r0, #0
  4053e0:	4770      	bx	lr
  4053e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4053e6:	d102      	bne.n	4053ee <__aeabi_d2uiz+0x3a>
  4053e8:	f04f 30ff 	mov.w	r0, #4294967295
  4053ec:	4770      	bx	lr
  4053ee:	f04f 0000 	mov.w	r0, #0
  4053f2:	4770      	bx	lr

004053f4 <__aeabi_d2f>:
  4053f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4053f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4053fc:	bf24      	itt	cs
  4053fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405402:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405406:	d90d      	bls.n	405424 <__aeabi_d2f+0x30>
  405408:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40540c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405410:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405414:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405418:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40541c:	bf08      	it	eq
  40541e:	f020 0001 	biceq.w	r0, r0, #1
  405422:	4770      	bx	lr
  405424:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405428:	d121      	bne.n	40546e <__aeabi_d2f+0x7a>
  40542a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40542e:	bfbc      	itt	lt
  405430:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405434:	4770      	bxlt	lr
  405436:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40543a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40543e:	f1c2 0218 	rsb	r2, r2, #24
  405442:	f1c2 0c20 	rsb	ip, r2, #32
  405446:	fa10 f30c 	lsls.w	r3, r0, ip
  40544a:	fa20 f002 	lsr.w	r0, r0, r2
  40544e:	bf18      	it	ne
  405450:	f040 0001 	orrne.w	r0, r0, #1
  405454:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405458:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40545c:	fa03 fc0c 	lsl.w	ip, r3, ip
  405460:	ea40 000c 	orr.w	r0, r0, ip
  405464:	fa23 f302 	lsr.w	r3, r3, r2
  405468:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40546c:	e7cc      	b.n	405408 <__aeabi_d2f+0x14>
  40546e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405472:	d107      	bne.n	405484 <__aeabi_d2f+0x90>
  405474:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405478:	bf1e      	ittt	ne
  40547a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40547e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405482:	4770      	bxne	lr
  405484:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405488:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40548c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405490:	4770      	bx	lr
  405492:	bf00      	nop

00405494 <__aeabi_frsub>:
  405494:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  405498:	e002      	b.n	4054a0 <__addsf3>
  40549a:	bf00      	nop

0040549c <__aeabi_fsub>:
  40549c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004054a0 <__addsf3>:
  4054a0:	0042      	lsls	r2, r0, #1
  4054a2:	bf1f      	itttt	ne
  4054a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4054a8:	ea92 0f03 	teqne	r2, r3
  4054ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4054b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4054b4:	d06a      	beq.n	40558c <__addsf3+0xec>
  4054b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4054ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4054be:	bfc1      	itttt	gt
  4054c0:	18d2      	addgt	r2, r2, r3
  4054c2:	4041      	eorgt	r1, r0
  4054c4:	4048      	eorgt	r0, r1
  4054c6:	4041      	eorgt	r1, r0
  4054c8:	bfb8      	it	lt
  4054ca:	425b      	neglt	r3, r3
  4054cc:	2b19      	cmp	r3, #25
  4054ce:	bf88      	it	hi
  4054d0:	4770      	bxhi	lr
  4054d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4054d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4054da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4054de:	bf18      	it	ne
  4054e0:	4240      	negne	r0, r0
  4054e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4054e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4054ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4054ee:	bf18      	it	ne
  4054f0:	4249      	negne	r1, r1
  4054f2:	ea92 0f03 	teq	r2, r3
  4054f6:	d03f      	beq.n	405578 <__addsf3+0xd8>
  4054f8:	f1a2 0201 	sub.w	r2, r2, #1
  4054fc:	fa41 fc03 	asr.w	ip, r1, r3
  405500:	eb10 000c 	adds.w	r0, r0, ip
  405504:	f1c3 0320 	rsb	r3, r3, #32
  405508:	fa01 f103 	lsl.w	r1, r1, r3
  40550c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405510:	d502      	bpl.n	405518 <__addsf3+0x78>
  405512:	4249      	negs	r1, r1
  405514:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  405518:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40551c:	d313      	bcc.n	405546 <__addsf3+0xa6>
  40551e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  405522:	d306      	bcc.n	405532 <__addsf3+0x92>
  405524:	0840      	lsrs	r0, r0, #1
  405526:	ea4f 0131 	mov.w	r1, r1, rrx
  40552a:	f102 0201 	add.w	r2, r2, #1
  40552e:	2afe      	cmp	r2, #254	; 0xfe
  405530:	d251      	bcs.n	4055d6 <__addsf3+0x136>
  405532:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  405536:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40553a:	bf08      	it	eq
  40553c:	f020 0001 	biceq.w	r0, r0, #1
  405540:	ea40 0003 	orr.w	r0, r0, r3
  405544:	4770      	bx	lr
  405546:	0049      	lsls	r1, r1, #1
  405548:	eb40 0000 	adc.w	r0, r0, r0
  40554c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  405550:	f1a2 0201 	sub.w	r2, r2, #1
  405554:	d1ed      	bne.n	405532 <__addsf3+0x92>
  405556:	fab0 fc80 	clz	ip, r0
  40555a:	f1ac 0c08 	sub.w	ip, ip, #8
  40555e:	ebb2 020c 	subs.w	r2, r2, ip
  405562:	fa00 f00c 	lsl.w	r0, r0, ip
  405566:	bfaa      	itet	ge
  405568:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40556c:	4252      	neglt	r2, r2
  40556e:	4318      	orrge	r0, r3
  405570:	bfbc      	itt	lt
  405572:	40d0      	lsrlt	r0, r2
  405574:	4318      	orrlt	r0, r3
  405576:	4770      	bx	lr
  405578:	f092 0f00 	teq	r2, #0
  40557c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  405580:	bf06      	itte	eq
  405582:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  405586:	3201      	addeq	r2, #1
  405588:	3b01      	subne	r3, #1
  40558a:	e7b5      	b.n	4054f8 <__addsf3+0x58>
  40558c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405590:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405594:	bf18      	it	ne
  405596:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40559a:	d021      	beq.n	4055e0 <__addsf3+0x140>
  40559c:	ea92 0f03 	teq	r2, r3
  4055a0:	d004      	beq.n	4055ac <__addsf3+0x10c>
  4055a2:	f092 0f00 	teq	r2, #0
  4055a6:	bf08      	it	eq
  4055a8:	4608      	moveq	r0, r1
  4055aa:	4770      	bx	lr
  4055ac:	ea90 0f01 	teq	r0, r1
  4055b0:	bf1c      	itt	ne
  4055b2:	2000      	movne	r0, #0
  4055b4:	4770      	bxne	lr
  4055b6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4055ba:	d104      	bne.n	4055c6 <__addsf3+0x126>
  4055bc:	0040      	lsls	r0, r0, #1
  4055be:	bf28      	it	cs
  4055c0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4055c4:	4770      	bx	lr
  4055c6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4055ca:	bf3c      	itt	cc
  4055cc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4055d0:	4770      	bxcc	lr
  4055d2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4055d6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4055da:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4055de:	4770      	bx	lr
  4055e0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4055e4:	bf16      	itet	ne
  4055e6:	4608      	movne	r0, r1
  4055e8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4055ec:	4601      	movne	r1, r0
  4055ee:	0242      	lsls	r2, r0, #9
  4055f0:	bf06      	itte	eq
  4055f2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4055f6:	ea90 0f01 	teqeq	r0, r1
  4055fa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4055fe:	4770      	bx	lr

00405600 <__aeabi_ui2f>:
  405600:	f04f 0300 	mov.w	r3, #0
  405604:	e004      	b.n	405610 <__aeabi_i2f+0x8>
  405606:	bf00      	nop

00405608 <__aeabi_i2f>:
  405608:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40560c:	bf48      	it	mi
  40560e:	4240      	negmi	r0, r0
  405610:	ea5f 0c00 	movs.w	ip, r0
  405614:	bf08      	it	eq
  405616:	4770      	bxeq	lr
  405618:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40561c:	4601      	mov	r1, r0
  40561e:	f04f 0000 	mov.w	r0, #0
  405622:	e01c      	b.n	40565e <__aeabi_l2f+0x2a>

00405624 <__aeabi_ul2f>:
  405624:	ea50 0201 	orrs.w	r2, r0, r1
  405628:	bf08      	it	eq
  40562a:	4770      	bxeq	lr
  40562c:	f04f 0300 	mov.w	r3, #0
  405630:	e00a      	b.n	405648 <__aeabi_l2f+0x14>
  405632:	bf00      	nop

00405634 <__aeabi_l2f>:
  405634:	ea50 0201 	orrs.w	r2, r0, r1
  405638:	bf08      	it	eq
  40563a:	4770      	bxeq	lr
  40563c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  405640:	d502      	bpl.n	405648 <__aeabi_l2f+0x14>
  405642:	4240      	negs	r0, r0
  405644:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405648:	ea5f 0c01 	movs.w	ip, r1
  40564c:	bf02      	ittt	eq
  40564e:	4684      	moveq	ip, r0
  405650:	4601      	moveq	r1, r0
  405652:	2000      	moveq	r0, #0
  405654:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  405658:	bf08      	it	eq
  40565a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40565e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  405662:	fabc f28c 	clz	r2, ip
  405666:	3a08      	subs	r2, #8
  405668:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40566c:	db10      	blt.n	405690 <__aeabi_l2f+0x5c>
  40566e:	fa01 fc02 	lsl.w	ip, r1, r2
  405672:	4463      	add	r3, ip
  405674:	fa00 fc02 	lsl.w	ip, r0, r2
  405678:	f1c2 0220 	rsb	r2, r2, #32
  40567c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405680:	fa20 f202 	lsr.w	r2, r0, r2
  405684:	eb43 0002 	adc.w	r0, r3, r2
  405688:	bf08      	it	eq
  40568a:	f020 0001 	biceq.w	r0, r0, #1
  40568e:	4770      	bx	lr
  405690:	f102 0220 	add.w	r2, r2, #32
  405694:	fa01 fc02 	lsl.w	ip, r1, r2
  405698:	f1c2 0220 	rsb	r2, r2, #32
  40569c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4056a0:	fa21 f202 	lsr.w	r2, r1, r2
  4056a4:	eb43 0002 	adc.w	r0, r3, r2
  4056a8:	bf08      	it	eq
  4056aa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4056ae:	4770      	bx	lr

004056b0 <__aeabi_fmul>:
  4056b0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4056b4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4056b8:	bf1e      	ittt	ne
  4056ba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4056be:	ea92 0f0c 	teqne	r2, ip
  4056c2:	ea93 0f0c 	teqne	r3, ip
  4056c6:	d06f      	beq.n	4057a8 <__aeabi_fmul+0xf8>
  4056c8:	441a      	add	r2, r3
  4056ca:	ea80 0c01 	eor.w	ip, r0, r1
  4056ce:	0240      	lsls	r0, r0, #9
  4056d0:	bf18      	it	ne
  4056d2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4056d6:	d01e      	beq.n	405716 <__aeabi_fmul+0x66>
  4056d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4056dc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4056e0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4056e4:	fba0 3101 	umull	r3, r1, r0, r1
  4056e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4056ec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4056f0:	bf3e      	ittt	cc
  4056f2:	0049      	lslcc	r1, r1, #1
  4056f4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4056f8:	005b      	lslcc	r3, r3, #1
  4056fa:	ea40 0001 	orr.w	r0, r0, r1
  4056fe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  405702:	2afd      	cmp	r2, #253	; 0xfd
  405704:	d81d      	bhi.n	405742 <__aeabi_fmul+0x92>
  405706:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40570a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40570e:	bf08      	it	eq
  405710:	f020 0001 	biceq.w	r0, r0, #1
  405714:	4770      	bx	lr
  405716:	f090 0f00 	teq	r0, #0
  40571a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40571e:	bf08      	it	eq
  405720:	0249      	lsleq	r1, r1, #9
  405722:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405726:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40572a:	3a7f      	subs	r2, #127	; 0x7f
  40572c:	bfc2      	ittt	gt
  40572e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405732:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405736:	4770      	bxgt	lr
  405738:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40573c:	f04f 0300 	mov.w	r3, #0
  405740:	3a01      	subs	r2, #1
  405742:	dc5d      	bgt.n	405800 <__aeabi_fmul+0x150>
  405744:	f112 0f19 	cmn.w	r2, #25
  405748:	bfdc      	itt	le
  40574a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40574e:	4770      	bxle	lr
  405750:	f1c2 0200 	rsb	r2, r2, #0
  405754:	0041      	lsls	r1, r0, #1
  405756:	fa21 f102 	lsr.w	r1, r1, r2
  40575a:	f1c2 0220 	rsb	r2, r2, #32
  40575e:	fa00 fc02 	lsl.w	ip, r0, r2
  405762:	ea5f 0031 	movs.w	r0, r1, rrx
  405766:	f140 0000 	adc.w	r0, r0, #0
  40576a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40576e:	bf08      	it	eq
  405770:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405774:	4770      	bx	lr
  405776:	f092 0f00 	teq	r2, #0
  40577a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40577e:	bf02      	ittt	eq
  405780:	0040      	lsleq	r0, r0, #1
  405782:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  405786:	3a01      	subeq	r2, #1
  405788:	d0f9      	beq.n	40577e <__aeabi_fmul+0xce>
  40578a:	ea40 000c 	orr.w	r0, r0, ip
  40578e:	f093 0f00 	teq	r3, #0
  405792:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405796:	bf02      	ittt	eq
  405798:	0049      	lsleq	r1, r1, #1
  40579a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40579e:	3b01      	subeq	r3, #1
  4057a0:	d0f9      	beq.n	405796 <__aeabi_fmul+0xe6>
  4057a2:	ea41 010c 	orr.w	r1, r1, ip
  4057a6:	e78f      	b.n	4056c8 <__aeabi_fmul+0x18>
  4057a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4057ac:	ea92 0f0c 	teq	r2, ip
  4057b0:	bf18      	it	ne
  4057b2:	ea93 0f0c 	teqne	r3, ip
  4057b6:	d00a      	beq.n	4057ce <__aeabi_fmul+0x11e>
  4057b8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4057bc:	bf18      	it	ne
  4057be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4057c2:	d1d8      	bne.n	405776 <__aeabi_fmul+0xc6>
  4057c4:	ea80 0001 	eor.w	r0, r0, r1
  4057c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4057cc:	4770      	bx	lr
  4057ce:	f090 0f00 	teq	r0, #0
  4057d2:	bf17      	itett	ne
  4057d4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4057d8:	4608      	moveq	r0, r1
  4057da:	f091 0f00 	teqne	r1, #0
  4057de:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4057e2:	d014      	beq.n	40580e <__aeabi_fmul+0x15e>
  4057e4:	ea92 0f0c 	teq	r2, ip
  4057e8:	d101      	bne.n	4057ee <__aeabi_fmul+0x13e>
  4057ea:	0242      	lsls	r2, r0, #9
  4057ec:	d10f      	bne.n	40580e <__aeabi_fmul+0x15e>
  4057ee:	ea93 0f0c 	teq	r3, ip
  4057f2:	d103      	bne.n	4057fc <__aeabi_fmul+0x14c>
  4057f4:	024b      	lsls	r3, r1, #9
  4057f6:	bf18      	it	ne
  4057f8:	4608      	movne	r0, r1
  4057fa:	d108      	bne.n	40580e <__aeabi_fmul+0x15e>
  4057fc:	ea80 0001 	eor.w	r0, r0, r1
  405800:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405804:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405808:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40580c:	4770      	bx	lr
  40580e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405812:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  405816:	4770      	bx	lr

00405818 <__aeabi_fdiv>:
  405818:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40581c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405820:	bf1e      	ittt	ne
  405822:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405826:	ea92 0f0c 	teqne	r2, ip
  40582a:	ea93 0f0c 	teqne	r3, ip
  40582e:	d069      	beq.n	405904 <__aeabi_fdiv+0xec>
  405830:	eba2 0203 	sub.w	r2, r2, r3
  405834:	ea80 0c01 	eor.w	ip, r0, r1
  405838:	0249      	lsls	r1, r1, #9
  40583a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40583e:	d037      	beq.n	4058b0 <__aeabi_fdiv+0x98>
  405840:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405844:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  405848:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40584c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405850:	428b      	cmp	r3, r1
  405852:	bf38      	it	cc
  405854:	005b      	lslcc	r3, r3, #1
  405856:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40585a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40585e:	428b      	cmp	r3, r1
  405860:	bf24      	itt	cs
  405862:	1a5b      	subcs	r3, r3, r1
  405864:	ea40 000c 	orrcs.w	r0, r0, ip
  405868:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40586c:	bf24      	itt	cs
  40586e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  405872:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405876:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40587a:	bf24      	itt	cs
  40587c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  405880:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405884:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  405888:	bf24      	itt	cs
  40588a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40588e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405892:	011b      	lsls	r3, r3, #4
  405894:	bf18      	it	ne
  405896:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40589a:	d1e0      	bne.n	40585e <__aeabi_fdiv+0x46>
  40589c:	2afd      	cmp	r2, #253	; 0xfd
  40589e:	f63f af50 	bhi.w	405742 <__aeabi_fmul+0x92>
  4058a2:	428b      	cmp	r3, r1
  4058a4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4058a8:	bf08      	it	eq
  4058aa:	f020 0001 	biceq.w	r0, r0, #1
  4058ae:	4770      	bx	lr
  4058b0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4058b4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4058b8:	327f      	adds	r2, #127	; 0x7f
  4058ba:	bfc2      	ittt	gt
  4058bc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4058c0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4058c4:	4770      	bxgt	lr
  4058c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4058ca:	f04f 0300 	mov.w	r3, #0
  4058ce:	3a01      	subs	r2, #1
  4058d0:	e737      	b.n	405742 <__aeabi_fmul+0x92>
  4058d2:	f092 0f00 	teq	r2, #0
  4058d6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4058da:	bf02      	ittt	eq
  4058dc:	0040      	lsleq	r0, r0, #1
  4058de:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4058e2:	3a01      	subeq	r2, #1
  4058e4:	d0f9      	beq.n	4058da <__aeabi_fdiv+0xc2>
  4058e6:	ea40 000c 	orr.w	r0, r0, ip
  4058ea:	f093 0f00 	teq	r3, #0
  4058ee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4058f2:	bf02      	ittt	eq
  4058f4:	0049      	lsleq	r1, r1, #1
  4058f6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4058fa:	3b01      	subeq	r3, #1
  4058fc:	d0f9      	beq.n	4058f2 <__aeabi_fdiv+0xda>
  4058fe:	ea41 010c 	orr.w	r1, r1, ip
  405902:	e795      	b.n	405830 <__aeabi_fdiv+0x18>
  405904:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405908:	ea92 0f0c 	teq	r2, ip
  40590c:	d108      	bne.n	405920 <__aeabi_fdiv+0x108>
  40590e:	0242      	lsls	r2, r0, #9
  405910:	f47f af7d 	bne.w	40580e <__aeabi_fmul+0x15e>
  405914:	ea93 0f0c 	teq	r3, ip
  405918:	f47f af70 	bne.w	4057fc <__aeabi_fmul+0x14c>
  40591c:	4608      	mov	r0, r1
  40591e:	e776      	b.n	40580e <__aeabi_fmul+0x15e>
  405920:	ea93 0f0c 	teq	r3, ip
  405924:	d104      	bne.n	405930 <__aeabi_fdiv+0x118>
  405926:	024b      	lsls	r3, r1, #9
  405928:	f43f af4c 	beq.w	4057c4 <__aeabi_fmul+0x114>
  40592c:	4608      	mov	r0, r1
  40592e:	e76e      	b.n	40580e <__aeabi_fmul+0x15e>
  405930:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405934:	bf18      	it	ne
  405936:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40593a:	d1ca      	bne.n	4058d2 <__aeabi_fdiv+0xba>
  40593c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  405940:	f47f af5c 	bne.w	4057fc <__aeabi_fmul+0x14c>
  405944:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  405948:	f47f af3c 	bne.w	4057c4 <__aeabi_fmul+0x114>
  40594c:	e75f      	b.n	40580e <__aeabi_fmul+0x15e>
  40594e:	bf00      	nop

00405950 <__gesf2>:
  405950:	f04f 3cff 	mov.w	ip, #4294967295
  405954:	e006      	b.n	405964 <__cmpsf2+0x4>
  405956:	bf00      	nop

00405958 <__lesf2>:
  405958:	f04f 0c01 	mov.w	ip, #1
  40595c:	e002      	b.n	405964 <__cmpsf2+0x4>
  40595e:	bf00      	nop

00405960 <__cmpsf2>:
  405960:	f04f 0c01 	mov.w	ip, #1
  405964:	f84d cd04 	str.w	ip, [sp, #-4]!
  405968:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40596c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405970:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405974:	bf18      	it	ne
  405976:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40597a:	d011      	beq.n	4059a0 <__cmpsf2+0x40>
  40597c:	b001      	add	sp, #4
  40597e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  405982:	bf18      	it	ne
  405984:	ea90 0f01 	teqne	r0, r1
  405988:	bf58      	it	pl
  40598a:	ebb2 0003 	subspl.w	r0, r2, r3
  40598e:	bf88      	it	hi
  405990:	17c8      	asrhi	r0, r1, #31
  405992:	bf38      	it	cc
  405994:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  405998:	bf18      	it	ne
  40599a:	f040 0001 	orrne.w	r0, r0, #1
  40599e:	4770      	bx	lr
  4059a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4059a4:	d102      	bne.n	4059ac <__cmpsf2+0x4c>
  4059a6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  4059aa:	d105      	bne.n	4059b8 <__cmpsf2+0x58>
  4059ac:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  4059b0:	d1e4      	bne.n	40597c <__cmpsf2+0x1c>
  4059b2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  4059b6:	d0e1      	beq.n	40597c <__cmpsf2+0x1c>
  4059b8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4059bc:	4770      	bx	lr
  4059be:	bf00      	nop

004059c0 <__aeabi_cfrcmple>:
  4059c0:	4684      	mov	ip, r0
  4059c2:	4608      	mov	r0, r1
  4059c4:	4661      	mov	r1, ip
  4059c6:	e7ff      	b.n	4059c8 <__aeabi_cfcmpeq>

004059c8 <__aeabi_cfcmpeq>:
  4059c8:	b50f      	push	{r0, r1, r2, r3, lr}
  4059ca:	f7ff ffc9 	bl	405960 <__cmpsf2>
  4059ce:	2800      	cmp	r0, #0
  4059d0:	bf48      	it	mi
  4059d2:	f110 0f00 	cmnmi.w	r0, #0
  4059d6:	bd0f      	pop	{r0, r1, r2, r3, pc}

004059d8 <__aeabi_fcmpeq>:
  4059d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059dc:	f7ff fff4 	bl	4059c8 <__aeabi_cfcmpeq>
  4059e0:	bf0c      	ite	eq
  4059e2:	2001      	moveq	r0, #1
  4059e4:	2000      	movne	r0, #0
  4059e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4059ea:	bf00      	nop

004059ec <__aeabi_fcmplt>:
  4059ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059f0:	f7ff ffea 	bl	4059c8 <__aeabi_cfcmpeq>
  4059f4:	bf34      	ite	cc
  4059f6:	2001      	movcc	r0, #1
  4059f8:	2000      	movcs	r0, #0
  4059fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4059fe:	bf00      	nop

00405a00 <__aeabi_fcmple>:
  405a00:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a04:	f7ff ffe0 	bl	4059c8 <__aeabi_cfcmpeq>
  405a08:	bf94      	ite	ls
  405a0a:	2001      	movls	r0, #1
  405a0c:	2000      	movhi	r0, #0
  405a0e:	f85d fb08 	ldr.w	pc, [sp], #8
  405a12:	bf00      	nop

00405a14 <__aeabi_fcmpge>:
  405a14:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a18:	f7ff ffd2 	bl	4059c0 <__aeabi_cfrcmple>
  405a1c:	bf94      	ite	ls
  405a1e:	2001      	movls	r0, #1
  405a20:	2000      	movhi	r0, #0
  405a22:	f85d fb08 	ldr.w	pc, [sp], #8
  405a26:	bf00      	nop

00405a28 <__aeabi_fcmpgt>:
  405a28:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a2c:	f7ff ffc8 	bl	4059c0 <__aeabi_cfrcmple>
  405a30:	bf34      	ite	cc
  405a32:	2001      	movcc	r0, #1
  405a34:	2000      	movcs	r0, #0
  405a36:	f85d fb08 	ldr.w	pc, [sp], #8
  405a3a:	bf00      	nop

00405a3c <__aeabi_f2iz>:
  405a3c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  405a40:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  405a44:	d30f      	bcc.n	405a66 <__aeabi_f2iz+0x2a>
  405a46:	f04f 039e 	mov.w	r3, #158	; 0x9e
  405a4a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  405a4e:	d90d      	bls.n	405a6c <__aeabi_f2iz+0x30>
  405a50:	ea4f 2300 	mov.w	r3, r0, lsl #8
  405a54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a58:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  405a5c:	fa23 f002 	lsr.w	r0, r3, r2
  405a60:	bf18      	it	ne
  405a62:	4240      	negne	r0, r0
  405a64:	4770      	bx	lr
  405a66:	f04f 0000 	mov.w	r0, #0
  405a6a:	4770      	bx	lr
  405a6c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  405a70:	d101      	bne.n	405a76 <__aeabi_f2iz+0x3a>
  405a72:	0242      	lsls	r2, r0, #9
  405a74:	d105      	bne.n	405a82 <__aeabi_f2iz+0x46>
  405a76:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  405a7a:	bf08      	it	eq
  405a7c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405a80:	4770      	bx	lr
  405a82:	f04f 0000 	mov.w	r0, #0
  405a86:	4770      	bx	lr

00405a88 <__errno>:
  405a88:	4b01      	ldr	r3, [pc, #4]	; (405a90 <__errno+0x8>)
  405a8a:	6818      	ldr	r0, [r3, #0]
  405a8c:	4770      	bx	lr
  405a8e:	bf00      	nop
  405a90:	20000478 	.word	0x20000478

00405a94 <__libc_init_array>:
  405a94:	b570      	push	{r4, r5, r6, lr}
  405a96:	4e0f      	ldr	r6, [pc, #60]	; (405ad4 <__libc_init_array+0x40>)
  405a98:	4d0f      	ldr	r5, [pc, #60]	; (405ad8 <__libc_init_array+0x44>)
  405a9a:	1b76      	subs	r6, r6, r5
  405a9c:	10b6      	asrs	r6, r6, #2
  405a9e:	bf18      	it	ne
  405aa0:	2400      	movne	r4, #0
  405aa2:	d005      	beq.n	405ab0 <__libc_init_array+0x1c>
  405aa4:	3401      	adds	r4, #1
  405aa6:	f855 3b04 	ldr.w	r3, [r5], #4
  405aaa:	4798      	blx	r3
  405aac:	42a6      	cmp	r6, r4
  405aae:	d1f9      	bne.n	405aa4 <__libc_init_array+0x10>
  405ab0:	4e0a      	ldr	r6, [pc, #40]	; (405adc <__libc_init_array+0x48>)
  405ab2:	4d0b      	ldr	r5, [pc, #44]	; (405ae0 <__libc_init_array+0x4c>)
  405ab4:	1b76      	subs	r6, r6, r5
  405ab6:	f001 f8b5 	bl	406c24 <_init>
  405aba:	10b6      	asrs	r6, r6, #2
  405abc:	bf18      	it	ne
  405abe:	2400      	movne	r4, #0
  405ac0:	d006      	beq.n	405ad0 <__libc_init_array+0x3c>
  405ac2:	3401      	adds	r4, #1
  405ac4:	f855 3b04 	ldr.w	r3, [r5], #4
  405ac8:	4798      	blx	r3
  405aca:	42a6      	cmp	r6, r4
  405acc:	d1f9      	bne.n	405ac2 <__libc_init_array+0x2e>
  405ace:	bd70      	pop	{r4, r5, r6, pc}
  405ad0:	bd70      	pop	{r4, r5, r6, pc}
  405ad2:	bf00      	nop
  405ad4:	00406c30 	.word	0x00406c30
  405ad8:	00406c30 	.word	0x00406c30
  405adc:	00406c38 	.word	0x00406c38
  405ae0:	00406c30 	.word	0x00406c30

00405ae4 <memcpy>:
  405ae4:	4684      	mov	ip, r0
  405ae6:	ea41 0300 	orr.w	r3, r1, r0
  405aea:	f013 0303 	ands.w	r3, r3, #3
  405aee:	d16d      	bne.n	405bcc <memcpy+0xe8>
  405af0:	3a40      	subs	r2, #64	; 0x40
  405af2:	d341      	bcc.n	405b78 <memcpy+0x94>
  405af4:	f851 3b04 	ldr.w	r3, [r1], #4
  405af8:	f840 3b04 	str.w	r3, [r0], #4
  405afc:	f851 3b04 	ldr.w	r3, [r1], #4
  405b00:	f840 3b04 	str.w	r3, [r0], #4
  405b04:	f851 3b04 	ldr.w	r3, [r1], #4
  405b08:	f840 3b04 	str.w	r3, [r0], #4
  405b0c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b10:	f840 3b04 	str.w	r3, [r0], #4
  405b14:	f851 3b04 	ldr.w	r3, [r1], #4
  405b18:	f840 3b04 	str.w	r3, [r0], #4
  405b1c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b20:	f840 3b04 	str.w	r3, [r0], #4
  405b24:	f851 3b04 	ldr.w	r3, [r1], #4
  405b28:	f840 3b04 	str.w	r3, [r0], #4
  405b2c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b30:	f840 3b04 	str.w	r3, [r0], #4
  405b34:	f851 3b04 	ldr.w	r3, [r1], #4
  405b38:	f840 3b04 	str.w	r3, [r0], #4
  405b3c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b40:	f840 3b04 	str.w	r3, [r0], #4
  405b44:	f851 3b04 	ldr.w	r3, [r1], #4
  405b48:	f840 3b04 	str.w	r3, [r0], #4
  405b4c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b50:	f840 3b04 	str.w	r3, [r0], #4
  405b54:	f851 3b04 	ldr.w	r3, [r1], #4
  405b58:	f840 3b04 	str.w	r3, [r0], #4
  405b5c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b60:	f840 3b04 	str.w	r3, [r0], #4
  405b64:	f851 3b04 	ldr.w	r3, [r1], #4
  405b68:	f840 3b04 	str.w	r3, [r0], #4
  405b6c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b70:	f840 3b04 	str.w	r3, [r0], #4
  405b74:	3a40      	subs	r2, #64	; 0x40
  405b76:	d2bd      	bcs.n	405af4 <memcpy+0x10>
  405b78:	3230      	adds	r2, #48	; 0x30
  405b7a:	d311      	bcc.n	405ba0 <memcpy+0xbc>
  405b7c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b80:	f840 3b04 	str.w	r3, [r0], #4
  405b84:	f851 3b04 	ldr.w	r3, [r1], #4
  405b88:	f840 3b04 	str.w	r3, [r0], #4
  405b8c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b90:	f840 3b04 	str.w	r3, [r0], #4
  405b94:	f851 3b04 	ldr.w	r3, [r1], #4
  405b98:	f840 3b04 	str.w	r3, [r0], #4
  405b9c:	3a10      	subs	r2, #16
  405b9e:	d2ed      	bcs.n	405b7c <memcpy+0x98>
  405ba0:	320c      	adds	r2, #12
  405ba2:	d305      	bcc.n	405bb0 <memcpy+0xcc>
  405ba4:	f851 3b04 	ldr.w	r3, [r1], #4
  405ba8:	f840 3b04 	str.w	r3, [r0], #4
  405bac:	3a04      	subs	r2, #4
  405bae:	d2f9      	bcs.n	405ba4 <memcpy+0xc0>
  405bb0:	3204      	adds	r2, #4
  405bb2:	d008      	beq.n	405bc6 <memcpy+0xe2>
  405bb4:	07d2      	lsls	r2, r2, #31
  405bb6:	bf1c      	itt	ne
  405bb8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405bbc:	f800 3b01 	strbne.w	r3, [r0], #1
  405bc0:	d301      	bcc.n	405bc6 <memcpy+0xe2>
  405bc2:	880b      	ldrh	r3, [r1, #0]
  405bc4:	8003      	strh	r3, [r0, #0]
  405bc6:	4660      	mov	r0, ip
  405bc8:	4770      	bx	lr
  405bca:	bf00      	nop
  405bcc:	2a08      	cmp	r2, #8
  405bce:	d313      	bcc.n	405bf8 <memcpy+0x114>
  405bd0:	078b      	lsls	r3, r1, #30
  405bd2:	d08d      	beq.n	405af0 <memcpy+0xc>
  405bd4:	f010 0303 	ands.w	r3, r0, #3
  405bd8:	d08a      	beq.n	405af0 <memcpy+0xc>
  405bda:	f1c3 0304 	rsb	r3, r3, #4
  405bde:	1ad2      	subs	r2, r2, r3
  405be0:	07db      	lsls	r3, r3, #31
  405be2:	bf1c      	itt	ne
  405be4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405be8:	f800 3b01 	strbne.w	r3, [r0], #1
  405bec:	d380      	bcc.n	405af0 <memcpy+0xc>
  405bee:	f831 3b02 	ldrh.w	r3, [r1], #2
  405bf2:	f820 3b02 	strh.w	r3, [r0], #2
  405bf6:	e77b      	b.n	405af0 <memcpy+0xc>
  405bf8:	3a04      	subs	r2, #4
  405bfa:	d3d9      	bcc.n	405bb0 <memcpy+0xcc>
  405bfc:	3a01      	subs	r2, #1
  405bfe:	f811 3b01 	ldrb.w	r3, [r1], #1
  405c02:	f800 3b01 	strb.w	r3, [r0], #1
  405c06:	d2f9      	bcs.n	405bfc <memcpy+0x118>
  405c08:	780b      	ldrb	r3, [r1, #0]
  405c0a:	7003      	strb	r3, [r0, #0]
  405c0c:	784b      	ldrb	r3, [r1, #1]
  405c0e:	7043      	strb	r3, [r0, #1]
  405c10:	788b      	ldrb	r3, [r1, #2]
  405c12:	7083      	strb	r3, [r0, #2]
  405c14:	4660      	mov	r0, ip
  405c16:	4770      	bx	lr

00405c18 <memset>:
  405c18:	b470      	push	{r4, r5, r6}
  405c1a:	0784      	lsls	r4, r0, #30
  405c1c:	d046      	beq.n	405cac <memset+0x94>
  405c1e:	1e54      	subs	r4, r2, #1
  405c20:	2a00      	cmp	r2, #0
  405c22:	d041      	beq.n	405ca8 <memset+0x90>
  405c24:	b2cd      	uxtb	r5, r1
  405c26:	4603      	mov	r3, r0
  405c28:	e002      	b.n	405c30 <memset+0x18>
  405c2a:	1e62      	subs	r2, r4, #1
  405c2c:	b3e4      	cbz	r4, 405ca8 <memset+0x90>
  405c2e:	4614      	mov	r4, r2
  405c30:	f803 5b01 	strb.w	r5, [r3], #1
  405c34:	079a      	lsls	r2, r3, #30
  405c36:	d1f8      	bne.n	405c2a <memset+0x12>
  405c38:	2c03      	cmp	r4, #3
  405c3a:	d92e      	bls.n	405c9a <memset+0x82>
  405c3c:	b2cd      	uxtb	r5, r1
  405c3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405c42:	2c0f      	cmp	r4, #15
  405c44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  405c48:	d919      	bls.n	405c7e <memset+0x66>
  405c4a:	f103 0210 	add.w	r2, r3, #16
  405c4e:	4626      	mov	r6, r4
  405c50:	3e10      	subs	r6, #16
  405c52:	2e0f      	cmp	r6, #15
  405c54:	f842 5c10 	str.w	r5, [r2, #-16]
  405c58:	f842 5c0c 	str.w	r5, [r2, #-12]
  405c5c:	f842 5c08 	str.w	r5, [r2, #-8]
  405c60:	f842 5c04 	str.w	r5, [r2, #-4]
  405c64:	f102 0210 	add.w	r2, r2, #16
  405c68:	d8f2      	bhi.n	405c50 <memset+0x38>
  405c6a:	f1a4 0210 	sub.w	r2, r4, #16
  405c6e:	f022 020f 	bic.w	r2, r2, #15
  405c72:	f004 040f 	and.w	r4, r4, #15
  405c76:	3210      	adds	r2, #16
  405c78:	2c03      	cmp	r4, #3
  405c7a:	4413      	add	r3, r2
  405c7c:	d90d      	bls.n	405c9a <memset+0x82>
  405c7e:	461e      	mov	r6, r3
  405c80:	4622      	mov	r2, r4
  405c82:	3a04      	subs	r2, #4
  405c84:	2a03      	cmp	r2, #3
  405c86:	f846 5b04 	str.w	r5, [r6], #4
  405c8a:	d8fa      	bhi.n	405c82 <memset+0x6a>
  405c8c:	1f22      	subs	r2, r4, #4
  405c8e:	f022 0203 	bic.w	r2, r2, #3
  405c92:	3204      	adds	r2, #4
  405c94:	4413      	add	r3, r2
  405c96:	f004 0403 	and.w	r4, r4, #3
  405c9a:	b12c      	cbz	r4, 405ca8 <memset+0x90>
  405c9c:	b2c9      	uxtb	r1, r1
  405c9e:	441c      	add	r4, r3
  405ca0:	f803 1b01 	strb.w	r1, [r3], #1
  405ca4:	42a3      	cmp	r3, r4
  405ca6:	d1fb      	bne.n	405ca0 <memset+0x88>
  405ca8:	bc70      	pop	{r4, r5, r6}
  405caa:	4770      	bx	lr
  405cac:	4614      	mov	r4, r2
  405cae:	4603      	mov	r3, r0
  405cb0:	e7c2      	b.n	405c38 <memset+0x20>
  405cb2:	bf00      	nop

00405cb4 <setbuf>:
  405cb4:	2900      	cmp	r1, #0
  405cb6:	bf0c      	ite	eq
  405cb8:	2202      	moveq	r2, #2
  405cba:	2200      	movne	r2, #0
  405cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405cc0:	f000 b800 	b.w	405cc4 <setvbuf>

00405cc4 <setvbuf>:
  405cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cc8:	4c3a      	ldr	r4, [pc, #232]	; (405db4 <setvbuf+0xf0>)
  405cca:	6826      	ldr	r6, [r4, #0]
  405ccc:	460d      	mov	r5, r1
  405cce:	4604      	mov	r4, r0
  405cd0:	4690      	mov	r8, r2
  405cd2:	461f      	mov	r7, r3
  405cd4:	b116      	cbz	r6, 405cdc <setvbuf+0x18>
  405cd6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  405cd8:	2b00      	cmp	r3, #0
  405cda:	d03c      	beq.n	405d56 <setvbuf+0x92>
  405cdc:	f1b8 0f02 	cmp.w	r8, #2
  405ce0:	d82f      	bhi.n	405d42 <setvbuf+0x7e>
  405ce2:	2f00      	cmp	r7, #0
  405ce4:	db2d      	blt.n	405d42 <setvbuf+0x7e>
  405ce6:	4621      	mov	r1, r4
  405ce8:	4630      	mov	r0, r6
  405cea:	f000 f955 	bl	405f98 <_fflush_r>
  405cee:	89a1      	ldrh	r1, [r4, #12]
  405cf0:	2300      	movs	r3, #0
  405cf2:	6063      	str	r3, [r4, #4]
  405cf4:	61a3      	str	r3, [r4, #24]
  405cf6:	060b      	lsls	r3, r1, #24
  405cf8:	d427      	bmi.n	405d4a <setvbuf+0x86>
  405cfa:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  405cfe:	b289      	uxth	r1, r1
  405d00:	f1b8 0f02 	cmp.w	r8, #2
  405d04:	81a1      	strh	r1, [r4, #12]
  405d06:	d02a      	beq.n	405d5e <setvbuf+0x9a>
  405d08:	2d00      	cmp	r5, #0
  405d0a:	d036      	beq.n	405d7a <setvbuf+0xb6>
  405d0c:	f1b8 0f01 	cmp.w	r8, #1
  405d10:	d011      	beq.n	405d36 <setvbuf+0x72>
  405d12:	b289      	uxth	r1, r1
  405d14:	f001 0008 	and.w	r0, r1, #8
  405d18:	4b27      	ldr	r3, [pc, #156]	; (405db8 <setvbuf+0xf4>)
  405d1a:	63f3      	str	r3, [r6, #60]	; 0x3c
  405d1c:	b280      	uxth	r0, r0
  405d1e:	6025      	str	r5, [r4, #0]
  405d20:	6125      	str	r5, [r4, #16]
  405d22:	6167      	str	r7, [r4, #20]
  405d24:	b178      	cbz	r0, 405d46 <setvbuf+0x82>
  405d26:	f011 0f03 	tst.w	r1, #3
  405d2a:	bf18      	it	ne
  405d2c:	2700      	movne	r7, #0
  405d2e:	60a7      	str	r7, [r4, #8]
  405d30:	2000      	movs	r0, #0
  405d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d36:	f041 0101 	orr.w	r1, r1, #1
  405d3a:	427b      	negs	r3, r7
  405d3c:	81a1      	strh	r1, [r4, #12]
  405d3e:	61a3      	str	r3, [r4, #24]
  405d40:	e7e7      	b.n	405d12 <setvbuf+0x4e>
  405d42:	f04f 30ff 	mov.w	r0, #4294967295
  405d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d4a:	6921      	ldr	r1, [r4, #16]
  405d4c:	4630      	mov	r0, r6
  405d4e:	f000 fa25 	bl	40619c <_free_r>
  405d52:	89a1      	ldrh	r1, [r4, #12]
  405d54:	e7d1      	b.n	405cfa <setvbuf+0x36>
  405d56:	4630      	mov	r0, r6
  405d58:	f000 f9b2 	bl	4060c0 <__sinit>
  405d5c:	e7be      	b.n	405cdc <setvbuf+0x18>
  405d5e:	2000      	movs	r0, #0
  405d60:	f104 0343 	add.w	r3, r4, #67	; 0x43
  405d64:	f041 0102 	orr.w	r1, r1, #2
  405d68:	2500      	movs	r5, #0
  405d6a:	2201      	movs	r2, #1
  405d6c:	81a1      	strh	r1, [r4, #12]
  405d6e:	60a5      	str	r5, [r4, #8]
  405d70:	6023      	str	r3, [r4, #0]
  405d72:	6123      	str	r3, [r4, #16]
  405d74:	6162      	str	r2, [r4, #20]
  405d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d7a:	2f00      	cmp	r7, #0
  405d7c:	bf08      	it	eq
  405d7e:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  405d82:	4638      	mov	r0, r7
  405d84:	f000 fb0c 	bl	4063a0 <malloc>
  405d88:	4605      	mov	r5, r0
  405d8a:	b128      	cbz	r0, 405d98 <setvbuf+0xd4>
  405d8c:	89a1      	ldrh	r1, [r4, #12]
  405d8e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  405d92:	b289      	uxth	r1, r1
  405d94:	81a1      	strh	r1, [r4, #12]
  405d96:	e7b9      	b.n	405d0c <setvbuf+0x48>
  405d98:	f44f 6080 	mov.w	r0, #1024	; 0x400
  405d9c:	f000 fb00 	bl	4063a0 <malloc>
  405da0:	4605      	mov	r5, r0
  405da2:	b918      	cbnz	r0, 405dac <setvbuf+0xe8>
  405da4:	89a1      	ldrh	r1, [r4, #12]
  405da6:	f04f 30ff 	mov.w	r0, #4294967295
  405daa:	e7d9      	b.n	405d60 <setvbuf+0x9c>
  405dac:	f44f 6780 	mov.w	r7, #1024	; 0x400
  405db0:	e7ec      	b.n	405d8c <setvbuf+0xc8>
  405db2:	bf00      	nop
  405db4:	20000478 	.word	0x20000478
  405db8:	00405fc5 	.word	0x00405fc5

00405dbc <strncpy>:
  405dbc:	ea40 0301 	orr.w	r3, r0, r1
  405dc0:	079b      	lsls	r3, r3, #30
  405dc2:	b470      	push	{r4, r5, r6}
  405dc4:	d12b      	bne.n	405e1e <strncpy+0x62>
  405dc6:	2a03      	cmp	r2, #3
  405dc8:	d929      	bls.n	405e1e <strncpy+0x62>
  405dca:	460c      	mov	r4, r1
  405dcc:	4603      	mov	r3, r0
  405dce:	4621      	mov	r1, r4
  405dd0:	f854 6b04 	ldr.w	r6, [r4], #4
  405dd4:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  405dd8:	ea25 0506 	bic.w	r5, r5, r6
  405ddc:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  405de0:	d105      	bne.n	405dee <strncpy+0x32>
  405de2:	3a04      	subs	r2, #4
  405de4:	2a03      	cmp	r2, #3
  405de6:	f843 6b04 	str.w	r6, [r3], #4
  405dea:	4621      	mov	r1, r4
  405dec:	d8ef      	bhi.n	405dce <strncpy+0x12>
  405dee:	b1a2      	cbz	r2, 405e1a <strncpy+0x5e>
  405df0:	780c      	ldrb	r4, [r1, #0]
  405df2:	701c      	strb	r4, [r3, #0]
  405df4:	3a01      	subs	r2, #1
  405df6:	3301      	adds	r3, #1
  405df8:	3101      	adds	r1, #1
  405dfa:	b13c      	cbz	r4, 405e0c <strncpy+0x50>
  405dfc:	b16a      	cbz	r2, 405e1a <strncpy+0x5e>
  405dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405e02:	f803 4b01 	strb.w	r4, [r3], #1
  405e06:	3a01      	subs	r2, #1
  405e08:	2c00      	cmp	r4, #0
  405e0a:	d1f7      	bne.n	405dfc <strncpy+0x40>
  405e0c:	b12a      	cbz	r2, 405e1a <strncpy+0x5e>
  405e0e:	441a      	add	r2, r3
  405e10:	2100      	movs	r1, #0
  405e12:	f803 1b01 	strb.w	r1, [r3], #1
  405e16:	4293      	cmp	r3, r2
  405e18:	d1fb      	bne.n	405e12 <strncpy+0x56>
  405e1a:	bc70      	pop	{r4, r5, r6}
  405e1c:	4770      	bx	lr
  405e1e:	4603      	mov	r3, r0
  405e20:	e7e5      	b.n	405dee <strncpy+0x32>
  405e22:	bf00      	nop

00405e24 <register_fini>:
  405e24:	4b02      	ldr	r3, [pc, #8]	; (405e30 <register_fini+0xc>)
  405e26:	b113      	cbz	r3, 405e2e <register_fini+0xa>
  405e28:	4802      	ldr	r0, [pc, #8]	; (405e34 <register_fini+0x10>)
  405e2a:	f000 b805 	b.w	405e38 <atexit>
  405e2e:	4770      	bx	lr
  405e30:	00000000 	.word	0x00000000
  405e34:	004060d5 	.word	0x004060d5

00405e38 <atexit>:
  405e38:	4601      	mov	r1, r0
  405e3a:	2000      	movs	r0, #0
  405e3c:	4602      	mov	r2, r0
  405e3e:	4603      	mov	r3, r0
  405e40:	f000 bdb4 	b.w	4069ac <__register_exitproc>

00405e44 <__sflush_r>:
  405e44:	898b      	ldrh	r3, [r1, #12]
  405e46:	b29a      	uxth	r2, r3
  405e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e4c:	460d      	mov	r5, r1
  405e4e:	0711      	lsls	r1, r2, #28
  405e50:	4680      	mov	r8, r0
  405e52:	d43c      	bmi.n	405ece <__sflush_r+0x8a>
  405e54:	686a      	ldr	r2, [r5, #4]
  405e56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405e5a:	2a00      	cmp	r2, #0
  405e5c:	81ab      	strh	r3, [r5, #12]
  405e5e:	dd65      	ble.n	405f2c <__sflush_r+0xe8>
  405e60:	6aae      	ldr	r6, [r5, #40]	; 0x28
  405e62:	2e00      	cmp	r6, #0
  405e64:	d04b      	beq.n	405efe <__sflush_r+0xba>
  405e66:	b29b      	uxth	r3, r3
  405e68:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  405e6c:	2100      	movs	r1, #0
  405e6e:	b292      	uxth	r2, r2
  405e70:	f8d8 4000 	ldr.w	r4, [r8]
  405e74:	f8c8 1000 	str.w	r1, [r8]
  405e78:	2a00      	cmp	r2, #0
  405e7a:	d05b      	beq.n	405f34 <__sflush_r+0xf0>
  405e7c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405e7e:	075f      	lsls	r7, r3, #29
  405e80:	d505      	bpl.n	405e8e <__sflush_r+0x4a>
  405e82:	6869      	ldr	r1, [r5, #4]
  405e84:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405e86:	1a52      	subs	r2, r2, r1
  405e88:	b10b      	cbz	r3, 405e8e <__sflush_r+0x4a>
  405e8a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405e8c:	1ad2      	subs	r2, r2, r3
  405e8e:	4640      	mov	r0, r8
  405e90:	69e9      	ldr	r1, [r5, #28]
  405e92:	2300      	movs	r3, #0
  405e94:	47b0      	blx	r6
  405e96:	1c46      	adds	r6, r0, #1
  405e98:	d056      	beq.n	405f48 <__sflush_r+0x104>
  405e9a:	89ab      	ldrh	r3, [r5, #12]
  405e9c:	692a      	ldr	r2, [r5, #16]
  405e9e:	602a      	str	r2, [r5, #0]
  405ea0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405ea4:	b29b      	uxth	r3, r3
  405ea6:	2200      	movs	r2, #0
  405ea8:	606a      	str	r2, [r5, #4]
  405eaa:	04da      	lsls	r2, r3, #19
  405eac:	81ab      	strh	r3, [r5, #12]
  405eae:	d43b      	bmi.n	405f28 <__sflush_r+0xe4>
  405eb0:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405eb2:	f8c8 4000 	str.w	r4, [r8]
  405eb6:	b311      	cbz	r1, 405efe <__sflush_r+0xba>
  405eb8:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405ebc:	4299      	cmp	r1, r3
  405ebe:	d002      	beq.n	405ec6 <__sflush_r+0x82>
  405ec0:	4640      	mov	r0, r8
  405ec2:	f000 f96b 	bl	40619c <_free_r>
  405ec6:	2000      	movs	r0, #0
  405ec8:	6328      	str	r0, [r5, #48]	; 0x30
  405eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ece:	692e      	ldr	r6, [r5, #16]
  405ed0:	b1ae      	cbz	r6, 405efe <__sflush_r+0xba>
  405ed2:	682c      	ldr	r4, [r5, #0]
  405ed4:	602e      	str	r6, [r5, #0]
  405ed6:	0791      	lsls	r1, r2, #30
  405ed8:	bf0c      	ite	eq
  405eda:	696b      	ldreq	r3, [r5, #20]
  405edc:	2300      	movne	r3, #0
  405ede:	1ba4      	subs	r4, r4, r6
  405ee0:	60ab      	str	r3, [r5, #8]
  405ee2:	e00a      	b.n	405efa <__sflush_r+0xb6>
  405ee4:	4632      	mov	r2, r6
  405ee6:	4623      	mov	r3, r4
  405ee8:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405eea:	69e9      	ldr	r1, [r5, #28]
  405eec:	4640      	mov	r0, r8
  405eee:	47b8      	blx	r7
  405ef0:	2800      	cmp	r0, #0
  405ef2:	eba4 0400 	sub.w	r4, r4, r0
  405ef6:	4406      	add	r6, r0
  405ef8:	dd04      	ble.n	405f04 <__sflush_r+0xc0>
  405efa:	2c00      	cmp	r4, #0
  405efc:	dcf2      	bgt.n	405ee4 <__sflush_r+0xa0>
  405efe:	2000      	movs	r0, #0
  405f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f04:	89ab      	ldrh	r3, [r5, #12]
  405f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f0a:	81ab      	strh	r3, [r5, #12]
  405f0c:	f04f 30ff 	mov.w	r0, #4294967295
  405f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f14:	89ab      	ldrh	r3, [r5, #12]
  405f16:	692a      	ldr	r2, [r5, #16]
  405f18:	6069      	str	r1, [r5, #4]
  405f1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405f1e:	b29b      	uxth	r3, r3
  405f20:	81ab      	strh	r3, [r5, #12]
  405f22:	04db      	lsls	r3, r3, #19
  405f24:	602a      	str	r2, [r5, #0]
  405f26:	d5c3      	bpl.n	405eb0 <__sflush_r+0x6c>
  405f28:	6528      	str	r0, [r5, #80]	; 0x50
  405f2a:	e7c1      	b.n	405eb0 <__sflush_r+0x6c>
  405f2c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405f2e:	2a00      	cmp	r2, #0
  405f30:	dc96      	bgt.n	405e60 <__sflush_r+0x1c>
  405f32:	e7e4      	b.n	405efe <__sflush_r+0xba>
  405f34:	2301      	movs	r3, #1
  405f36:	4640      	mov	r0, r8
  405f38:	69e9      	ldr	r1, [r5, #28]
  405f3a:	47b0      	blx	r6
  405f3c:	1c43      	adds	r3, r0, #1
  405f3e:	4602      	mov	r2, r0
  405f40:	d019      	beq.n	405f76 <__sflush_r+0x132>
  405f42:	89ab      	ldrh	r3, [r5, #12]
  405f44:	6aae      	ldr	r6, [r5, #40]	; 0x28
  405f46:	e79a      	b.n	405e7e <__sflush_r+0x3a>
  405f48:	f8d8 1000 	ldr.w	r1, [r8]
  405f4c:	2900      	cmp	r1, #0
  405f4e:	d0e1      	beq.n	405f14 <__sflush_r+0xd0>
  405f50:	291d      	cmp	r1, #29
  405f52:	d007      	beq.n	405f64 <__sflush_r+0x120>
  405f54:	2916      	cmp	r1, #22
  405f56:	d005      	beq.n	405f64 <__sflush_r+0x120>
  405f58:	89ab      	ldrh	r3, [r5, #12]
  405f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f5e:	81ab      	strh	r3, [r5, #12]
  405f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f64:	89ab      	ldrh	r3, [r5, #12]
  405f66:	692a      	ldr	r2, [r5, #16]
  405f68:	602a      	str	r2, [r5, #0]
  405f6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405f6e:	2200      	movs	r2, #0
  405f70:	81ab      	strh	r3, [r5, #12]
  405f72:	606a      	str	r2, [r5, #4]
  405f74:	e79c      	b.n	405eb0 <__sflush_r+0x6c>
  405f76:	f8d8 3000 	ldr.w	r3, [r8]
  405f7a:	2b00      	cmp	r3, #0
  405f7c:	d0e1      	beq.n	405f42 <__sflush_r+0xfe>
  405f7e:	2b1d      	cmp	r3, #29
  405f80:	d007      	beq.n	405f92 <__sflush_r+0x14e>
  405f82:	2b16      	cmp	r3, #22
  405f84:	d005      	beq.n	405f92 <__sflush_r+0x14e>
  405f86:	89ab      	ldrh	r3, [r5, #12]
  405f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f8c:	81ab      	strh	r3, [r5, #12]
  405f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f92:	f8c8 4000 	str.w	r4, [r8]
  405f96:	e7b2      	b.n	405efe <__sflush_r+0xba>

00405f98 <_fflush_r>:
  405f98:	b510      	push	{r4, lr}
  405f9a:	4604      	mov	r4, r0
  405f9c:	b082      	sub	sp, #8
  405f9e:	b108      	cbz	r0, 405fa4 <_fflush_r+0xc>
  405fa0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405fa2:	b153      	cbz	r3, 405fba <_fflush_r+0x22>
  405fa4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405fa8:	b908      	cbnz	r0, 405fae <_fflush_r+0x16>
  405faa:	b002      	add	sp, #8
  405fac:	bd10      	pop	{r4, pc}
  405fae:	4620      	mov	r0, r4
  405fb0:	b002      	add	sp, #8
  405fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405fb6:	f7ff bf45 	b.w	405e44 <__sflush_r>
  405fba:	9101      	str	r1, [sp, #4]
  405fbc:	f000 f880 	bl	4060c0 <__sinit>
  405fc0:	9901      	ldr	r1, [sp, #4]
  405fc2:	e7ef      	b.n	405fa4 <_fflush_r+0xc>

00405fc4 <_cleanup_r>:
  405fc4:	4901      	ldr	r1, [pc, #4]	; (405fcc <_cleanup_r+0x8>)
  405fc6:	f000 b9c1 	b.w	40634c <_fwalk_reent>
  405fca:	bf00      	nop
  405fcc:	00406a75 	.word	0x00406a75

00405fd0 <__sinit.part.1>:
  405fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fd4:	4b35      	ldr	r3, [pc, #212]	; (4060ac <__sinit.part.1+0xdc>)
  405fd6:	6845      	ldr	r5, [r0, #4]
  405fd8:	63c3      	str	r3, [r0, #60]	; 0x3c
  405fda:	2400      	movs	r4, #0
  405fdc:	4607      	mov	r7, r0
  405fde:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  405fe2:	2304      	movs	r3, #4
  405fe4:	2103      	movs	r1, #3
  405fe6:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  405fea:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  405fee:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405ff2:	b083      	sub	sp, #12
  405ff4:	602c      	str	r4, [r5, #0]
  405ff6:	606c      	str	r4, [r5, #4]
  405ff8:	60ac      	str	r4, [r5, #8]
  405ffa:	666c      	str	r4, [r5, #100]	; 0x64
  405ffc:	81ec      	strh	r4, [r5, #14]
  405ffe:	612c      	str	r4, [r5, #16]
  406000:	616c      	str	r4, [r5, #20]
  406002:	61ac      	str	r4, [r5, #24]
  406004:	81ab      	strh	r3, [r5, #12]
  406006:	4621      	mov	r1, r4
  406008:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40600c:	2208      	movs	r2, #8
  40600e:	f7ff fe03 	bl	405c18 <memset>
  406012:	68be      	ldr	r6, [r7, #8]
  406014:	f8df b098 	ldr.w	fp, [pc, #152]	; 4060b0 <__sinit.part.1+0xe0>
  406018:	f8df a098 	ldr.w	sl, [pc, #152]	; 4060b4 <__sinit.part.1+0xe4>
  40601c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4060b8 <__sinit.part.1+0xe8>
  406020:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4060bc <__sinit.part.1+0xec>
  406024:	f8c5 b020 	str.w	fp, [r5, #32]
  406028:	2301      	movs	r3, #1
  40602a:	2209      	movs	r2, #9
  40602c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406030:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406034:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406038:	61ed      	str	r5, [r5, #28]
  40603a:	4621      	mov	r1, r4
  40603c:	81f3      	strh	r3, [r6, #14]
  40603e:	81b2      	strh	r2, [r6, #12]
  406040:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  406044:	6034      	str	r4, [r6, #0]
  406046:	6074      	str	r4, [r6, #4]
  406048:	60b4      	str	r4, [r6, #8]
  40604a:	6674      	str	r4, [r6, #100]	; 0x64
  40604c:	6134      	str	r4, [r6, #16]
  40604e:	6174      	str	r4, [r6, #20]
  406050:	61b4      	str	r4, [r6, #24]
  406052:	2208      	movs	r2, #8
  406054:	9301      	str	r3, [sp, #4]
  406056:	f7ff fddf 	bl	405c18 <memset>
  40605a:	68fd      	ldr	r5, [r7, #12]
  40605c:	61f6      	str	r6, [r6, #28]
  40605e:	2012      	movs	r0, #18
  406060:	2202      	movs	r2, #2
  406062:	f8c6 b020 	str.w	fp, [r6, #32]
  406066:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40606a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40606e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  406072:	4621      	mov	r1, r4
  406074:	81a8      	strh	r0, [r5, #12]
  406076:	81ea      	strh	r2, [r5, #14]
  406078:	602c      	str	r4, [r5, #0]
  40607a:	606c      	str	r4, [r5, #4]
  40607c:	60ac      	str	r4, [r5, #8]
  40607e:	666c      	str	r4, [r5, #100]	; 0x64
  406080:	612c      	str	r4, [r5, #16]
  406082:	616c      	str	r4, [r5, #20]
  406084:	61ac      	str	r4, [r5, #24]
  406086:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40608a:	2208      	movs	r2, #8
  40608c:	f7ff fdc4 	bl	405c18 <memset>
  406090:	9b01      	ldr	r3, [sp, #4]
  406092:	61ed      	str	r5, [r5, #28]
  406094:	f8c5 b020 	str.w	fp, [r5, #32]
  406098:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40609c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4060a0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4060a4:	63bb      	str	r3, [r7, #56]	; 0x38
  4060a6:	b003      	add	sp, #12
  4060a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060ac:	00405fc5 	.word	0x00405fc5
  4060b0:	00406901 	.word	0x00406901
  4060b4:	00406925 	.word	0x00406925
  4060b8:	0040695d 	.word	0x0040695d
  4060bc:	0040697d 	.word	0x0040697d

004060c0 <__sinit>:
  4060c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4060c2:	b103      	cbz	r3, 4060c6 <__sinit+0x6>
  4060c4:	4770      	bx	lr
  4060c6:	f7ff bf83 	b.w	405fd0 <__sinit.part.1>
  4060ca:	bf00      	nop

004060cc <__sfp_lock_acquire>:
  4060cc:	4770      	bx	lr
  4060ce:	bf00      	nop

004060d0 <__sfp_lock_release>:
  4060d0:	4770      	bx	lr
  4060d2:	bf00      	nop

004060d4 <__libc_fini_array>:
  4060d4:	b538      	push	{r3, r4, r5, lr}
  4060d6:	4b08      	ldr	r3, [pc, #32]	; (4060f8 <__libc_fini_array+0x24>)
  4060d8:	4d08      	ldr	r5, [pc, #32]	; (4060fc <__libc_fini_array+0x28>)
  4060da:	1aed      	subs	r5, r5, r3
  4060dc:	10ac      	asrs	r4, r5, #2
  4060de:	bf18      	it	ne
  4060e0:	18ed      	addne	r5, r5, r3
  4060e2:	d005      	beq.n	4060f0 <__libc_fini_array+0x1c>
  4060e4:	3c01      	subs	r4, #1
  4060e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4060ea:	4798      	blx	r3
  4060ec:	2c00      	cmp	r4, #0
  4060ee:	d1f9      	bne.n	4060e4 <__libc_fini_array+0x10>
  4060f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060f4:	f000 bda0 	b.w	406c38 <_fini>
  4060f8:	00406c44 	.word	0x00406c44
  4060fc:	00406c48 	.word	0x00406c48

00406100 <_malloc_trim_r>:
  406100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406102:	4f23      	ldr	r7, [pc, #140]	; (406190 <_malloc_trim_r+0x90>)
  406104:	460c      	mov	r4, r1
  406106:	4606      	mov	r6, r0
  406108:	f000 fbe4 	bl	4068d4 <__malloc_lock>
  40610c:	68bb      	ldr	r3, [r7, #8]
  40610e:	685d      	ldr	r5, [r3, #4]
  406110:	f025 0503 	bic.w	r5, r5, #3
  406114:	1b29      	subs	r1, r5, r4
  406116:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40611a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40611e:	f021 010f 	bic.w	r1, r1, #15
  406122:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406126:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40612a:	db07      	blt.n	40613c <_malloc_trim_r+0x3c>
  40612c:	4630      	mov	r0, r6
  40612e:	2100      	movs	r1, #0
  406130:	f000 fbd4 	bl	4068dc <_sbrk_r>
  406134:	68bb      	ldr	r3, [r7, #8]
  406136:	442b      	add	r3, r5
  406138:	4298      	cmp	r0, r3
  40613a:	d004      	beq.n	406146 <_malloc_trim_r+0x46>
  40613c:	4630      	mov	r0, r6
  40613e:	f000 fbcb 	bl	4068d8 <__malloc_unlock>
  406142:	2000      	movs	r0, #0
  406144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406146:	4630      	mov	r0, r6
  406148:	4261      	negs	r1, r4
  40614a:	f000 fbc7 	bl	4068dc <_sbrk_r>
  40614e:	3001      	adds	r0, #1
  406150:	d00d      	beq.n	40616e <_malloc_trim_r+0x6e>
  406152:	4b10      	ldr	r3, [pc, #64]	; (406194 <_malloc_trim_r+0x94>)
  406154:	68ba      	ldr	r2, [r7, #8]
  406156:	6819      	ldr	r1, [r3, #0]
  406158:	1b2d      	subs	r5, r5, r4
  40615a:	f045 0501 	orr.w	r5, r5, #1
  40615e:	4630      	mov	r0, r6
  406160:	1b09      	subs	r1, r1, r4
  406162:	6055      	str	r5, [r2, #4]
  406164:	6019      	str	r1, [r3, #0]
  406166:	f000 fbb7 	bl	4068d8 <__malloc_unlock>
  40616a:	2001      	movs	r0, #1
  40616c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40616e:	4630      	mov	r0, r6
  406170:	2100      	movs	r1, #0
  406172:	f000 fbb3 	bl	4068dc <_sbrk_r>
  406176:	68ba      	ldr	r2, [r7, #8]
  406178:	1a83      	subs	r3, r0, r2
  40617a:	2b0f      	cmp	r3, #15
  40617c:	ddde      	ble.n	40613c <_malloc_trim_r+0x3c>
  40617e:	4c06      	ldr	r4, [pc, #24]	; (406198 <_malloc_trim_r+0x98>)
  406180:	4904      	ldr	r1, [pc, #16]	; (406194 <_malloc_trim_r+0x94>)
  406182:	6824      	ldr	r4, [r4, #0]
  406184:	f043 0301 	orr.w	r3, r3, #1
  406188:	1b00      	subs	r0, r0, r4
  40618a:	6053      	str	r3, [r2, #4]
  40618c:	6008      	str	r0, [r1, #0]
  40618e:	e7d5      	b.n	40613c <_malloc_trim_r+0x3c>
  406190:	2000047c 	.word	0x2000047c
  406194:	2000ab18 	.word	0x2000ab18
  406198:	20000888 	.word	0x20000888

0040619c <_free_r>:
  40619c:	2900      	cmp	r1, #0
  40619e:	d04e      	beq.n	40623e <_free_r+0xa2>
  4061a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061a4:	460c      	mov	r4, r1
  4061a6:	4680      	mov	r8, r0
  4061a8:	f000 fb94 	bl	4068d4 <__malloc_lock>
  4061ac:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4061b0:	4962      	ldr	r1, [pc, #392]	; (40633c <_free_r+0x1a0>)
  4061b2:	f027 0201 	bic.w	r2, r7, #1
  4061b6:	f1a4 0508 	sub.w	r5, r4, #8
  4061ba:	18ab      	adds	r3, r5, r2
  4061bc:	688e      	ldr	r6, [r1, #8]
  4061be:	6858      	ldr	r0, [r3, #4]
  4061c0:	429e      	cmp	r6, r3
  4061c2:	f020 0003 	bic.w	r0, r0, #3
  4061c6:	d05a      	beq.n	40627e <_free_r+0xe2>
  4061c8:	07fe      	lsls	r6, r7, #31
  4061ca:	6058      	str	r0, [r3, #4]
  4061cc:	d40b      	bmi.n	4061e6 <_free_r+0x4a>
  4061ce:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4061d2:	1bed      	subs	r5, r5, r7
  4061d4:	f101 0e08 	add.w	lr, r1, #8
  4061d8:	68ac      	ldr	r4, [r5, #8]
  4061da:	4574      	cmp	r4, lr
  4061dc:	443a      	add	r2, r7
  4061de:	d067      	beq.n	4062b0 <_free_r+0x114>
  4061e0:	68ef      	ldr	r7, [r5, #12]
  4061e2:	60e7      	str	r7, [r4, #12]
  4061e4:	60bc      	str	r4, [r7, #8]
  4061e6:	181c      	adds	r4, r3, r0
  4061e8:	6864      	ldr	r4, [r4, #4]
  4061ea:	07e4      	lsls	r4, r4, #31
  4061ec:	d40c      	bmi.n	406208 <_free_r+0x6c>
  4061ee:	4f54      	ldr	r7, [pc, #336]	; (406340 <_free_r+0x1a4>)
  4061f0:	689c      	ldr	r4, [r3, #8]
  4061f2:	42bc      	cmp	r4, r7
  4061f4:	4402      	add	r2, r0
  4061f6:	d07c      	beq.n	4062f2 <_free_r+0x156>
  4061f8:	68d8      	ldr	r0, [r3, #12]
  4061fa:	60e0      	str	r0, [r4, #12]
  4061fc:	f042 0301 	orr.w	r3, r2, #1
  406200:	6084      	str	r4, [r0, #8]
  406202:	606b      	str	r3, [r5, #4]
  406204:	50aa      	str	r2, [r5, r2]
  406206:	e003      	b.n	406210 <_free_r+0x74>
  406208:	f042 0301 	orr.w	r3, r2, #1
  40620c:	606b      	str	r3, [r5, #4]
  40620e:	50aa      	str	r2, [r5, r2]
  406210:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406214:	d214      	bcs.n	406240 <_free_r+0xa4>
  406216:	08d2      	lsrs	r2, r2, #3
  406218:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40621c:	6848      	ldr	r0, [r1, #4]
  40621e:	689f      	ldr	r7, [r3, #8]
  406220:	60af      	str	r7, [r5, #8]
  406222:	1092      	asrs	r2, r2, #2
  406224:	2401      	movs	r4, #1
  406226:	fa04 f202 	lsl.w	r2, r4, r2
  40622a:	4310      	orrs	r0, r2
  40622c:	60eb      	str	r3, [r5, #12]
  40622e:	6048      	str	r0, [r1, #4]
  406230:	609d      	str	r5, [r3, #8]
  406232:	60fd      	str	r5, [r7, #12]
  406234:	4640      	mov	r0, r8
  406236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40623a:	f000 bb4d 	b.w	4068d8 <__malloc_unlock>
  40623e:	4770      	bx	lr
  406240:	0a53      	lsrs	r3, r2, #9
  406242:	2b04      	cmp	r3, #4
  406244:	d847      	bhi.n	4062d6 <_free_r+0x13a>
  406246:	0993      	lsrs	r3, r2, #6
  406248:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40624c:	0060      	lsls	r0, r4, #1
  40624e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  406252:	493a      	ldr	r1, [pc, #232]	; (40633c <_free_r+0x1a0>)
  406254:	6883      	ldr	r3, [r0, #8]
  406256:	4283      	cmp	r3, r0
  406258:	d043      	beq.n	4062e2 <_free_r+0x146>
  40625a:	6859      	ldr	r1, [r3, #4]
  40625c:	f021 0103 	bic.w	r1, r1, #3
  406260:	4291      	cmp	r1, r2
  406262:	d902      	bls.n	40626a <_free_r+0xce>
  406264:	689b      	ldr	r3, [r3, #8]
  406266:	4298      	cmp	r0, r3
  406268:	d1f7      	bne.n	40625a <_free_r+0xbe>
  40626a:	68da      	ldr	r2, [r3, #12]
  40626c:	60ea      	str	r2, [r5, #12]
  40626e:	60ab      	str	r3, [r5, #8]
  406270:	4640      	mov	r0, r8
  406272:	6095      	str	r5, [r2, #8]
  406274:	60dd      	str	r5, [r3, #12]
  406276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40627a:	f000 bb2d 	b.w	4068d8 <__malloc_unlock>
  40627e:	07ff      	lsls	r7, r7, #31
  406280:	4402      	add	r2, r0
  406282:	d407      	bmi.n	406294 <_free_r+0xf8>
  406284:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406288:	1aed      	subs	r5, r5, r3
  40628a:	441a      	add	r2, r3
  40628c:	68a8      	ldr	r0, [r5, #8]
  40628e:	68eb      	ldr	r3, [r5, #12]
  406290:	60c3      	str	r3, [r0, #12]
  406292:	6098      	str	r0, [r3, #8]
  406294:	4b2b      	ldr	r3, [pc, #172]	; (406344 <_free_r+0x1a8>)
  406296:	681b      	ldr	r3, [r3, #0]
  406298:	f042 0001 	orr.w	r0, r2, #1
  40629c:	429a      	cmp	r2, r3
  40629e:	6068      	str	r0, [r5, #4]
  4062a0:	608d      	str	r5, [r1, #8]
  4062a2:	d3c7      	bcc.n	406234 <_free_r+0x98>
  4062a4:	4b28      	ldr	r3, [pc, #160]	; (406348 <_free_r+0x1ac>)
  4062a6:	4640      	mov	r0, r8
  4062a8:	6819      	ldr	r1, [r3, #0]
  4062aa:	f7ff ff29 	bl	406100 <_malloc_trim_r>
  4062ae:	e7c1      	b.n	406234 <_free_r+0x98>
  4062b0:	1819      	adds	r1, r3, r0
  4062b2:	6849      	ldr	r1, [r1, #4]
  4062b4:	07c9      	lsls	r1, r1, #31
  4062b6:	d409      	bmi.n	4062cc <_free_r+0x130>
  4062b8:	68d9      	ldr	r1, [r3, #12]
  4062ba:	689b      	ldr	r3, [r3, #8]
  4062bc:	4402      	add	r2, r0
  4062be:	f042 0001 	orr.w	r0, r2, #1
  4062c2:	60d9      	str	r1, [r3, #12]
  4062c4:	608b      	str	r3, [r1, #8]
  4062c6:	6068      	str	r0, [r5, #4]
  4062c8:	50aa      	str	r2, [r5, r2]
  4062ca:	e7b3      	b.n	406234 <_free_r+0x98>
  4062cc:	f042 0301 	orr.w	r3, r2, #1
  4062d0:	606b      	str	r3, [r5, #4]
  4062d2:	50aa      	str	r2, [r5, r2]
  4062d4:	e7ae      	b.n	406234 <_free_r+0x98>
  4062d6:	2b14      	cmp	r3, #20
  4062d8:	d814      	bhi.n	406304 <_free_r+0x168>
  4062da:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4062de:	0060      	lsls	r0, r4, #1
  4062e0:	e7b5      	b.n	40624e <_free_r+0xb2>
  4062e2:	684a      	ldr	r2, [r1, #4]
  4062e4:	10a4      	asrs	r4, r4, #2
  4062e6:	2001      	movs	r0, #1
  4062e8:	40a0      	lsls	r0, r4
  4062ea:	4302      	orrs	r2, r0
  4062ec:	604a      	str	r2, [r1, #4]
  4062ee:	461a      	mov	r2, r3
  4062f0:	e7bc      	b.n	40626c <_free_r+0xd0>
  4062f2:	f042 0301 	orr.w	r3, r2, #1
  4062f6:	614d      	str	r5, [r1, #20]
  4062f8:	610d      	str	r5, [r1, #16]
  4062fa:	60ec      	str	r4, [r5, #12]
  4062fc:	60ac      	str	r4, [r5, #8]
  4062fe:	606b      	str	r3, [r5, #4]
  406300:	50aa      	str	r2, [r5, r2]
  406302:	e797      	b.n	406234 <_free_r+0x98>
  406304:	2b54      	cmp	r3, #84	; 0x54
  406306:	d804      	bhi.n	406312 <_free_r+0x176>
  406308:	0b13      	lsrs	r3, r2, #12
  40630a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40630e:	0060      	lsls	r0, r4, #1
  406310:	e79d      	b.n	40624e <_free_r+0xb2>
  406312:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406316:	d804      	bhi.n	406322 <_free_r+0x186>
  406318:	0bd3      	lsrs	r3, r2, #15
  40631a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40631e:	0060      	lsls	r0, r4, #1
  406320:	e795      	b.n	40624e <_free_r+0xb2>
  406322:	f240 5054 	movw	r0, #1364	; 0x554
  406326:	4283      	cmp	r3, r0
  406328:	d804      	bhi.n	406334 <_free_r+0x198>
  40632a:	0c93      	lsrs	r3, r2, #18
  40632c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406330:	0060      	lsls	r0, r4, #1
  406332:	e78c      	b.n	40624e <_free_r+0xb2>
  406334:	20fc      	movs	r0, #252	; 0xfc
  406336:	247e      	movs	r4, #126	; 0x7e
  406338:	e789      	b.n	40624e <_free_r+0xb2>
  40633a:	bf00      	nop
  40633c:	2000047c 	.word	0x2000047c
  406340:	20000484 	.word	0x20000484
  406344:	20000884 	.word	0x20000884
  406348:	2000ab14 	.word	0x2000ab14

0040634c <_fwalk_reent>:
  40634c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406350:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406354:	d01f      	beq.n	406396 <_fwalk_reent+0x4a>
  406356:	4688      	mov	r8, r1
  406358:	4606      	mov	r6, r0
  40635a:	f04f 0900 	mov.w	r9, #0
  40635e:	687d      	ldr	r5, [r7, #4]
  406360:	68bc      	ldr	r4, [r7, #8]
  406362:	3d01      	subs	r5, #1
  406364:	d411      	bmi.n	40638a <_fwalk_reent+0x3e>
  406366:	89a3      	ldrh	r3, [r4, #12]
  406368:	2b01      	cmp	r3, #1
  40636a:	f105 35ff 	add.w	r5, r5, #4294967295
  40636e:	d908      	bls.n	406382 <_fwalk_reent+0x36>
  406370:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406374:	3301      	adds	r3, #1
  406376:	4621      	mov	r1, r4
  406378:	4630      	mov	r0, r6
  40637a:	d002      	beq.n	406382 <_fwalk_reent+0x36>
  40637c:	47c0      	blx	r8
  40637e:	ea49 0900 	orr.w	r9, r9, r0
  406382:	1c6b      	adds	r3, r5, #1
  406384:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406388:	d1ed      	bne.n	406366 <_fwalk_reent+0x1a>
  40638a:	683f      	ldr	r7, [r7, #0]
  40638c:	2f00      	cmp	r7, #0
  40638e:	d1e6      	bne.n	40635e <_fwalk_reent+0x12>
  406390:	4648      	mov	r0, r9
  406392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406396:	46b9      	mov	r9, r7
  406398:	4648      	mov	r0, r9
  40639a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40639e:	bf00      	nop

004063a0 <malloc>:
  4063a0:	4b02      	ldr	r3, [pc, #8]	; (4063ac <malloc+0xc>)
  4063a2:	4601      	mov	r1, r0
  4063a4:	6818      	ldr	r0, [r3, #0]
  4063a6:	f000 b803 	b.w	4063b0 <_malloc_r>
  4063aa:	bf00      	nop
  4063ac:	20000478 	.word	0x20000478

004063b0 <_malloc_r>:
  4063b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063b4:	f101 050b 	add.w	r5, r1, #11
  4063b8:	2d16      	cmp	r5, #22
  4063ba:	b083      	sub	sp, #12
  4063bc:	4606      	mov	r6, r0
  4063be:	d927      	bls.n	406410 <_malloc_r+0x60>
  4063c0:	f035 0507 	bics.w	r5, r5, #7
  4063c4:	f100 80b6 	bmi.w	406534 <_malloc_r+0x184>
  4063c8:	42a9      	cmp	r1, r5
  4063ca:	f200 80b3 	bhi.w	406534 <_malloc_r+0x184>
  4063ce:	f000 fa81 	bl	4068d4 <__malloc_lock>
  4063d2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4063d6:	d222      	bcs.n	40641e <_malloc_r+0x6e>
  4063d8:	4fc2      	ldr	r7, [pc, #776]	; (4066e4 <_malloc_r+0x334>)
  4063da:	08e8      	lsrs	r0, r5, #3
  4063dc:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4063e0:	68dc      	ldr	r4, [r3, #12]
  4063e2:	429c      	cmp	r4, r3
  4063e4:	f000 81c8 	beq.w	406778 <_malloc_r+0x3c8>
  4063e8:	6863      	ldr	r3, [r4, #4]
  4063ea:	68e1      	ldr	r1, [r4, #12]
  4063ec:	68a5      	ldr	r5, [r4, #8]
  4063ee:	f023 0303 	bic.w	r3, r3, #3
  4063f2:	4423      	add	r3, r4
  4063f4:	4630      	mov	r0, r6
  4063f6:	685a      	ldr	r2, [r3, #4]
  4063f8:	60e9      	str	r1, [r5, #12]
  4063fa:	f042 0201 	orr.w	r2, r2, #1
  4063fe:	608d      	str	r5, [r1, #8]
  406400:	605a      	str	r2, [r3, #4]
  406402:	f000 fa69 	bl	4068d8 <__malloc_unlock>
  406406:	3408      	adds	r4, #8
  406408:	4620      	mov	r0, r4
  40640a:	b003      	add	sp, #12
  40640c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406410:	2910      	cmp	r1, #16
  406412:	f200 808f 	bhi.w	406534 <_malloc_r+0x184>
  406416:	f000 fa5d 	bl	4068d4 <__malloc_lock>
  40641a:	2510      	movs	r5, #16
  40641c:	e7dc      	b.n	4063d8 <_malloc_r+0x28>
  40641e:	0a68      	lsrs	r0, r5, #9
  406420:	f000 808f 	beq.w	406542 <_malloc_r+0x192>
  406424:	2804      	cmp	r0, #4
  406426:	f200 8154 	bhi.w	4066d2 <_malloc_r+0x322>
  40642a:	09a8      	lsrs	r0, r5, #6
  40642c:	3038      	adds	r0, #56	; 0x38
  40642e:	0041      	lsls	r1, r0, #1
  406430:	4fac      	ldr	r7, [pc, #688]	; (4066e4 <_malloc_r+0x334>)
  406432:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  406436:	68cc      	ldr	r4, [r1, #12]
  406438:	42a1      	cmp	r1, r4
  40643a:	d106      	bne.n	40644a <_malloc_r+0x9a>
  40643c:	e00c      	b.n	406458 <_malloc_r+0xa8>
  40643e:	2a00      	cmp	r2, #0
  406440:	f280 8082 	bge.w	406548 <_malloc_r+0x198>
  406444:	68e4      	ldr	r4, [r4, #12]
  406446:	42a1      	cmp	r1, r4
  406448:	d006      	beq.n	406458 <_malloc_r+0xa8>
  40644a:	6863      	ldr	r3, [r4, #4]
  40644c:	f023 0303 	bic.w	r3, r3, #3
  406450:	1b5a      	subs	r2, r3, r5
  406452:	2a0f      	cmp	r2, #15
  406454:	ddf3      	ble.n	40643e <_malloc_r+0x8e>
  406456:	3801      	subs	r0, #1
  406458:	3001      	adds	r0, #1
  40645a:	49a2      	ldr	r1, [pc, #648]	; (4066e4 <_malloc_r+0x334>)
  40645c:	693c      	ldr	r4, [r7, #16]
  40645e:	f101 0e08 	add.w	lr, r1, #8
  406462:	4574      	cmp	r4, lr
  406464:	f000 817d 	beq.w	406762 <_malloc_r+0x3b2>
  406468:	6863      	ldr	r3, [r4, #4]
  40646a:	f023 0303 	bic.w	r3, r3, #3
  40646e:	1b5a      	subs	r2, r3, r5
  406470:	2a0f      	cmp	r2, #15
  406472:	f300 8163 	bgt.w	40673c <_malloc_r+0x38c>
  406476:	2a00      	cmp	r2, #0
  406478:	f8c1 e014 	str.w	lr, [r1, #20]
  40647c:	f8c1 e010 	str.w	lr, [r1, #16]
  406480:	da73      	bge.n	40656a <_malloc_r+0x1ba>
  406482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406486:	f080 8139 	bcs.w	4066fc <_malloc_r+0x34c>
  40648a:	08db      	lsrs	r3, r3, #3
  40648c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  406490:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  406494:	684a      	ldr	r2, [r1, #4]
  406496:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40649a:	f8c4 9008 	str.w	r9, [r4, #8]
  40649e:	2301      	movs	r3, #1
  4064a0:	fa03 f30c 	lsl.w	r3, r3, ip
  4064a4:	4313      	orrs	r3, r2
  4064a6:	f8c4 800c 	str.w	r8, [r4, #12]
  4064aa:	604b      	str	r3, [r1, #4]
  4064ac:	f8c8 4008 	str.w	r4, [r8, #8]
  4064b0:	f8c9 400c 	str.w	r4, [r9, #12]
  4064b4:	1082      	asrs	r2, r0, #2
  4064b6:	2401      	movs	r4, #1
  4064b8:	4094      	lsls	r4, r2
  4064ba:	429c      	cmp	r4, r3
  4064bc:	d862      	bhi.n	406584 <_malloc_r+0x1d4>
  4064be:	4223      	tst	r3, r4
  4064c0:	d106      	bne.n	4064d0 <_malloc_r+0x120>
  4064c2:	f020 0003 	bic.w	r0, r0, #3
  4064c6:	0064      	lsls	r4, r4, #1
  4064c8:	4223      	tst	r3, r4
  4064ca:	f100 0004 	add.w	r0, r0, #4
  4064ce:	d0fa      	beq.n	4064c6 <_malloc_r+0x116>
  4064d0:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4064d4:	46c4      	mov	ip, r8
  4064d6:	4681      	mov	r9, r0
  4064d8:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4064dc:	459c      	cmp	ip, r3
  4064de:	d107      	bne.n	4064f0 <_malloc_r+0x140>
  4064e0:	e141      	b.n	406766 <_malloc_r+0x3b6>
  4064e2:	2900      	cmp	r1, #0
  4064e4:	f280 8151 	bge.w	40678a <_malloc_r+0x3da>
  4064e8:	68db      	ldr	r3, [r3, #12]
  4064ea:	459c      	cmp	ip, r3
  4064ec:	f000 813b 	beq.w	406766 <_malloc_r+0x3b6>
  4064f0:	685a      	ldr	r2, [r3, #4]
  4064f2:	f022 0203 	bic.w	r2, r2, #3
  4064f6:	1b51      	subs	r1, r2, r5
  4064f8:	290f      	cmp	r1, #15
  4064fa:	ddf2      	ble.n	4064e2 <_malloc_r+0x132>
  4064fc:	461c      	mov	r4, r3
  4064fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406502:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406506:	195a      	adds	r2, r3, r5
  406508:	f045 0901 	orr.w	r9, r5, #1
  40650c:	f041 0501 	orr.w	r5, r1, #1
  406510:	f8c3 9004 	str.w	r9, [r3, #4]
  406514:	4630      	mov	r0, r6
  406516:	f8c8 c00c 	str.w	ip, [r8, #12]
  40651a:	f8cc 8008 	str.w	r8, [ip, #8]
  40651e:	617a      	str	r2, [r7, #20]
  406520:	613a      	str	r2, [r7, #16]
  406522:	f8c2 e00c 	str.w	lr, [r2, #12]
  406526:	f8c2 e008 	str.w	lr, [r2, #8]
  40652a:	6055      	str	r5, [r2, #4]
  40652c:	5051      	str	r1, [r2, r1]
  40652e:	f000 f9d3 	bl	4068d8 <__malloc_unlock>
  406532:	e769      	b.n	406408 <_malloc_r+0x58>
  406534:	2400      	movs	r4, #0
  406536:	230c      	movs	r3, #12
  406538:	4620      	mov	r0, r4
  40653a:	6033      	str	r3, [r6, #0]
  40653c:	b003      	add	sp, #12
  40653e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406542:	217e      	movs	r1, #126	; 0x7e
  406544:	203f      	movs	r0, #63	; 0x3f
  406546:	e773      	b.n	406430 <_malloc_r+0x80>
  406548:	4423      	add	r3, r4
  40654a:	68e1      	ldr	r1, [r4, #12]
  40654c:	685a      	ldr	r2, [r3, #4]
  40654e:	68a5      	ldr	r5, [r4, #8]
  406550:	f042 0201 	orr.w	r2, r2, #1
  406554:	60e9      	str	r1, [r5, #12]
  406556:	4630      	mov	r0, r6
  406558:	608d      	str	r5, [r1, #8]
  40655a:	605a      	str	r2, [r3, #4]
  40655c:	f000 f9bc 	bl	4068d8 <__malloc_unlock>
  406560:	3408      	adds	r4, #8
  406562:	4620      	mov	r0, r4
  406564:	b003      	add	sp, #12
  406566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40656a:	4423      	add	r3, r4
  40656c:	4630      	mov	r0, r6
  40656e:	685a      	ldr	r2, [r3, #4]
  406570:	f042 0201 	orr.w	r2, r2, #1
  406574:	605a      	str	r2, [r3, #4]
  406576:	f000 f9af 	bl	4068d8 <__malloc_unlock>
  40657a:	3408      	adds	r4, #8
  40657c:	4620      	mov	r0, r4
  40657e:	b003      	add	sp, #12
  406580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406584:	68bc      	ldr	r4, [r7, #8]
  406586:	6863      	ldr	r3, [r4, #4]
  406588:	f023 0803 	bic.w	r8, r3, #3
  40658c:	4545      	cmp	r5, r8
  40658e:	d804      	bhi.n	40659a <_malloc_r+0x1ea>
  406590:	ebc5 0308 	rsb	r3, r5, r8
  406594:	2b0f      	cmp	r3, #15
  406596:	f300 808c 	bgt.w	4066b2 <_malloc_r+0x302>
  40659a:	4b53      	ldr	r3, [pc, #332]	; (4066e8 <_malloc_r+0x338>)
  40659c:	f8df a158 	ldr.w	sl, [pc, #344]	; 4066f8 <_malloc_r+0x348>
  4065a0:	681a      	ldr	r2, [r3, #0]
  4065a2:	f8da 3000 	ldr.w	r3, [sl]
  4065a6:	3301      	adds	r3, #1
  4065a8:	442a      	add	r2, r5
  4065aa:	eb04 0b08 	add.w	fp, r4, r8
  4065ae:	f000 8150 	beq.w	406852 <_malloc_r+0x4a2>
  4065b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4065b6:	320f      	adds	r2, #15
  4065b8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4065bc:	f022 020f 	bic.w	r2, r2, #15
  4065c0:	4611      	mov	r1, r2
  4065c2:	4630      	mov	r0, r6
  4065c4:	9201      	str	r2, [sp, #4]
  4065c6:	f000 f989 	bl	4068dc <_sbrk_r>
  4065ca:	f1b0 3fff 	cmp.w	r0, #4294967295
  4065ce:	4681      	mov	r9, r0
  4065d0:	9a01      	ldr	r2, [sp, #4]
  4065d2:	f000 8147 	beq.w	406864 <_malloc_r+0x4b4>
  4065d6:	4583      	cmp	fp, r0
  4065d8:	f200 80ee 	bhi.w	4067b8 <_malloc_r+0x408>
  4065dc:	4b43      	ldr	r3, [pc, #268]	; (4066ec <_malloc_r+0x33c>)
  4065de:	6819      	ldr	r1, [r3, #0]
  4065e0:	45cb      	cmp	fp, r9
  4065e2:	4411      	add	r1, r2
  4065e4:	6019      	str	r1, [r3, #0]
  4065e6:	f000 8142 	beq.w	40686e <_malloc_r+0x4be>
  4065ea:	f8da 0000 	ldr.w	r0, [sl]
  4065ee:	f8df e108 	ldr.w	lr, [pc, #264]	; 4066f8 <_malloc_r+0x348>
  4065f2:	3001      	adds	r0, #1
  4065f4:	bf1b      	ittet	ne
  4065f6:	ebcb 0b09 	rsbne	fp, fp, r9
  4065fa:	4459      	addne	r1, fp
  4065fc:	f8ce 9000 	streq.w	r9, [lr]
  406600:	6019      	strne	r1, [r3, #0]
  406602:	f019 0107 	ands.w	r1, r9, #7
  406606:	f000 8107 	beq.w	406818 <_malloc_r+0x468>
  40660a:	f1c1 0008 	rsb	r0, r1, #8
  40660e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406612:	4481      	add	r9, r0
  406614:	3108      	adds	r1, #8
  406616:	444a      	add	r2, r9
  406618:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40661c:	ebc2 0a01 	rsb	sl, r2, r1
  406620:	4651      	mov	r1, sl
  406622:	4630      	mov	r0, r6
  406624:	9301      	str	r3, [sp, #4]
  406626:	f000 f959 	bl	4068dc <_sbrk_r>
  40662a:	1c43      	adds	r3, r0, #1
  40662c:	9b01      	ldr	r3, [sp, #4]
  40662e:	f000 812c 	beq.w	40688a <_malloc_r+0x4da>
  406632:	ebc9 0200 	rsb	r2, r9, r0
  406636:	4452      	add	r2, sl
  406638:	f042 0201 	orr.w	r2, r2, #1
  40663c:	6819      	ldr	r1, [r3, #0]
  40663e:	f8c7 9008 	str.w	r9, [r7, #8]
  406642:	4451      	add	r1, sl
  406644:	42bc      	cmp	r4, r7
  406646:	f8c9 2004 	str.w	r2, [r9, #4]
  40664a:	6019      	str	r1, [r3, #0]
  40664c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4066ec <_malloc_r+0x33c>
  406650:	d016      	beq.n	406680 <_malloc_r+0x2d0>
  406652:	f1b8 0f0f 	cmp.w	r8, #15
  406656:	f240 80ee 	bls.w	406836 <_malloc_r+0x486>
  40665a:	6862      	ldr	r2, [r4, #4]
  40665c:	f1a8 030c 	sub.w	r3, r8, #12
  406660:	f023 0307 	bic.w	r3, r3, #7
  406664:	18e0      	adds	r0, r4, r3
  406666:	f002 0201 	and.w	r2, r2, #1
  40666a:	f04f 0e05 	mov.w	lr, #5
  40666e:	431a      	orrs	r2, r3
  406670:	2b0f      	cmp	r3, #15
  406672:	6062      	str	r2, [r4, #4]
  406674:	f8c0 e004 	str.w	lr, [r0, #4]
  406678:	f8c0 e008 	str.w	lr, [r0, #8]
  40667c:	f200 8109 	bhi.w	406892 <_malloc_r+0x4e2>
  406680:	4b1b      	ldr	r3, [pc, #108]	; (4066f0 <_malloc_r+0x340>)
  406682:	68bc      	ldr	r4, [r7, #8]
  406684:	681a      	ldr	r2, [r3, #0]
  406686:	4291      	cmp	r1, r2
  406688:	bf88      	it	hi
  40668a:	6019      	strhi	r1, [r3, #0]
  40668c:	4b19      	ldr	r3, [pc, #100]	; (4066f4 <_malloc_r+0x344>)
  40668e:	681a      	ldr	r2, [r3, #0]
  406690:	4291      	cmp	r1, r2
  406692:	6862      	ldr	r2, [r4, #4]
  406694:	bf88      	it	hi
  406696:	6019      	strhi	r1, [r3, #0]
  406698:	f022 0203 	bic.w	r2, r2, #3
  40669c:	4295      	cmp	r5, r2
  40669e:	eba2 0305 	sub.w	r3, r2, r5
  4066a2:	d801      	bhi.n	4066a8 <_malloc_r+0x2f8>
  4066a4:	2b0f      	cmp	r3, #15
  4066a6:	dc04      	bgt.n	4066b2 <_malloc_r+0x302>
  4066a8:	4630      	mov	r0, r6
  4066aa:	f000 f915 	bl	4068d8 <__malloc_unlock>
  4066ae:	2400      	movs	r4, #0
  4066b0:	e6aa      	b.n	406408 <_malloc_r+0x58>
  4066b2:	1962      	adds	r2, r4, r5
  4066b4:	f043 0301 	orr.w	r3, r3, #1
  4066b8:	f045 0501 	orr.w	r5, r5, #1
  4066bc:	6065      	str	r5, [r4, #4]
  4066be:	4630      	mov	r0, r6
  4066c0:	60ba      	str	r2, [r7, #8]
  4066c2:	6053      	str	r3, [r2, #4]
  4066c4:	f000 f908 	bl	4068d8 <__malloc_unlock>
  4066c8:	3408      	adds	r4, #8
  4066ca:	4620      	mov	r0, r4
  4066cc:	b003      	add	sp, #12
  4066ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066d2:	2814      	cmp	r0, #20
  4066d4:	d968      	bls.n	4067a8 <_malloc_r+0x3f8>
  4066d6:	2854      	cmp	r0, #84	; 0x54
  4066d8:	f200 8097 	bhi.w	40680a <_malloc_r+0x45a>
  4066dc:	0b28      	lsrs	r0, r5, #12
  4066de:	306e      	adds	r0, #110	; 0x6e
  4066e0:	0041      	lsls	r1, r0, #1
  4066e2:	e6a5      	b.n	406430 <_malloc_r+0x80>
  4066e4:	2000047c 	.word	0x2000047c
  4066e8:	2000ab14 	.word	0x2000ab14
  4066ec:	2000ab18 	.word	0x2000ab18
  4066f0:	2000ab10 	.word	0x2000ab10
  4066f4:	2000ab0c 	.word	0x2000ab0c
  4066f8:	20000888 	.word	0x20000888
  4066fc:	0a5a      	lsrs	r2, r3, #9
  4066fe:	2a04      	cmp	r2, #4
  406700:	d955      	bls.n	4067ae <_malloc_r+0x3fe>
  406702:	2a14      	cmp	r2, #20
  406704:	f200 80a7 	bhi.w	406856 <_malloc_r+0x4a6>
  406708:	325b      	adds	r2, #91	; 0x5b
  40670a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40670e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  406712:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4068d0 <_malloc_r+0x520>
  406716:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40671a:	4561      	cmp	r1, ip
  40671c:	d07f      	beq.n	40681e <_malloc_r+0x46e>
  40671e:	684a      	ldr	r2, [r1, #4]
  406720:	f022 0203 	bic.w	r2, r2, #3
  406724:	4293      	cmp	r3, r2
  406726:	d202      	bcs.n	40672e <_malloc_r+0x37e>
  406728:	6889      	ldr	r1, [r1, #8]
  40672a:	458c      	cmp	ip, r1
  40672c:	d1f7      	bne.n	40671e <_malloc_r+0x36e>
  40672e:	68ca      	ldr	r2, [r1, #12]
  406730:	687b      	ldr	r3, [r7, #4]
  406732:	60e2      	str	r2, [r4, #12]
  406734:	60a1      	str	r1, [r4, #8]
  406736:	6094      	str	r4, [r2, #8]
  406738:	60cc      	str	r4, [r1, #12]
  40673a:	e6bb      	b.n	4064b4 <_malloc_r+0x104>
  40673c:	1963      	adds	r3, r4, r5
  40673e:	f042 0701 	orr.w	r7, r2, #1
  406742:	f045 0501 	orr.w	r5, r5, #1
  406746:	6065      	str	r5, [r4, #4]
  406748:	4630      	mov	r0, r6
  40674a:	614b      	str	r3, [r1, #20]
  40674c:	610b      	str	r3, [r1, #16]
  40674e:	f8c3 e00c 	str.w	lr, [r3, #12]
  406752:	f8c3 e008 	str.w	lr, [r3, #8]
  406756:	605f      	str	r7, [r3, #4]
  406758:	509a      	str	r2, [r3, r2]
  40675a:	3408      	adds	r4, #8
  40675c:	f000 f8bc 	bl	4068d8 <__malloc_unlock>
  406760:	e652      	b.n	406408 <_malloc_r+0x58>
  406762:	684b      	ldr	r3, [r1, #4]
  406764:	e6a6      	b.n	4064b4 <_malloc_r+0x104>
  406766:	f109 0901 	add.w	r9, r9, #1
  40676a:	f019 0f03 	tst.w	r9, #3
  40676e:	f10c 0c08 	add.w	ip, ip, #8
  406772:	f47f aeb1 	bne.w	4064d8 <_malloc_r+0x128>
  406776:	e02c      	b.n	4067d2 <_malloc_r+0x422>
  406778:	f104 0308 	add.w	r3, r4, #8
  40677c:	6964      	ldr	r4, [r4, #20]
  40677e:	42a3      	cmp	r3, r4
  406780:	bf08      	it	eq
  406782:	3002      	addeq	r0, #2
  406784:	f43f ae69 	beq.w	40645a <_malloc_r+0xaa>
  406788:	e62e      	b.n	4063e8 <_malloc_r+0x38>
  40678a:	441a      	add	r2, r3
  40678c:	461c      	mov	r4, r3
  40678e:	6851      	ldr	r1, [r2, #4]
  406790:	68db      	ldr	r3, [r3, #12]
  406792:	f854 5f08 	ldr.w	r5, [r4, #8]!
  406796:	f041 0101 	orr.w	r1, r1, #1
  40679a:	6051      	str	r1, [r2, #4]
  40679c:	4630      	mov	r0, r6
  40679e:	60eb      	str	r3, [r5, #12]
  4067a0:	609d      	str	r5, [r3, #8]
  4067a2:	f000 f899 	bl	4068d8 <__malloc_unlock>
  4067a6:	e62f      	b.n	406408 <_malloc_r+0x58>
  4067a8:	305b      	adds	r0, #91	; 0x5b
  4067aa:	0041      	lsls	r1, r0, #1
  4067ac:	e640      	b.n	406430 <_malloc_r+0x80>
  4067ae:	099a      	lsrs	r2, r3, #6
  4067b0:	3238      	adds	r2, #56	; 0x38
  4067b2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4067b6:	e7aa      	b.n	40670e <_malloc_r+0x35e>
  4067b8:	42bc      	cmp	r4, r7
  4067ba:	4b45      	ldr	r3, [pc, #276]	; (4068d0 <_malloc_r+0x520>)
  4067bc:	f43f af0e 	beq.w	4065dc <_malloc_r+0x22c>
  4067c0:	689c      	ldr	r4, [r3, #8]
  4067c2:	6862      	ldr	r2, [r4, #4]
  4067c4:	f022 0203 	bic.w	r2, r2, #3
  4067c8:	e768      	b.n	40669c <_malloc_r+0x2ec>
  4067ca:	f8d8 8000 	ldr.w	r8, [r8]
  4067ce:	4598      	cmp	r8, r3
  4067d0:	d17c      	bne.n	4068cc <_malloc_r+0x51c>
  4067d2:	f010 0f03 	tst.w	r0, #3
  4067d6:	f1a8 0308 	sub.w	r3, r8, #8
  4067da:	f100 30ff 	add.w	r0, r0, #4294967295
  4067de:	d1f4      	bne.n	4067ca <_malloc_r+0x41a>
  4067e0:	687b      	ldr	r3, [r7, #4]
  4067e2:	ea23 0304 	bic.w	r3, r3, r4
  4067e6:	607b      	str	r3, [r7, #4]
  4067e8:	0064      	lsls	r4, r4, #1
  4067ea:	429c      	cmp	r4, r3
  4067ec:	f63f aeca 	bhi.w	406584 <_malloc_r+0x1d4>
  4067f0:	2c00      	cmp	r4, #0
  4067f2:	f43f aec7 	beq.w	406584 <_malloc_r+0x1d4>
  4067f6:	4223      	tst	r3, r4
  4067f8:	4648      	mov	r0, r9
  4067fa:	f47f ae69 	bne.w	4064d0 <_malloc_r+0x120>
  4067fe:	0064      	lsls	r4, r4, #1
  406800:	4223      	tst	r3, r4
  406802:	f100 0004 	add.w	r0, r0, #4
  406806:	d0fa      	beq.n	4067fe <_malloc_r+0x44e>
  406808:	e662      	b.n	4064d0 <_malloc_r+0x120>
  40680a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40680e:	d818      	bhi.n	406842 <_malloc_r+0x492>
  406810:	0be8      	lsrs	r0, r5, #15
  406812:	3077      	adds	r0, #119	; 0x77
  406814:	0041      	lsls	r1, r0, #1
  406816:	e60b      	b.n	406430 <_malloc_r+0x80>
  406818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40681c:	e6fb      	b.n	406616 <_malloc_r+0x266>
  40681e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406822:	1092      	asrs	r2, r2, #2
  406824:	f04f 0c01 	mov.w	ip, #1
  406828:	fa0c f202 	lsl.w	r2, ip, r2
  40682c:	4313      	orrs	r3, r2
  40682e:	f8c8 3004 	str.w	r3, [r8, #4]
  406832:	460a      	mov	r2, r1
  406834:	e77d      	b.n	406732 <_malloc_r+0x382>
  406836:	2301      	movs	r3, #1
  406838:	f8c9 3004 	str.w	r3, [r9, #4]
  40683c:	464c      	mov	r4, r9
  40683e:	2200      	movs	r2, #0
  406840:	e72c      	b.n	40669c <_malloc_r+0x2ec>
  406842:	f240 5354 	movw	r3, #1364	; 0x554
  406846:	4298      	cmp	r0, r3
  406848:	d81c      	bhi.n	406884 <_malloc_r+0x4d4>
  40684a:	0ca8      	lsrs	r0, r5, #18
  40684c:	307c      	adds	r0, #124	; 0x7c
  40684e:	0041      	lsls	r1, r0, #1
  406850:	e5ee      	b.n	406430 <_malloc_r+0x80>
  406852:	3210      	adds	r2, #16
  406854:	e6b4      	b.n	4065c0 <_malloc_r+0x210>
  406856:	2a54      	cmp	r2, #84	; 0x54
  406858:	d823      	bhi.n	4068a2 <_malloc_r+0x4f2>
  40685a:	0b1a      	lsrs	r2, r3, #12
  40685c:	326e      	adds	r2, #110	; 0x6e
  40685e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406862:	e754      	b.n	40670e <_malloc_r+0x35e>
  406864:	68bc      	ldr	r4, [r7, #8]
  406866:	6862      	ldr	r2, [r4, #4]
  406868:	f022 0203 	bic.w	r2, r2, #3
  40686c:	e716      	b.n	40669c <_malloc_r+0x2ec>
  40686e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  406872:	2800      	cmp	r0, #0
  406874:	f47f aeb9 	bne.w	4065ea <_malloc_r+0x23a>
  406878:	4442      	add	r2, r8
  40687a:	68bb      	ldr	r3, [r7, #8]
  40687c:	f042 0201 	orr.w	r2, r2, #1
  406880:	605a      	str	r2, [r3, #4]
  406882:	e6fd      	b.n	406680 <_malloc_r+0x2d0>
  406884:	21fc      	movs	r1, #252	; 0xfc
  406886:	207e      	movs	r0, #126	; 0x7e
  406888:	e5d2      	b.n	406430 <_malloc_r+0x80>
  40688a:	2201      	movs	r2, #1
  40688c:	f04f 0a00 	mov.w	sl, #0
  406890:	e6d4      	b.n	40663c <_malloc_r+0x28c>
  406892:	f104 0108 	add.w	r1, r4, #8
  406896:	4630      	mov	r0, r6
  406898:	f7ff fc80 	bl	40619c <_free_r>
  40689c:	f8da 1000 	ldr.w	r1, [sl]
  4068a0:	e6ee      	b.n	406680 <_malloc_r+0x2d0>
  4068a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4068a6:	d804      	bhi.n	4068b2 <_malloc_r+0x502>
  4068a8:	0bda      	lsrs	r2, r3, #15
  4068aa:	3277      	adds	r2, #119	; 0x77
  4068ac:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4068b0:	e72d      	b.n	40670e <_malloc_r+0x35e>
  4068b2:	f240 5154 	movw	r1, #1364	; 0x554
  4068b6:	428a      	cmp	r2, r1
  4068b8:	d804      	bhi.n	4068c4 <_malloc_r+0x514>
  4068ba:	0c9a      	lsrs	r2, r3, #18
  4068bc:	327c      	adds	r2, #124	; 0x7c
  4068be:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4068c2:	e724      	b.n	40670e <_malloc_r+0x35e>
  4068c4:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4068c8:	227e      	movs	r2, #126	; 0x7e
  4068ca:	e720      	b.n	40670e <_malloc_r+0x35e>
  4068cc:	687b      	ldr	r3, [r7, #4]
  4068ce:	e78b      	b.n	4067e8 <_malloc_r+0x438>
  4068d0:	2000047c 	.word	0x2000047c

004068d4 <__malloc_lock>:
  4068d4:	4770      	bx	lr
  4068d6:	bf00      	nop

004068d8 <__malloc_unlock>:
  4068d8:	4770      	bx	lr
  4068da:	bf00      	nop

004068dc <_sbrk_r>:
  4068dc:	b538      	push	{r3, r4, r5, lr}
  4068de:	4c07      	ldr	r4, [pc, #28]	; (4068fc <_sbrk_r+0x20>)
  4068e0:	2300      	movs	r3, #0
  4068e2:	4605      	mov	r5, r0
  4068e4:	4608      	mov	r0, r1
  4068e6:	6023      	str	r3, [r4, #0]
  4068e8:	f7fd fbc8 	bl	40407c <_sbrk>
  4068ec:	1c43      	adds	r3, r0, #1
  4068ee:	d000      	beq.n	4068f2 <_sbrk_r+0x16>
  4068f0:	bd38      	pop	{r3, r4, r5, pc}
  4068f2:	6823      	ldr	r3, [r4, #0]
  4068f4:	2b00      	cmp	r3, #0
  4068f6:	d0fb      	beq.n	4068f0 <_sbrk_r+0x14>
  4068f8:	602b      	str	r3, [r5, #0]
  4068fa:	bd38      	pop	{r3, r4, r5, pc}
  4068fc:	2000abe8 	.word	0x2000abe8

00406900 <__sread>:
  406900:	b510      	push	{r4, lr}
  406902:	460c      	mov	r4, r1
  406904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406908:	f000 f90a 	bl	406b20 <_read_r>
  40690c:	2800      	cmp	r0, #0
  40690e:	db03      	blt.n	406918 <__sread+0x18>
  406910:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406912:	4403      	add	r3, r0
  406914:	6523      	str	r3, [r4, #80]	; 0x50
  406916:	bd10      	pop	{r4, pc}
  406918:	89a3      	ldrh	r3, [r4, #12]
  40691a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40691e:	81a3      	strh	r3, [r4, #12]
  406920:	bd10      	pop	{r4, pc}
  406922:	bf00      	nop

00406924 <__swrite>:
  406924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406928:	4616      	mov	r6, r2
  40692a:	898a      	ldrh	r2, [r1, #12]
  40692c:	461d      	mov	r5, r3
  40692e:	05d3      	lsls	r3, r2, #23
  406930:	460c      	mov	r4, r1
  406932:	4607      	mov	r7, r0
  406934:	d506      	bpl.n	406944 <__swrite+0x20>
  406936:	2200      	movs	r2, #0
  406938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40693c:	2302      	movs	r3, #2
  40693e:	f000 f8db 	bl	406af8 <_lseek_r>
  406942:	89a2      	ldrh	r2, [r4, #12]
  406944:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406948:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40694c:	81a2      	strh	r2, [r4, #12]
  40694e:	4638      	mov	r0, r7
  406950:	4632      	mov	r2, r6
  406952:	462b      	mov	r3, r5
  406954:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406958:	f000 b814 	b.w	406984 <_write_r>

0040695c <__sseek>:
  40695c:	b510      	push	{r4, lr}
  40695e:	460c      	mov	r4, r1
  406960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406964:	f000 f8c8 	bl	406af8 <_lseek_r>
  406968:	89a3      	ldrh	r3, [r4, #12]
  40696a:	1c42      	adds	r2, r0, #1
  40696c:	bf0e      	itee	eq
  40696e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406972:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406976:	6520      	strne	r0, [r4, #80]	; 0x50
  406978:	81a3      	strh	r3, [r4, #12]
  40697a:	bd10      	pop	{r4, pc}

0040697c <__sclose>:
  40697c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406980:	f000 b866 	b.w	406a50 <_close_r>

00406984 <_write_r>:
  406984:	b570      	push	{r4, r5, r6, lr}
  406986:	4c08      	ldr	r4, [pc, #32]	; (4069a8 <_write_r+0x24>)
  406988:	4606      	mov	r6, r0
  40698a:	2500      	movs	r5, #0
  40698c:	4608      	mov	r0, r1
  40698e:	4611      	mov	r1, r2
  406990:	461a      	mov	r2, r3
  406992:	6025      	str	r5, [r4, #0]
  406994:	f7f9 fde0 	bl	400558 <_write>
  406998:	1c43      	adds	r3, r0, #1
  40699a:	d000      	beq.n	40699e <_write_r+0x1a>
  40699c:	bd70      	pop	{r4, r5, r6, pc}
  40699e:	6823      	ldr	r3, [r4, #0]
  4069a0:	2b00      	cmp	r3, #0
  4069a2:	d0fb      	beq.n	40699c <_write_r+0x18>
  4069a4:	6033      	str	r3, [r6, #0]
  4069a6:	bd70      	pop	{r4, r5, r6, pc}
  4069a8:	2000abe8 	.word	0x2000abe8

004069ac <__register_exitproc>:
  4069ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4069b0:	4c25      	ldr	r4, [pc, #148]	; (406a48 <__register_exitproc+0x9c>)
  4069b2:	6825      	ldr	r5, [r4, #0]
  4069b4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4069b8:	4606      	mov	r6, r0
  4069ba:	4688      	mov	r8, r1
  4069bc:	4692      	mov	sl, r2
  4069be:	4699      	mov	r9, r3
  4069c0:	b3cc      	cbz	r4, 406a36 <__register_exitproc+0x8a>
  4069c2:	6860      	ldr	r0, [r4, #4]
  4069c4:	281f      	cmp	r0, #31
  4069c6:	dc18      	bgt.n	4069fa <__register_exitproc+0x4e>
  4069c8:	1c43      	adds	r3, r0, #1
  4069ca:	b17e      	cbz	r6, 4069ec <__register_exitproc+0x40>
  4069cc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4069d0:	2101      	movs	r1, #1
  4069d2:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4069d6:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4069da:	fa01 f200 	lsl.w	r2, r1, r0
  4069de:	4317      	orrs	r7, r2
  4069e0:	2e02      	cmp	r6, #2
  4069e2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4069e6:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4069ea:	d01e      	beq.n	406a2a <__register_exitproc+0x7e>
  4069ec:	3002      	adds	r0, #2
  4069ee:	6063      	str	r3, [r4, #4]
  4069f0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4069f4:	2000      	movs	r0, #0
  4069f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069fa:	4b14      	ldr	r3, [pc, #80]	; (406a4c <__register_exitproc+0xa0>)
  4069fc:	b303      	cbz	r3, 406a40 <__register_exitproc+0x94>
  4069fe:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406a02:	f7ff fccd 	bl	4063a0 <malloc>
  406a06:	4604      	mov	r4, r0
  406a08:	b1d0      	cbz	r0, 406a40 <__register_exitproc+0x94>
  406a0a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406a0e:	2700      	movs	r7, #0
  406a10:	e880 0088 	stmia.w	r0, {r3, r7}
  406a14:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406a18:	4638      	mov	r0, r7
  406a1a:	2301      	movs	r3, #1
  406a1c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406a20:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406a24:	2e00      	cmp	r6, #0
  406a26:	d0e1      	beq.n	4069ec <__register_exitproc+0x40>
  406a28:	e7d0      	b.n	4069cc <__register_exitproc+0x20>
  406a2a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406a2e:	430a      	orrs	r2, r1
  406a30:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406a34:	e7da      	b.n	4069ec <__register_exitproc+0x40>
  406a36:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406a3a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406a3e:	e7c0      	b.n	4069c2 <__register_exitproc+0x16>
  406a40:	f04f 30ff 	mov.w	r0, #4294967295
  406a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a48:	00406c20 	.word	0x00406c20
  406a4c:	004063a1 	.word	0x004063a1

00406a50 <_close_r>:
  406a50:	b538      	push	{r3, r4, r5, lr}
  406a52:	4c07      	ldr	r4, [pc, #28]	; (406a70 <_close_r+0x20>)
  406a54:	2300      	movs	r3, #0
  406a56:	4605      	mov	r5, r0
  406a58:	4608      	mov	r0, r1
  406a5a:	6023      	str	r3, [r4, #0]
  406a5c:	f7fd fb28 	bl	4040b0 <_close>
  406a60:	1c43      	adds	r3, r0, #1
  406a62:	d000      	beq.n	406a66 <_close_r+0x16>
  406a64:	bd38      	pop	{r3, r4, r5, pc}
  406a66:	6823      	ldr	r3, [r4, #0]
  406a68:	2b00      	cmp	r3, #0
  406a6a:	d0fb      	beq.n	406a64 <_close_r+0x14>
  406a6c:	602b      	str	r3, [r5, #0]
  406a6e:	bd38      	pop	{r3, r4, r5, pc}
  406a70:	2000abe8 	.word	0x2000abe8

00406a74 <_fclose_r>:
  406a74:	2900      	cmp	r1, #0
  406a76:	d03d      	beq.n	406af4 <_fclose_r+0x80>
  406a78:	b570      	push	{r4, r5, r6, lr}
  406a7a:	4605      	mov	r5, r0
  406a7c:	460c      	mov	r4, r1
  406a7e:	b108      	cbz	r0, 406a84 <_fclose_r+0x10>
  406a80:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406a82:	b37b      	cbz	r3, 406ae4 <_fclose_r+0x70>
  406a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a88:	b90b      	cbnz	r3, 406a8e <_fclose_r+0x1a>
  406a8a:	2000      	movs	r0, #0
  406a8c:	bd70      	pop	{r4, r5, r6, pc}
  406a8e:	4628      	mov	r0, r5
  406a90:	4621      	mov	r1, r4
  406a92:	f7ff f9d7 	bl	405e44 <__sflush_r>
  406a96:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406a98:	4606      	mov	r6, r0
  406a9a:	b133      	cbz	r3, 406aaa <_fclose_r+0x36>
  406a9c:	4628      	mov	r0, r5
  406a9e:	69e1      	ldr	r1, [r4, #28]
  406aa0:	4798      	blx	r3
  406aa2:	2800      	cmp	r0, #0
  406aa4:	bfb8      	it	lt
  406aa6:	f04f 36ff 	movlt.w	r6, #4294967295
  406aaa:	89a3      	ldrh	r3, [r4, #12]
  406aac:	061b      	lsls	r3, r3, #24
  406aae:	d41c      	bmi.n	406aea <_fclose_r+0x76>
  406ab0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406ab2:	b141      	cbz	r1, 406ac6 <_fclose_r+0x52>
  406ab4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406ab8:	4299      	cmp	r1, r3
  406aba:	d002      	beq.n	406ac2 <_fclose_r+0x4e>
  406abc:	4628      	mov	r0, r5
  406abe:	f7ff fb6d 	bl	40619c <_free_r>
  406ac2:	2300      	movs	r3, #0
  406ac4:	6323      	str	r3, [r4, #48]	; 0x30
  406ac6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406ac8:	b121      	cbz	r1, 406ad4 <_fclose_r+0x60>
  406aca:	4628      	mov	r0, r5
  406acc:	f7ff fb66 	bl	40619c <_free_r>
  406ad0:	2300      	movs	r3, #0
  406ad2:	6463      	str	r3, [r4, #68]	; 0x44
  406ad4:	f7ff fafa 	bl	4060cc <__sfp_lock_acquire>
  406ad8:	2300      	movs	r3, #0
  406ada:	81a3      	strh	r3, [r4, #12]
  406adc:	f7ff faf8 	bl	4060d0 <__sfp_lock_release>
  406ae0:	4630      	mov	r0, r6
  406ae2:	bd70      	pop	{r4, r5, r6, pc}
  406ae4:	f7ff faec 	bl	4060c0 <__sinit>
  406ae8:	e7cc      	b.n	406a84 <_fclose_r+0x10>
  406aea:	4628      	mov	r0, r5
  406aec:	6921      	ldr	r1, [r4, #16]
  406aee:	f7ff fb55 	bl	40619c <_free_r>
  406af2:	e7dd      	b.n	406ab0 <_fclose_r+0x3c>
  406af4:	2000      	movs	r0, #0
  406af6:	4770      	bx	lr

00406af8 <_lseek_r>:
  406af8:	b570      	push	{r4, r5, r6, lr}
  406afa:	4c08      	ldr	r4, [pc, #32]	; (406b1c <_lseek_r+0x24>)
  406afc:	4606      	mov	r6, r0
  406afe:	2500      	movs	r5, #0
  406b00:	4608      	mov	r0, r1
  406b02:	4611      	mov	r1, r2
  406b04:	461a      	mov	r2, r3
  406b06:	6025      	str	r5, [r4, #0]
  406b08:	f7fd fad6 	bl	4040b8 <_lseek>
  406b0c:	1c43      	adds	r3, r0, #1
  406b0e:	d000      	beq.n	406b12 <_lseek_r+0x1a>
  406b10:	bd70      	pop	{r4, r5, r6, pc}
  406b12:	6823      	ldr	r3, [r4, #0]
  406b14:	2b00      	cmp	r3, #0
  406b16:	d0fb      	beq.n	406b10 <_lseek_r+0x18>
  406b18:	6033      	str	r3, [r6, #0]
  406b1a:	bd70      	pop	{r4, r5, r6, pc}
  406b1c:	2000abe8 	.word	0x2000abe8

00406b20 <_read_r>:
  406b20:	b570      	push	{r4, r5, r6, lr}
  406b22:	4c08      	ldr	r4, [pc, #32]	; (406b44 <_read_r+0x24>)
  406b24:	4606      	mov	r6, r0
  406b26:	2500      	movs	r5, #0
  406b28:	4608      	mov	r0, r1
  406b2a:	4611      	mov	r1, r2
  406b2c:	461a      	mov	r2, r3
  406b2e:	6025      	str	r5, [r4, #0]
  406b30:	f7f9 fcf4 	bl	40051c <_read>
  406b34:	1c43      	adds	r3, r0, #1
  406b36:	d000      	beq.n	406b3a <_read_r+0x1a>
  406b38:	bd70      	pop	{r4, r5, r6, pc}
  406b3a:	6823      	ldr	r3, [r4, #0]
  406b3c:	2b00      	cmp	r3, #0
  406b3e:	d0fb      	beq.n	406b38 <_read_r+0x18>
  406b40:	6033      	str	r3, [r6, #0]
  406b42:	bd70      	pop	{r4, r5, r6, pc}
  406b44:	2000abe8 	.word	0x2000abe8

00406b48 <all_twi_definitions>:
  406b48:	40018000 40018100 00000013 00000013     ...@...@........
  406b58:	4001c000 4001c100 00000014 00000014     ...@...@........

00406b68 <RssiOffset>:
  406b68:	00000000 c062c000 00000000 c062c000     ......b.......b.
  406b78:	00000000 c062c000 00000000 c062c000     ......b.......b.
  406b88:	00000000 c062c000 00000000 c062c000     ......b.......b.
  406b98:	00000000 c062c000 00000000 c062c000     ......b.......b.
  406ba8:	00000000 c062c000 00000000 c062c000     ......b.......b.
  406bb8:	454c4449 00000000 20726d54 00637653     IDLE....Tmr Svc.
  406bc8:	756b6f70 00000073 656d6954 504d5f72     pokus...Timer_MP
  406bd8:	00000055 7a6e6553 0000726f 32317853     U...Senzor..Sx12
  406be8:	00003637 6e697361 00000066 74727173     76..asinf...sqrt
  406bf8:	00000066                                f...

00406bfc <atanlo>:
  406bfc:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

00406c0c <atanhi>:
  406c0c:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?
  406c1c:	00000043                                C...

00406c20 <_global_impure_ptr>:
  406c20:	20000050                                P.. 

00406c24 <_init>:
  406c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c26:	bf00      	nop
  406c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c2a:	bc08      	pop	{r3}
  406c2c:	469e      	mov	lr, r3
  406c2e:	4770      	bx	lr

00406c30 <__init_array_start>:
  406c30:	00405e25 	.word	0x00405e25

00406c34 <__frame_dummy_init_array_entry>:
  406c34:	004000f1                                ..@.

00406c38 <_fini>:
  406c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c3a:	bf00      	nop
  406c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c3e:	bc08      	pop	{r3}
  406c40:	469e      	mov	lr, r3
  406c42:	4770      	bx	lr

00406c44 <__fini_array_start>:
  406c44:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <q0>:
2000000c:	0000 3f80                                   ...?

20000010 <beta>:
20000010:	c70d 3e1a                                   ...>

20000014 <TX_READY.9530>:
20000014:	0001 0000                                   ....

20000018 <LoRaSettings>:
20000018:	e608 33d3 09f6 0108 0101 0001 0004 0000     ...3............
20000028:	00c8 0000 05dc 0000 0006 0000               ............

20000034 <uxCriticalNesting>:
20000034:	aaaa aaaa                                   ....

20000038 <xFreeBytesRemaining>:
20000038:	a000 0000                                   ....

2000003c <xNextTaskUnblockTime>:
2000003c:	ffff ffff                                   ....

20000040 <g_interrupt_enabled>:
20000040:	0001 0000                                   ....

20000044 <SystemCoreClock>:
20000044:	0900 003d                                   ..=.

20000048 <__fdlib_version>:
20000048:	0001 0000 0000 0000                         ........

20000050 <impure_data>:
20000050:	0000 0000 033c 2000 03a4 2000 040c 2000     ....<.. ... ... 
	...
20000084:	6c1c 0040 0000 0000 0000 0000 0000 0000     .l@.............
	...
200000f8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000108:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000478 <_impure_ptr>:
20000478:	0050 2000                                   P.. 

2000047c <__malloc_av_>:
	...
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 

20000884 <__malloc_trim_threshold>:
20000884:	0000 0002                                   ....

20000888 <__malloc_sbrk_base>:
20000888:	ffff ffff                                   ....
