Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  7 01:02:42 2024
| Host         : Daniels-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               305         
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.758     -755.921                    357                  817        0.180        0.000                      0                  817        2.000        0.000                       0                   405  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
syscon/clk_wizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0            {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0            {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                           5.258        0.000                      0                   43        0.180        0.000                      0                   43        3.500        0.000                       0                    45  
syscon/clk_wizard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  3.835        0.000                      0                  157        0.223        0.000                      0                  157        4.500        0.000                       0                    82  
  clk_out2_clk_wiz_0                  9.712        0.000                      0                  513        0.223        0.000                      0                  513        9.500        0.000                       0                   274  
  clkfbout_clk_wiz_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.758     -261.090                     74                   74        0.724        0.000                      0                   74  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        4.278        0.000                      0                    7        0.200        0.000                      0                    7  
sys_clk_pin         clk_out2_clk_wiz_0       -2.151     -397.112                    232                  232        0.739        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0       -3.421      -36.919                     11                   11        0.859        0.000                      0                   11  
**async_default**   sys_clk_pin         clk_out2_clk_wiz_0       -1.721      -60.801                     40                   40        0.909        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_10/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.518ns (20.229%)  route 2.043ns (79.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          2.043     7.895    syscon/reset_counter[30]
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.485    12.877    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
                         clock pessimism              0.391    13.269    
                         clock uncertainty           -0.035    13.233    
    SLICE_X31Y25         FDPE (Setup_fdpe_C_D)       -0.081    13.152    syscon/reset_counter_reg[31]_replica_10
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_2/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.518ns (22.786%)  route 1.755ns (77.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.755     7.607    syscon/reset_counter[30]
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    12.955    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.311    
    SLICE_X37Y26         FDPE (Setup_fdpe_C_D)       -0.109    13.202    syscon/reset_counter_reg[31]_replica_2
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.518ns (23.713%)  route 1.666ns (76.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.666     7.518    syscon/reset_counter[30]
    SLICE_X29Y30         FDPE                                         r  syscon/reset_counter_reg[31]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491    12.883    syscon/XCLK
    SLICE_X29Y30         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y30         FDPE (Setup_fdpe_C_D)       -0.081    13.158    syscon/reset_counter_reg[31]_replica
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_7/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.518ns (25.430%)  route 1.519ns (74.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.519     7.371    syscon/reset_counter[30]
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491    12.883    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X35Y28         FDPE (Setup_fdpe_C_D)       -0.109    13.130    syscon/reset_counter_reg[31]_replica_7
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_8/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.518ns (27.856%)  route 1.342ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.342     7.193    syscon/reset_counter[30]
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.487    12.879    syscon/XCLK
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDPE (Setup_fdpe_C_D)       -0.058    13.177    syscon/reset_counter_reg[31]_replica_8
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (27.995%)  route 1.332ns (72.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.332     7.184    syscon/reset_counter[30]
    SLICE_X32Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491    12.883    syscon/XCLK
    SLICE_X32Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_1/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X32Y28         FDPE (Setup_fdpe_C_D)       -0.028    13.211    syscon/reset_counter_reg[31]_replica_1
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_11/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.518ns (29.093%)  route 1.263ns (70.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.263     7.114    syscon/reset_counter[30]
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.488    12.880    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.236    
    SLICE_X29Y22         FDPE (Setup_fdpe_C_D)       -0.081    13.155    syscon/reset_counter_reg[31]_replica_11
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_9/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.518ns (28.819%)  route 1.279ns (71.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.279     7.131    syscon/reset_counter[30]
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    12.878    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X33Y24         FDPE (Setup_fdpe_C_D)       -0.058    13.176    syscon/reset_counter_reg[31]_replica_9
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_3/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.518ns (29.767%)  route 1.222ns (70.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.222     7.074    syscon/reset_counter[30]
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.495    12.887    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.243    
    SLICE_X33Y32         FDPE (Setup_fdpe_C_D)       -0.067    13.176    syscon/reset_counter_reg[31]_replica_3
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_5/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.518ns (31.771%)  route 1.112ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.665     5.334    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.852 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          1.112     6.964    syscon/reset_counter[30]
    SLICE_X28Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.485    12.877    syscon/XCLK
    SLICE_X28Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_5/C
                         clock pessimism              0.391    13.269    
                         clock uncertainty           -0.035    13.233    
    SLICE_X28Y24         FDPE (Setup_fdpe_C_D)       -0.028    13.205    syscon/reset_counter_reg[31]_replica_5
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  6.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.470    syscon/XCLK
    SLICE_X33Y18         FDPE                                         r  syscon/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  syscon/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.112     1.723    syscon/reset_counter[4]
    SLICE_X32Y18         FDPE                                         r  syscon/reset_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.824     1.983    syscon/XCLK
    SLICE_X32Y18         FDPE                                         r  syscon/reset_counter_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X32Y18         FDPE (Hold_fdpe_C_D)         0.060     1.543    syscon/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica_4/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.252%)  route 0.128ns (43.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.469    syscon/XCLK
    SLICE_X34Y19         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  syscon/reset_counter_reg[30]/Q
                         net (fo=13, routed)          0.128     1.761    syscon/reset_counter[30]
    SLICE_X33Y19         FDPE                                         r  syscon/reset_counter_reg[31]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.823     1.982    syscon/XCLK
    SLICE_X33Y19         FDPE                                         r  syscon/reset_counter_reg[31]_replica_4/C
                         clock pessimism             -0.480     1.502    
    SLICE_X33Y19         FDPE (Hold_fdpe_C_D)         0.072     1.574    syscon/reset_counter_reg[31]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  syscon/reset_counter_reg[21]/Q
                         net (fo=1, routed)           0.112     1.744    syscon/reset_counter[21]
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[22]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y21         FDPE (Hold_fdpe_C_D)         0.076     1.543    syscon/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  syscon/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.112     1.744    syscon/reset_counter[12]
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.980    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[13]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X32Y21         FDPE (Hold_fdpe_C_D)         0.076     1.543    syscon/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  syscon/reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.112     1.743    syscon/reset_counter[22]
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[23]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y21         FDPE (Hold_fdpe_C_D)         0.060     1.527    syscon/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  syscon/reset_counter_reg[13]/Q
                         net (fo=1, routed)           0.112     1.743    syscon/reset_counter[13]
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.980    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X32Y21         FDPE (Hold_fdpe_C_D)         0.060     1.527    syscon/reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.468    syscon/XCLK
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  syscon/reset_counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.779    syscon/reset_counter[16]
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[17]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X33Y20         FDPE (Hold_fdpe_C_D)         0.066     1.534    syscon/reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.470    syscon/XCLK
    SLICE_X33Y18         FDPE                                         r  syscon/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  syscon/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.170     1.781    syscon/reset_counter[1]
    SLICE_X33Y18         FDPE                                         r  syscon/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.824     1.983    syscon/XCLK
    SLICE_X33Y18         FDPE                                         r  syscon/reset_counter_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X33Y18         FDPE (Hold_fdpe_C_D)         0.066     1.536    syscon/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.468    syscon/XCLK
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  syscon/reset_counter_reg[17]/Q
                         net (fo=1, routed)           0.176     1.786    syscon/reset_counter[17]
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X33Y20         FDPE                                         r  syscon/reset_counter_reg[18]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X33Y20         FDPE (Hold_fdpe_C_D)         0.070     1.538    syscon/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDPE (Prop_fdpe_C_Q)         0.148     1.615 r  syscon/reset_counter_reg[25]/Q
                         net (fo=1, routed)           0.113     1.729    syscon/reset_counter[25]
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X34Y21         FDPE                                         r  syscon/reset_counter_reg[26]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y21         FDPE (Hold_fdpe_C_D)         0.011     1.478    syscon/reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { XCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  XCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y18    syscon/reset_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X32Y21    syscon/reset_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y20    syscon/reset_counter_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X33Y20    syscon/reset_counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y18    syscon/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y18    syscon/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y18    syscon/reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y18    syscon/reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y21    syscon/reset_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  syscon/clk_wizard/inst/clk_in1
  To Clock:  syscon/clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         syscon/clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { syscon/clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.978ns (16.969%)  route 4.785ns (83.031%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 f  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 f  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           0.603     5.211    C0/count_sel[5]_i_4_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124     5.335 r  C0/STATE[0]_i_2/O
                         net (fo=1, routed)           1.594     6.928    C0/STATE[0]_i_2_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.150     7.078 r  C0/STATE[0]_i_1/O
                         net (fo=1, routed)           0.342     7.420    C0/STATE[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/C
                         clock pessimism              0.105    11.593    
                         clock uncertainty           -0.072    11.521    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.266    11.255    C0/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.672%)  route 4.138ns (83.328%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.867     6.623    C0/count_sel[5]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.482    11.485    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
                         clock pessimism              0.162    11.647    
                         clock uncertainty           -0.072    11.575    
    SLICE_X29Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.370    C0/count_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.672%)  route 4.138ns (83.328%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.867     6.623    C0/count_sel[5]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.482    11.485    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[5]/C
                         clock pessimism              0.162    11.647    
                         clock uncertainty           -0.072    11.575    
    SLICE_X29Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.370    C0/count_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 C0/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.890ns (17.893%)  route 4.084ns (82.107%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.656     1.659    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  C0/STATE_reg[1]/Q
                         net (fo=23, routed)          1.731     3.908    C0/STATE_reg_n_0_[1]
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.032 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           1.117     5.149    C0/STATE[2]_i_5_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           1.236     6.509    C0/STATE
    SLICE_X28Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     6.633    C0/STATE[2]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.482    11.485    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
                         clock pessimism              0.105    11.590    
                         clock uncertainty           -0.072    11.518    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077    11.595    C0/STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.927%)  route 3.791ns (82.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.519     6.276    C0/count_sel[5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[0]/C
                         clock pessimism              0.105    11.591    
                         clock uncertainty           -0.072    11.519    
    SLICE_X32Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.350    C0/count_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.927%)  route 3.791ns (82.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.519     6.276    C0/count_sel[5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[1]/C
                         clock pessimism              0.105    11.591    
                         clock uncertainty           -0.072    11.519    
    SLICE_X32Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.350    C0/count_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.927%)  route 3.791ns (82.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.519     6.276    C0/count_sel[5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[2]/C
                         clock pessimism              0.105    11.591    
                         clock uncertainty           -0.072    11.519    
    SLICE_X32Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.350    C0/count_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.927%)  route 3.791ns (82.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C0/count_sel_reg[4]/Q
                         net (fo=4, routed)           1.192     3.305    C0/sel[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     3.429 r  C0/STATE[2]_i_4/O
                         net (fo=2, routed)           1.054     4.484    C0/STATE[2]_i_4_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           1.025     5.633    C0/count_sel[5]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.757 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.519     6.276    C0/count_sel[5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[3]/C
                         clock pessimism              0.105    11.591    
                         clock uncertainty           -0.072    11.519    
    SLICE_X32Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.350    C0/count_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 C0/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.890ns (18.250%)  route 3.987ns (81.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.656     1.659    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  C0/STATE_reg[1]/Q
                         net (fo=23, routed)          1.731     3.908    C0/STATE_reg_n_0_[1]
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.032 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           1.117     5.149    C0/STATE[2]_i_5_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           1.139     6.412    C0/STATE
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.536 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     6.536    C0/STATE[1]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
                         clock pessimism              0.161    11.649    
                         clock uncertainty           -0.072    11.577    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.077    11.654    C0/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 C1/spi_clk_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/spi_clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.680%)  route 3.379ns (80.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C1/clk_out1
    SLICE_X31Y24         FDRE                                         r  C1/spi_clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  C1/spi_clk_count_reg[9]/Q
                         net (fo=2, routed)           0.979     3.092    C1/spi_clk_count_reg[9]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.216 f  C1/spi_clk_count[0]_i_6/O
                         net (fo=1, routed)           1.110     4.326    C1/spi_clk_count[0]_i_6_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.450 f  C1/spi_clk_count[0]_i_3/O
                         net (fo=3, routed)           0.952     5.402    C1/spi_clk_count[0]_i_3_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.526 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.338     5.864    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  C1/spi_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.482    11.485    C1/clk_out1
    SLICE_X30Y24         FDRE                                         r  C1/spi_clk_count_reg[0]/C
                         clock pessimism              0.140    11.625    
                         clock uncertainty           -0.072    11.553    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524    11.029    C1/spi_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 C1/rx_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/rx_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.436%)  route 0.105ns (29.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C1/clk_out1
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  C1/rx_count_reg[1]/Q
                         net (fo=3, routed)           0.105     0.805    C1/rx_count_reg_n_0_[1]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.101     0.906 r  C1/rx_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.906    C1/rx_count[3]
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.817     0.819    C1/clk_out1
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[3]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.131     0.684    C1/rx_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.254%)  route 0.104ns (29.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.550     0.552    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          0.104     0.804    C0/sel[0]
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.098     0.902 r  C0/count_sel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.902    C0/count_sel[3]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[3]/C
                         clock pessimism             -0.265     0.552    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.121     0.673    C0/count_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 C1/rx_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/rx_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.183%)  route 0.105ns (29.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C1/clk_out1
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  C1/rx_count_reg[1]/Q
                         net (fo=3, routed)           0.105     0.805    C1/rx_count_reg_n_0_[1]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.098     0.903 r  C1/rx_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.903    C1/rx_count[2]
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.817     0.819    C1/clk_out1
    SLICE_X34Y26         FDRE                                         r  C1/rx_count_reg[2]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120     0.673    C1/rx_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 C0/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/exeRst_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  C0/STATE_reg[1]/Q
                         net (fo=23, routed)          0.140     0.856    C0/STATE_reg_n_0_[1]
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.048     0.904 r  C0/exeRst_i_1/O
                         net (fo=1, routed)           0.000     0.904    C0/exeRst_i_1_n_0
    SLICE_X33Y23         FDSE                                         r  C0/exeRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X33Y23         FDSE                                         r  C0/exeRst_reg/C
                         clock pessimism             -0.252     0.566    
    SLICE_X33Y23         FDSE (Hold_fdse_C_D)         0.107     0.673    C0/exeRst_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 C0/exeRst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/prevSTATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (68.953%)  route 0.102ns (31.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C0/clk_out1
    SLICE_X33Y23         FDSE                                         r  C0/exeRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDSE (Prop_fdse_C_Q)         0.128     0.681 f  C0/exeRst_reg/Q
                         net (fo=8, routed)           0.102     0.783    C0/exeRst
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.099     0.882 r  C0/prevSTATE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.882    C0/prevSTATE[2]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/C
                         clock pessimism             -0.265     0.553    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092     0.645    C0/prevSTATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/FSM_onehot_RxTxSTATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C1/clk_out1
    SLICE_X32Y23         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  C1/FSM_onehot_RxTxSTATE_reg[2]/Q
                         net (fo=13, routed)          0.162     0.878    C1/FSM_onehot_RxTxSTATE_reg_n_0_[2]
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.923 r  C1/FSM_onehot_RxTxSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.923    C1/FSM_onehot_RxTxSTATE[0]_i_1_n_0
    SLICE_X32Y23         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C1/clk_out1
    SLICE_X32Y23         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/C
                         clock pessimism             -0.265     0.553    
    SLICE_X32Y23         FDSE (Hold_fdse_C_D)         0.121     0.674    C1/FSM_onehot_RxTxSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keypad/FSM_onehot_columns_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.495%)  route 0.191ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  keypad/FSM_onehot_columns_reg[8]/Q
                         net (fo=3, routed)           0.191     0.884    keypad/FSM_onehot_columns_reg_n_0_[8]
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[9]/C
                         clock pessimism             -0.265     0.553    
    SLICE_X31Y23         FDCE (Hold_fdce_C_D)         0.076     0.629    keypad/FSM_onehot_columns_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C0/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.550     0.552    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  C0/STATE_reg[2]/Q
                         net (fo=15, routed)          0.175     0.891    C0/STATE_reg_n_0_[2]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    C0/STATE[2]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
                         clock pessimism             -0.265     0.552    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.120     0.672    C0/STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/slave_select_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.553     0.555    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.164     0.719 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.175     0.894    C0/SS_CLS_OBUF
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  C0/slave_select_i_1/O
                         net (fo=1, routed)           0.000     0.939    C0/slave_select_i_1_n_0
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
                         clock pessimism             -0.265     0.555    
    SLICE_X30Y22         FDSE (Hold_fdse_C_D)         0.120     0.675    C0/slave_select_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/sclk_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.208ns (53.118%)  route 0.184ns (46.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C1/clk_out1
    SLICE_X32Y23         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  C1/FSM_onehot_RxTxSTATE_reg[1]/Q
                         net (fo=34, routed)          0.184     0.900    C1/FSM_onehot_RxTxSTATE_reg_n_0_[1]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.044     0.944 r  C1/sclk_buffer_i_1/O
                         net (fo=1, routed)           0.000     0.944    C1/sclk_buffer_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C1/sclk_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C1/clk_out1
    SLICE_X33Y23         FDRE                                         r  C1/sclk_buffer_reg/C
                         clock pessimism             -0.252     0.566    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.107     0.673    C1/sclk_buffer_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    syscon/clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y23     C0/STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y23     C0/STATE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y25     C0/STATE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y23     C0/begin_transmission_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     C0/count_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     C0/count_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     C0/count_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     C0/count_sel_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     C0/STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     C0/STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25     C0/STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25     C0/STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/begin_transmission_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/begin_transmission_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y24     C0/count_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y24     C0/count_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     C0/STATE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     C0/STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25     C0/STATE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25     C0/STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/begin_transmission_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23     C0/begin_transmission_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y24     C0/count_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y24     C0/count_sel_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.699ns (27.064%)  route 7.274ns (72.936%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.485    11.636    ToF/data_wr0
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489    21.492    ToF/clk_out2
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[2]/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.080    21.517    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    21.348    ToF/data_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.699ns (27.064%)  route 7.274ns (72.936%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.485    11.636    ToF/data_wr0
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489    21.492    ToF/clk_out2
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[3]/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.080    21.517    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    21.348    ToF/data_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.699ns (27.064%)  route 7.274ns (72.936%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.485    11.636    ToF/data_wr0
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489    21.492    ToF/clk_out2
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[6]/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.080    21.517    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    21.348    ToF/data_wr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.699ns (27.064%)  route 7.274ns (72.936%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.485    11.636    ToF/data_wr0
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489    21.492    ToF/clk_out2
    SLICE_X34Y29         FDRE                                         r  ToF/data_wr_reg[7]/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.080    21.517    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    21.348    ToF/data_wr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.699ns (27.449%)  route 7.134ns (72.551%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.345    11.496    ToF/data_wr0
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/clk_out2
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[0]/C
                         clock pessimism              0.105    21.594    
                         clock uncertainty           -0.080    21.514    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    21.309    ToF/data_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.309    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.699ns (27.449%)  route 7.134ns (72.551%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.345    11.496    ToF/data_wr0
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/clk_out2
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[1]/C
                         clock pessimism              0.105    21.594    
                         clock uncertainty           -0.080    21.514    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    21.309    ToF/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.309    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.699ns (27.449%)  route 7.134ns (72.551%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.345    11.496    ToF/data_wr0
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/clk_out2
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[4]/C
                         clock pessimism              0.105    21.594    
                         clock uncertainty           -0.080    21.514    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    21.309    ToF/data_wr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.309    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/data_wr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.699ns (27.449%)  route 7.134ns (72.551%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          1.374     9.905    ToF/i2c/state[3]_i_11_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.029 r  ToF/i2c/data_wr[7]_i_5/O
                         net (fo=1, routed)           0.998    11.027    ToF/i2c/data_wr[7]_i_5_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  ToF/i2c/data_wr[7]_i_1/O
                         net (fo=8, routed)           0.345    11.496    ToF/data_wr0
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/clk_out2
    SLICE_X35Y27         FDRE                                         r  ToF/data_wr_reg[5]/C
                         clock pessimism              0.105    21.594    
                         clock uncertainty           -0.080    21.514    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    21.309    ToF/data_wr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.309    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 2.699ns (26.681%)  route 7.417ns (73.319%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.491 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          2.193    10.725    ToF/i2c/state[3]_i_11_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  ToF/i2c/ena_i_5/O
                         net (fo=1, routed)           0.806    11.655    ToF/i2c/ena_i_5_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.779 r  ToF/i2c/ena_i_1/O
                         net (fo=1, routed)           0.000    11.779    ToF/i2c_n_60
    SLICE_X33Y21         FDCE                                         r  ToF/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.488    21.491    ToF/clk_out2
    SLICE_X33Y21         FDCE                                         r  ToF/ena_reg/C
                         clock pessimism              0.162    21.653    
                         clock uncertainty           -0.080    21.573    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.029    21.602    ToF/ena_reg
  -------------------------------------------------------------------
                         required time                         21.602    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.837ns  (required time - arrival time)
  Source:                 ToF/i2c/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/rw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 2.699ns (26.860%)  route 7.349ns (73.140%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.660     1.663    ToF/i2c/clk_out2
    SLICE_X33Y21         FDPE                                         r  ToF/i2c/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE (Prop_fdpe_C_Q)         0.456     2.119 r  ToF/i2c/busy_reg/Q
                         net (fo=26, routed)          2.130     4.249    ToF/i2c/busy
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  ToF/i2c/busy_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     4.373    ToF/i2c/busy_cnt[7]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.905 r  ToF/i2c/busy_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.905    ToF/i2c/busy_cnt_reg[7]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ToF/i2c/busy_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ToF/i2c/busy_cnt_reg[7]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  ToF/i2c/busy_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.133    ToF/i2c/busy_cnt_reg[11]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.462 f  ToF/i2c/busy_cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.805     6.267    ToF/i2c/D[15]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.332     6.599 f  ToF/i2c/data_wr[7]_i_19/O
                         net (fo=1, routed)           0.650     7.249    ToF/i2c/data_wr[7]_i_19_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.575 f  ToF/i2c/data_wr[7]_i_11/O
                         net (fo=3, routed)           0.833     8.408    ToF/i2c/data_wr[7]_i_11_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.532 f  ToF/i2c/state[3]_i_11/O
                         net (fo=13, routed)          2.164    10.696    ToF/i2c/state[3]_i_11_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.820 r  ToF/i2c/rw_i_5/O
                         net (fo=1, routed)           0.767    11.587    ToF/i2c/rw_i_5_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.711 r  ToF/i2c/rw_i_1/O
                         net (fo=1, routed)           0.000    11.711    ToF/i2c_n_62
    SLICE_X33Y30         FDRE                                         r  ToF/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489    21.492    ToF/clk_out2
    SLICE_X33Y30         FDRE                                         r  ToF/rw_reg/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.080    21.517    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.031    21.548    ToF/rw_reg
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  9.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ToF/i2c/data_rd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/eeprom_data_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.826%)  route 0.135ns (45.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X30Y28         FDCE                                         r  ToF/i2c/data_rd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  ToF/i2c/data_rd_reg[5]/Q
                         net (fo=13, routed)          0.135     0.854    ToF/data_rd[5]
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][5]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.063     0.631    ToF/eeprom_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ToF/i2c/data_rd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/eeprom_data_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.221%)  route 0.144ns (46.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X30Y28         FDCE                                         r  ToF/i2c/data_rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  ToF/i2c/data_rd_reg[6]/Q
                         net (fo=13, routed)          0.144     0.863    ToF/data_rd[6]
    SLICE_X31Y27         FDRE                                         r  ToF/eeprom_data_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X31Y27         FDRE                                         r  ToF/eeprom_data_reg[7][6]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.070     0.638    ToF/eeprom_data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ToF/i2c/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/eeprom_data_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.381%)  route 0.143ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X30Y28         FDCE                                         r  ToF/i2c/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  ToF/i2c/data_rd_reg[0]/Q
                         net (fo=13, routed)          0.143     0.862    ToF/data_rd[0]
    SLICE_X28Y27         FDRE                                         r  ToF/eeprom_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X28Y27         FDRE                                         r  ToF/eeprom_data_reg[3][0]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.064     0.632    ToF/eeprom_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ToF/i2c/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  ToF/i2c/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.149     0.868    ToF/i2c/data_rx_reg_n_0_[0]
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  ToF/i2c/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.913    ToF/i2c/data_rx[0]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.819     0.821    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     0.676    ToF/i2c/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ToF/i2c/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X34Y22         FDPE                                         r  ToF/i2c/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     0.719 r  ToF/i2c/sda_int_reg/Q
                         net (fo=3, routed)           0.149     0.868    ToF/i2c/sda_int_reg_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  ToF/i2c/sda_int_i_1/O
                         net (fo=1, routed)           0.000     0.913    ToF/i2c/sda_int_i_1_n_0
    SLICE_X34Y22         FDPE                                         r  ToF/i2c/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.819     0.821    ToF/i2c/clk_out2
    SLICE_X34Y22         FDPE                                         r  ToF/i2c/sda_int_reg/C
                         clock pessimism             -0.266     0.555    
    SLICE_X34Y22         FDPE (Hold_fdpe_C_D)         0.121     0.676    ToF/i2c/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ToF/i2c/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.555     0.557    ToF/i2c/clk_out2
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  ToF/i2c/scl_ena_reg/Q
                         net (fo=2, routed)           0.149     0.870    ToF/i2c/scl_ena_reg_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.915 r  ToF/i2c/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     0.915    ToF/i2c/scl_ena_i_1_n_0
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.822     0.824    ToF/i2c/clk_out2
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/scl_ena_reg/C
                         clock pessimism             -0.267     0.557    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.121     0.678    ToF/i2c/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ToF/i2c/data_rd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/eeprom_data_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.221%)  route 0.144ns (46.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X30Y28         FDCE                                         r  ToF/i2c/data_rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  ToF/i2c/data_rd_reg[6]/Q
                         net (fo=13, routed)          0.144     0.863    ToF/data_rd[6]
    SLICE_X30Y29         FDRE                                         r  ToF/eeprom_data_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.820     0.822    ToF/clk_out2
    SLICE_X30Y29         FDRE                                         r  ToF/eeprom_data_reg[8][6]/C
                         clock pessimism             -0.252     0.570    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.052     0.622    ToF/eeprom_data_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ToF/i2c/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.559     0.561    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148     0.709 f  ToF/i2c/count_reg[3]/Q
                         net (fo=16, routed)          0.117     0.825    ToF/i2c/count_reg_n_0_[3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I3_O)        0.098     0.923 r  ToF/i2c/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.923    ToF/i2c/count[5]
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.827     0.829    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[5]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121     0.682    ToF/i2c/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ToF/i2c/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.559     0.561    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148     0.709 f  ToF/i2c/count_reg[3]/Q
                         net (fo=16, routed)          0.119     0.827    ToF/i2c/count_reg_n_0_[3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.098     0.925 r  ToF/i2c/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    ToF/i2c/count[4]
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.827     0.829    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[4]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.120     0.681    ToF/i2c/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ToF/i2c/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ToF/i2c/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.719%)  route 0.221ns (54.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X33Y27         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  ToF/i2c/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.221     0.916    ToF/i2c/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  ToF/i2c/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    ToF/i2c/bit_cnt[2]_i_1_n_0
    SLICE_X34Y30         FDPE                                         r  ToF/i2c/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.822     0.824    ToF/i2c/clk_out2
    SLICE_X34Y30         FDPE                                         r  ToF/i2c/bit_cnt_reg[2]/C
                         clock pessimism             -0.233     0.591    
    SLICE_X34Y30         FDPE (Hold_fdpe_C_D)         0.121     0.712    ToF/i2c/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    syscon/clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y22     ToF/SS_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y24     ToF/SS_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y24     ToF/SS_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y25     ToF/SS_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y25     ToF/SS_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y25     ToF/SS_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y25     ToF/SS_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y26     ToF/SS_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y22     ToF/SS_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y22     ToF/SS_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y22     ToF/SS_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y22     ToF/SS_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y24     ToF/SS_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     ToF/SS_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    syscon/clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           74  Failing Endpoints,  Worst Slack       -3.758ns,  Total Violation     -261.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.226ns  (logic 0.580ns (47.299%)  route 0.646ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]/Q
                         net (fo=2, routed)           0.301    14.083    keypad/Q[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  keypad/count[4]_i_1/O
                         net (fo=5, routed)           0.345    14.552    keypad/count0
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    keypad/CLK
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[0]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    keypad/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.226ns  (logic 0.580ns (47.299%)  route 0.646ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]/Q
                         net (fo=2, routed)           0.301    14.083    keypad/Q[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  keypad/count[4]_i_1/O
                         net (fo=5, routed)           0.345    14.552    keypad/count0
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    keypad/CLK
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[1]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    keypad/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.226ns  (logic 0.580ns (47.299%)  route 0.646ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]/Q
                         net (fo=2, routed)           0.301    14.083    keypad/Q[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  keypad/count[4]_i_1/O
                         net (fo=5, routed)           0.345    14.552    keypad/count0
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    keypad/CLK
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[2]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    keypad/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.226ns  (logic 0.580ns (47.299%)  route 0.646ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]/Q
                         net (fo=2, routed)           0.301    14.083    keypad/Q[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  keypad/count[4]_i_1/O
                         net (fo=5, routed)           0.345    14.552    keypad/count0
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    keypad/CLK
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[3]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    keypad/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.226ns  (logic 0.580ns (47.299%)  route 0.646ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]/Q
                         net (fo=2, routed)           0.301    14.083    keypad/Q[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  keypad/count[4]_i_1/O
                         net (fo=5, routed)           0.345    14.552    keypad/count0
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    keypad/CLK
    SLICE_X34Y24         FDRE                                         r  keypad/count_reg[4]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    keypad/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_ss_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    14.477    C0/Q[0]_repN_9_alias
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    C0/clk_out1
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[10]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    10.797    C0/count_ss_reg[10]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                 -3.680    

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_ss_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    14.477    C0/Q[0]_repN_9_alias
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    C0/clk_out1
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[11]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    10.797    C0/count_ss_reg[11]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                 -3.680    

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_ss_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    14.477    C0/Q[0]_repN_9_alias
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    C0/clk_out1
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[8]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    10.797    C0/count_ss_reg[8]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                 -3.680    

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_ss_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    14.477    C0/Q[0]_repN_9_alias
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    C0/clk_out1
    SLICE_X32Y27         FDRE                                         r  C0/count_ss_reg[9]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    10.797    C0/count_ss_reg[9]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                 -3.680    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_sel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.147%)  route 0.680ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 r  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.680    14.462    C0/Q[0]_repN_6_alias
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.483    11.486    C0/clk_out1
    SLICE_X32Y24         FDRE                                         r  C0/count_sel_reg[0]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.169    11.318    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524    10.794    C0/count_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 -3.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/prevSTATE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C0/Q[0]_repN_11_alias
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C0/clk_out1
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X30Y22         FDRE (Hold_fdre_C_R)         0.009     0.998    C0/prevSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/slave_select_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C0/Q[0]_repN_11_alias
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X30Y22         FDSE (Hold_fdse_C_S)         0.009     0.998    C0/slave_select_reg
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C1/Q[0]_repN_11_alias
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C1/clk_out1
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X31Y22         FDRE (Hold_fdre_C_R)        -0.018     0.971    C1/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C1/Q[0]_repN_11_alias
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C1/clk_out1
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X31Y22         FDRE (Hold_fdre_C_R)        -0.018     0.971    C1/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C1/Q[0]_repN_11_alias
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C1/clk_out1
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X31Y22         FDRE (Hold_fdre_C_R)        -0.018     0.971    C1/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_11/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  syscon/reset_counter_reg[31]_replica_11/Q
                         net (fo=6, routed)           0.113     1.721    C1/Q[0]_repN_11_alias
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C1/clk_out1
    SLICE_X31Y22         FDRE                                         r  C1/shift_register_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X31Y22         FDRE (Hold_fdre_C_R)        -0.018     0.971    C1/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/STATE_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.102%)  route 0.158ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.158     1.764    C0/Q[0]_repN_10_alias
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.169     0.986    
    SLICE_X28Y25         FDRE (Hold_fdre_C_R)         0.009     0.995    C0/STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_sel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.102%)  route 0.158ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.158     1.764    C0/Q[0]_repN_10_alias
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[4]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.169     0.986    
    SLICE_X29Y25         FDRE (Hold_fdre_C_R)        -0.018     0.968    C0/count_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/count_sel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.102%)  route 0.158ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.158     1.764    C0/Q[0]_repN_10_alias
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X29Y25         FDRE                                         r  C0/count_sel_reg[5]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.169     0.986    
    SLICE_X29Y25         FDRE (Hold_fdre_C_R)        -0.018     0.968    C0/count_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X28Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.628 r  syscon/reset_counter_reg[31]_replica_5/Q
                         net (fo=1, routed)           0.050     1.678    C1/Q[0]_repN_5_alias
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.723 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.113     1.836    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  C1/spi_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C1/clk_out1
    SLICE_X30Y24         FDRE                                         r  C1/spi_clk_count_reg[0]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.169     0.986    
    SLICE_X30Y24         FDRE (Hold_fdre_C_R)         0.009     0.995    C1/spi_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.841    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.854ns (17.680%)  route 3.976ns (82.320%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 f  ToF/start_reg/Q
                         net (fo=9, routed)           1.083     3.282    ToF/start
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.124     3.406 f  ToF/STATE[0]_i_3/O
                         net (fo=1, routed)           0.957     4.363    C0/STATE_reg[0]_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.487 r  C0/STATE[0]_i_2/O
                         net (fo=1, routed)           1.594     6.081    C0/STATE[0]_i_2_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.150     6.231 r  C0/STATE[0]_i_1/O
                         net (fo=1, routed)           0.342     6.573    C0/STATE[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.266    10.851    C0/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.362%)  route 2.875ns (77.638%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 r  ToF/start_reg/Q
                         net (fo=9, routed)           0.521     2.720    C0/start
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.844 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           1.117     3.961    C0/STATE[2]_i_5_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.085 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           1.236     5.322    C0/STATE
    SLICE_X28Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     5.446    C0/STATE[2]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.482    11.485    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
                         clock pessimism             -0.171    11.314    
                         clock uncertainty           -0.200    11.114    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077    11.191    C0/STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.828ns (22.966%)  route 2.777ns (77.034%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 r  ToF/start_reg/Q
                         net (fo=9, routed)           0.521     2.720    C0/start
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.844 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           1.117     3.961    C0/STATE[2]_i_5_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.085 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           1.139     5.224    C0/STATE
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.348 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.348    C0/STATE[1]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.077    11.194    C0/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.841%)  route 2.076ns (78.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 f  ToF/start_reg/Q
                         net (fo=9, routed)           2.076     4.275    C0/start
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.399 r  C0/prevSTATE[2]_i_1/O
                         net (fo=1, routed)           0.000     4.399    C0/prevSTATE[2]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031    11.148    C0/prevSTATE_reg[2]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/slave_select_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.580ns (24.979%)  route 1.742ns (75.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 f  ToF/start_reg/Q
                         net (fo=9, routed)           1.742     3.941    C0/start
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.065 r  C0/slave_select_i_1/O
                         net (fo=1, routed)           0.000     4.065    C0/slave_select_i_1_n_0
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X30Y22         FDSE (Setup_fdse_C_D)        0.077    11.194    C0/slave_select_reg
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.012%)  route 1.739ns (74.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 f  ToF/start_reg/Q
                         net (fo=9, routed)           1.739     3.938    C0/start
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.062 r  C0/prevSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     4.062    C0/prevSTATE[0]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.081    11.198    C0/prevSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.580ns (30.555%)  route 1.318ns (69.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.740     1.743    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.456     2.199 r  ToF/start_reg/Q
                         net (fo=9, routed)           1.318     3.517    C0/start
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  C0/prevSTATE[1]_i_1/O
                         net (fo=1, routed)           0.000     3.641    C0/prevSTATE[1]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.485    11.488    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[1]/C
                         clock pessimism             -0.171    11.318    
                         clock uncertainty           -0.200    11.117    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031    11.148    C0/prevSTATE_reg[1]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  7.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.993%)  route 0.589ns (76.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  ToF/start_reg/Q
                         net (fo=9, routed)           0.589     1.314    C0/start
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.359 r  C0/prevSTATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.359    C0/prevSTATE[1]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[1]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.200     1.067    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092     1.159    C0/prevSTATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.006%)  route 0.659ns (77.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  ToF/start_reg/Q
                         net (fo=9, routed)           0.659     1.384    C0/start
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.429 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.429    C0/STATE[1]_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X32Y23         FDRE                                         r  C0/STATE_reg[1]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.200     1.067    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.120     1.187    C0/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.296%)  route 0.778ns (80.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  ToF/start_reg/Q
                         net (fo=9, routed)           0.778     1.503    C0/start
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.548 r  C0/prevSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.548    C0/prevSTATE[0]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C0/clk_out1
    SLICE_X30Y22         FDRE                                         r  C0/prevSTATE_reg[0]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.200     1.069    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.121     1.190    C0/prevSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/slave_select_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.276%)  route 0.779ns (80.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  ToF/start_reg/Q
                         net (fo=9, routed)           0.779     1.504    C0/start
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.549 r  C0/slave_select_i_1/O
                         net (fo=1, routed)           0.000     1.549    C0/slave_select_i_1_n_0
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.200     1.069    
    SLICE_X30Y22         FDSE (Hold_fdse_C_D)         0.120     1.189    C0/slave_select_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/prevSTATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.932%)  route 0.913ns (83.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  ToF/start_reg/Q
                         net (fo=9, routed)           0.913     1.637    C0/start
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.682 r  C0/prevSTATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.682    C0/prevSTATE[2]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/prevSTATE_reg[2]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.200     1.067    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092     1.159    C0/prevSTATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.319%)  route 0.906ns (79.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  ToF/start_reg/Q
                         net (fo=9, routed)           0.457     1.182    C0/start
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.227 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           0.448     1.675    C0/STATE
    SLICE_X28Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.720 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    C0/STATE[2]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.815     0.817    C0/clk_out1
    SLICE_X28Y25         FDRE                                         r  C0/STATE_reg[2]/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.200     1.066    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.120     1.186    C0/STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 ToF/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C0/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.232ns (18.146%)  route 1.047ns (81.854%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.582     0.584    ToF/clk_out2
    SLICE_X37Y30         FDCE                                         r  ToF/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  ToF/start_reg/Q
                         net (fo=9, routed)           0.457     1.182    C0/start
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.227 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           0.470     1.697    C0/STATE
    SLICE_X34Y23         LUT4 (Prop_lut4_I2_O)        0.046     1.743 r  C0/STATE[0]_i_1/O
                         net (fo=1, routed)           0.119     1.862    C0/STATE[0]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    C0/clk_out1
    SLICE_X33Y23         FDRE                                         r  C0/STATE_reg[0]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.200     1.067    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.005     1.072    C0/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :          232  Failing Endpoints,  Worst Slack       -2.151ns,  Total Violation     -397.112ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.940%)  route 1.357ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.748    23.343    ToF/busy_prev0
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[24]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.940%)  route 1.357ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.748    23.343    ToF/busy_prev0
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[25]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.940%)  route 1.357ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.748    23.343    ToF/busy_prev0
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[26]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.940%)  route 1.357ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.748    23.343    ToF/busy_prev0
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y36         FDRE                                         r  ToF/busy_cnt_reg[27]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.997%)  route 1.354ns (70.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.745    23.339    ToF/busy_prev0
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[20]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.997%)  route 1.354ns (70.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.745    23.339    ToF/busy_prev0
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[21]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.997%)  route 1.354ns (70.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.745    23.339    ToF/busy_prev0
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[22]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.997%)  route 1.354ns (70.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.745    23.339    ToF/busy_prev0
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.571    21.574    ToF/clk_out2
    SLICE_X41Y35         FDRE                                         r  ToF/busy_cnt_reg[23]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.177    21.397    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.192    ToF/busy_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.413%)  route 1.327ns (69.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.718    23.313    ToF/busy_prev0
    SLICE_X41Y33         FDRE                                         r  ToF/busy_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.569    21.572    ToF/clk_out2
    SLICE_X41Y33         FDRE                                         r  ToF/busy_cnt_reg[12]/C
                         clock pessimism              0.000    21.572    
                         clock uncertainty           -0.177    21.395    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.205    21.190    ToF/busy_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.190    
                         arrival time                         -23.313    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/busy_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.413%)  route 1.327ns (69.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 21.406 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.737    21.406    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.456    21.862 f  syscon/reset_counter_reg[31]_replica_2/Q
                         net (fo=6, routed)           0.609    22.471    ToF/Q[0]_repN_2_alias
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  ToF/busy_cnt[31]_i_1/O
                         net (fo=33, routed)          0.718    23.313    ToF/busy_prev0
    SLICE_X41Y33         FDRE                                         r  ToF/busy_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.569    21.572    ToF/clk_out2
    SLICE_X41Y33         FDRE                                         r  ToF/busy_cnt_reg[13]/C
                         clock pessimism              0.000    21.572    
                         clock uncertainty           -0.177    21.395    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.205    21.190    ToF/busy_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.190    
                         arrival time                         -23.313    
  -------------------------------------------------------------------
                         slack                                 -2.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.438%)  route 0.206ns (52.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.206     1.818    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  ToF/i2c/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     1.863    ToF/i2c/data_clk_prev_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  ToF/i2c/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.825     0.827    ToF/i2c/clk_out2
    SLICE_X32Y34         FDRE                                         r  ToF/i2c/data_clk_prev_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.177     1.004    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.120     1.124    ToF/i2c/data_clk_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.888%)  route 0.248ns (57.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.248     1.853    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  ToF/i2c/data_clk_i_1/O
                         net (fo=1, routed)           0.000     1.898    ToF/i2c/data_clk_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  ToF/i2c/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.816     0.818    ToF/i2c/clk_out2
    SLICE_X34Y25         FDRE                                         r  ToF/i2c/data_clk_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.177     0.995    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121     1.116    ToF/i2c/data_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.888%)  route 0.248ns (57.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.248     1.853    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.898 r  ToF/i2c/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     1.898    ToF/i2c/scl_clk_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  ToF/i2c/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.816     0.818    ToF/i2c/clk_out2
    SLICE_X34Y25         FDRE                                         r  ToF/i2c/scl_clk_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.177     0.995    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121     1.116    ToF/i2c/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.691%)  route 0.250ns (57.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.250     1.855    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  ToF/i2c/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    ToF/i2c_n_61
    SLICE_X34Y25         FDRE                                         r  ToF/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.816     0.818    ToF/clk_out2
    SLICE_X34Y25         FDRE                                         r  ToF/addr_reg[2]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.177     0.995    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120     1.115    ToF/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.295%)  route 0.219ns (48.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.469    syscon/XCLK
    SLICE_X29Y30         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  syscon/reset_counter_reg[31]_replica/Q
                         net (fo=2, routed)           0.163     1.774    ToF/i2c/Q[0]_repN_alias
    SLICE_X30Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  ToF/i2c/data_rx[5]_i_2/O
                         net (fo=1, routed)           0.056     1.875    ToF/i2c/data_rx[5]_i_2_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  ToF/i2c/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    ToF/i2c/data_rx[5]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  ToF/i2c/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.821     0.823    ToF/i2c/clk_out2
    SLICE_X30Y30         FDRE                                         r  ToF/i2c/data_rx_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.177     1.000    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.120     1.120    ToF/i2c/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.777%)  route 0.285ns (55.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.469    syscon/XCLK
    SLICE_X29Y30         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  syscon/reset_counter_reg[31]_replica/Q
                         net (fo=2, routed)           0.108     1.719    ToF/i2c/Q[0]_repN_alias
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  ToF/i2c/data_rx[1]_i_2/O
                         net (fo=1, routed)           0.177     1.940    ToF/i2c/data_rx[1]_i_2_n_0
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.985 r  ToF/i2c/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    ToF/i2c/data_rx[1]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120     1.122    ToF/i2c/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.292%)  route 0.279ns (54.708%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.469    syscon/XCLK
    SLICE_X33Y19         FDPE                                         r  syscon/reset_counter_reg[31]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  syscon/reset_counter_reg[31]_replica_4/Q
                         net (fo=1, routed)           0.110     1.720    ToF/i2c/Q[0]_repN_4_alias
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.765 r  ToF/i2c/data_rx[3]_i_2/O
                         net (fo=1, routed)           0.169     1.934    ToF/i2c/data_rx[3]_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  ToF/i2c/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.979    ToF/i2c/data_rx[3]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.091     1.093    ToF/i2c/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_8/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/eeprom_data_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.976%)  route 0.219ns (54.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.553     1.465    syscon/XCLK
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  syscon/reset_counter_reg[31]_replica_8/Q
                         net (fo=4, routed)           0.109     1.715    ToF/i2c/Q[0]_repN_8_alias
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  ToF/i2c/eeprom_data[7][7]_i_1_comp/O
                         net (fo=8, routed)           0.110     1.870    ToF/eeprom_data_reg[7]0
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.177     0.997    
    SLICE_X30Y27         FDRE (Hold_fdre_C_CE)       -0.016     0.981    ToF/eeprom_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_8/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/eeprom_data_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.976%)  route 0.219ns (54.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.553     1.465    syscon/XCLK
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  syscon/reset_counter_reg[31]_replica_8/Q
                         net (fo=4, routed)           0.109     1.715    ToF/i2c/Q[0]_repN_8_alias
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  ToF/i2c/eeprom_data[7][7]_i_1_comp/O
                         net (fo=8, routed)           0.110     1.870    ToF/eeprom_data_reg[7]0
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.177     0.997    
    SLICE_X30Y27         FDRE (Hold_fdre_C_CE)       -0.016     0.981    ToF/eeprom_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_8/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/eeprom_data_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.976%)  route 0.219ns (54.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.553     1.465    syscon/XCLK
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  syscon/reset_counter_reg[31]_replica_8/Q
                         net (fo=4, routed)           0.109     1.715    ToF/i2c/Q[0]_repN_8_alias
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  ToF/i2c/eeprom_data[7][7]_i_1_comp/O
                         net (fo=8, routed)           0.110     1.870    ToF/eeprom_data_reg[7]0
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.818     0.820    ToF/clk_out2
    SLICE_X30Y27         FDRE                                         r  ToF/eeprom_data_reg[7][5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.177     0.997    
    SLICE_X30Y27         FDRE (Hold_fdre_C_CE)       -0.016     0.981    ToF/eeprom_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.889    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -3.421ns,  Total Violation      -36.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.177%)  route 0.553ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.553    14.335    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.484    11.487    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[6]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.169    11.319    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    10.914    keypad/FSM_onehot_columns_reg[6]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.177%)  route 0.553ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.553    14.335    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.484    11.487    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[7]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.169    11.319    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    10.914    keypad/FSM_onehot_columns_reg[7]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.177%)  route 0.553ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.553    14.335    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.484    11.487    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[8]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.169    11.319    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    10.914    keypad/FSM_onehot_columns_reg[8]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.177%)  route 0.553ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.553    14.335    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.484    11.487    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[9]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.169    11.319    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    10.914    keypad/FSM_onehot_columns_reg[9]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.908%)  route 0.583ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.583    14.364    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[10]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.361    10.960    keypad/FSM_onehot_columns_reg[10]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.177%)  route 0.553ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.553    14.335    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDPE                                         f  keypad/FSM_onehot_columns_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.484    11.487    keypad/CLK
    SLICE_X31Y23         FDPE                                         r  keypad/FSM_onehot_columns_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.169    11.319    
    SLICE_X31Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    10.960    keypad/FSM_onehot_columns_reg[0]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.375    

Slack (VIOLATED) :        -3.362ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.908%)  route 0.583ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.583    14.364    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[1]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.002    keypad/FSM_onehot_columns_reg[1]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                 -3.362    

Slack (VIOLATED) :        -3.362ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.908%)  route 0.583ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 13.326 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    13.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    13.782 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.583    14.364    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486    11.489    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[4]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.169    11.321    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.002    keypad/FSM_onehot_columns_reg[4]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                 -3.362    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.830ns  (logic 0.456ns (54.947%)  route 0.374ns (45.053%))
  Logic Levels:           0  
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 13.332 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.663    13.332    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.456    13.788 f  syscon/reset_counter_reg[31]_replica_7/Q
                         net (fo=7, routed)           0.374    14.162    keypad/Q[0]_repN_7_alias
    SLICE_X35Y29         FDCE                                         f  keypad/FSM_onehot_columns_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.489    11.492    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[2]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.169    11.324    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    keypad/FSM_onehot_columns_reg[2]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.830ns  (logic 0.456ns (54.947%)  route 0.374ns (45.053%))
  Logic Levels:           0  
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 13.332 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.663    13.332    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.456    13.788 f  syscon/reset_counter_reg[31]_replica_7/Q
                         net (fo=7, routed)           0.374    14.162    keypad/Q[0]_repN_7_alias
    SLICE_X35Y29         FDCE                                         f  keypad/FSM_onehot_columns_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.489    11.492    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[3]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.169    11.324    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    keypad/FSM_onehot_columns_reg[3]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                 -3.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.472%)  route 0.150ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  syscon/reset_counter_reg[31]_replica_7/Q
                         net (fo=7, routed)           0.150     1.758    keypad/Q[0]_repN_7_alias
    SLICE_X35Y29         FDCE                                         f  keypad/FSM_onehot_columns_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.821     0.823    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.169     0.992    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.900    keypad/FSM_onehot_columns_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.472%)  route 0.150ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  syscon/reset_counter_reg[31]_replica_7/Q
                         net (fo=7, routed)           0.150     1.758    keypad/Q[0]_repN_7_alias
    SLICE_X35Y29         FDCE                                         f  keypad/FSM_onehot_columns_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.821     0.823    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.169     0.992    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.900    keypad/FSM_onehot_columns_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.472%)  route 0.150ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.555     1.467    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  syscon/reset_counter_reg[31]_replica_7/Q
                         net (fo=7, routed)           0.150     1.758    keypad/Q[0]_repN_7_alias
    SLICE_X35Y29         FDCE                                         f  keypad/FSM_onehot_columns_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.821     0.823    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.169     0.992    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.900    keypad/FSM_onehot_columns_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.233     1.838    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[10]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.922    keypad/FSM_onehot_columns_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.233     1.838    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.922    keypad/FSM_onehot_columns_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.233     1.838    keypad/Q[0]_repN_6_alias
    SLICE_X32Y22         FDCE                                         f  keypad/FSM_onehot_columns_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.169     0.989    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.922    keypad/FSM_onehot_columns_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.234     1.840    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[6]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.169     0.987    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.895    keypad/FSM_onehot_columns_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.234     1.840    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[7]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.169     0.987    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.895    keypad/FSM_onehot_columns_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.234     1.840    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[8]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.169     0.987    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.895    keypad/FSM_onehot_columns_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_10/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keypad/FSM_onehot_columns_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_10/Q
                         net (fo=14, routed)          0.234     1.840    keypad/Q[0]_repN_10_alias
    SLICE_X31Y23         FDCE                                         f  keypad/FSM_onehot_columns_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.816     0.818    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[9]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.169     0.987    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.895    keypad/FSM_onehot_columns_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.945    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :           40  Failing Endpoints,  Worst Slack       -1.721ns,  Total Violation      -60.801ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.064%)  route 0.844ns (64.936%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.844    22.637    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X33Y35         FDCE                                         f  ToF/i2c/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.495    21.498    ToF/i2c/clk_out2
    SLICE_X33Y35         FDCE                                         r  ToF/i2c/count_reg[7]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.177    21.321    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.405    20.916    ToF/i2c/count_reg[7]
  -------------------------------------------------------------------
                         required time                         20.916    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.836%)  route 0.853ns (65.164%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.853    22.646    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X34Y35         FDCE                                         f  ToF/i2c/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.495    21.498    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[3]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.177    21.321    
    SLICE_X34Y35         FDCE (Recov_fdce_C_CLR)     -0.361    20.960    ToF/i2c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.960    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.836%)  route 0.853ns (65.164%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.853    22.646    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X34Y35         FDCE                                         f  ToF/i2c/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.495    21.498    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[4]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.177    21.321    
    SLICE_X34Y35         FDCE (Recov_fdce_C_CLR)     -0.319    21.002    ToF/i2c/count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 -1.643    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.836%)  route 0.853ns (65.164%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.853    22.646    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X34Y35         FDCE                                         f  ToF/i2c/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.495    21.498    ToF/i2c/clk_out2
    SLICE_X34Y35         FDCE                                         r  ToF/i2c/count_reg[5]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.177    21.321    
    SLICE_X34Y35         FDCE (Recov_fdce_C_CLR)     -0.319    21.002    ToF/i2c/count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 -1.643    

Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.064%)  route 0.844ns (64.936%))
  Logic Levels:           0  
  Clock Path Skew:        -3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.844    22.637    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X32Y35         FDCE                                         f  ToF/i2c/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.495    21.498    ToF/i2c/clk_out2
    SLICE_X32Y35         FDCE                                         r  ToF/i2c/count_reg[8]/C
                         clock pessimism              0.000    21.498    
                         clock uncertainty           -0.177    21.321    
    SLICE_X32Y35         FDCE (Recov_fdce_C_CLR)     -0.319    21.002    ToF/i2c/count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 -1.635    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.155ns  (logic 0.456ns (39.493%)  route 0.699ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 21.497 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.699    22.491    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X33Y34         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.494    21.497    ToF/i2c/clk_out2
    SLICE_X33Y34         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    21.497    
                         clock uncertainty           -0.177    21.320    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    20.915    ToF/i2c/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.915    
                         arrival time                         -22.491    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.155ns  (logic 0.456ns (39.493%)  route 0.699ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        -3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 21.497 - 20.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 21.337 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.668    21.337    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.456    21.793 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.699    22.491    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X33Y34         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.494    21.497    ToF/i2c/clk_out2
    SLICE_X33Y34         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.000    21.497    
                         clock uncertainty           -0.177    21.320    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    20.915    ToF/i2c/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         20.915    
                         arrival time                         -22.491    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 21.326 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    21.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    21.782 f  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    22.477    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X33Y27         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/i2c/clk_out2
    SLICE_X33Y27         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.177    21.312    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    20.907    ToF/i2c/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         20.907    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 21.326 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    21.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    21.782 f  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    22.477    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X33Y27         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/i2c/clk_out2
    SLICE_X33Y27         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.177    21.312    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    20.907    ToF/i2c/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         20.907    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]_replica_9/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 21.326 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  XCLK (IN)
                         net (fo=0)                   0.000    16.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    17.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.657    21.326    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.456    21.782 f  syscon/reset_counter_reg[31]_replica_9/Q
                         net (fo=27, routed)          0.695    22.477    ToF/i2c/Q[0]_repN_9_alias
    SLICE_X33Y27         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    21.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.486    21.489    ToF/i2c/clk_out2
    SLICE_X33Y27         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.177    21.312    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    20.907    ToF/i2c/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         20.907    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 -1.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.232     1.844    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X32Y32         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X32Y32         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X32Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.935    ToF/i2c/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.232     1.844    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X32Y32         FDCE                                         f  ToF/i2c/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X32Y32         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X32Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.935    ToF/i2c/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rd_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.896%)  route 0.252ns (64.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.252     1.857    ToF/i2c/Q[0]_repN_6_alias
    SLICE_X34Y23         FDCE                                         f  ToF/i2c/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.817     0.819    ToF/i2c/clk_out2
    SLICE_X34Y23         FDCE                                         r  ToF/i2c/data_rd_reg[1]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.996    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    ToF/i2c/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rd_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.896%)  route 0.252ns (64.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.252     1.857    ToF/i2c/Q[0]_repN_6_alias
    SLICE_X34Y23         FDCE                                         f  ToF/i2c/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.817     0.819    ToF/i2c/clk_out2
    SLICE_X34Y23         FDCE                                         r  ToF/i2c/data_rd_reg[2]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.996    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    ToF/i2c/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rd_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.896%)  route 0.252ns (64.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.252     1.857    ToF/i2c/Q[0]_repN_6_alias
    SLICE_X34Y23         FDCE                                         f  ToF/i2c/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.817     0.819    ToF/i2c/clk_out2
    SLICE_X34Y23         FDCE                                         r  ToF/i2c/data_rd_reg[3]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.996    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    ToF/i2c/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rd_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.896%)  route 0.252ns (64.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.252     1.857    ToF/i2c/Q[0]_repN_6_alias
    SLICE_X34Y23         FDCE                                         f  ToF/i2c/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.817     0.819    ToF/i2c/clk_out2
    SLICE_X34Y23         FDCE                                         r  ToF/i2c/data_rd_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.996    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    ToF/i2c/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/data_rd_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.896%)  route 0.252ns (64.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.552     1.464    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  syscon/reset_counter_reg[31]_replica_6/Q
                         net (fo=32, routed)          0.252     1.857    ToF/i2c/Q[0]_repN_6_alias
    SLICE_X34Y23         FDCE                                         f  ToF/i2c/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.817     0.819    ToF/i2c/clk_out2
    SLICE_X34Y23         FDCE                                         r  ToF/i2c/data_rd_reg[7]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.996    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.929    ToF/i2c/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.235     1.847    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X35Y31         FDCE                                         f  ToF/i2c/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X35Y31         FDCE                                         r  ToF/i2c/count_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.910    ToF/i2c/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/i2c/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.235     1.847    ToF/i2c/Q[0]_repN_3_alias
    SLICE_X35Y31         FDCE                                         f  ToF/i2c/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X35Y31         FDCE                                         r  ToF/i2c/count_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.002    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.910    ToF/i2c/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ToF/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.007%)  route 0.262ns (64.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.471    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  syscon/reset_counter_reg[31]_replica_3/Q
                         net (fo=30, routed)          0.262     1.874    ToF/Q[0]_repN_3_alias
    SLICE_X34Y32         FDCE                                         f  ToF/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.824     0.826    ToF/clk_out2
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.177     1.003    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.936    ToF/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.938    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 4.220ns (45.428%)  route 5.069ns (54.572%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.661     1.664    keypad/CLK
    SLICE_X35Y29         FDCE                                         r  keypad/FSM_onehot_columns_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.120 r  keypad/FSM_onehot_columns_reg[3]/Q
                         net (fo=4, routed)           1.251     3.371    keypad/FSM_onehot_columns_reg_n_0_[3]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.495 r  keypad/__0/XCOLUMNS_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.451     3.946    keypad/__0/XCOLUMNS_OBUF[1]_inst_i_2_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.070 r  keypad/__0/XCOLUMNS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.367     7.437    XCOLUMNS_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    10.953 r  XCOLUMNS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.953    XCOLUMNS[1]
    H15                                                               r  XCOLUMNS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.279ns (47.441%)  route 4.741ns (52.559%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657     1.660    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  keypad/FSM_onehot_columns_reg[1]/Q
                         net (fo=2, routed)           0.907     3.085    keypad/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X34Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.209 r  keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.841     4.050    keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.174 r  keypad/__0/XCOLUMNS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.992     7.167    XCOLUMNS_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         3.513    10.680 r  XCOLUMNS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.680    XCOLUMNS[2]
    J15                                                               r  XCOLUMNS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.353ns (51.014%)  route 4.180ns (48.986%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657     1.660    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  keypad/FSM_onehot_columns_reg[1]/Q
                         net (fo=2, routed)           0.907     3.085    keypad/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X34Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.209 r  keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.682     3.891    keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.015 r  keypad/__0/XCOLUMNS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.591     6.606    XCOLUMNS_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         3.587    10.194 r  XCOLUMNS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.194    XCOLUMNS[4]
    V12                                                               r  XCOLUMNS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.297ns (52.478%)  route 3.891ns (47.522%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657     1.660    keypad/CLK
    SLICE_X32Y22         FDCE                                         r  keypad/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  keypad/FSM_onehot_columns_reg[1]/Q
                         net (fo=2, routed)           0.907     3.085    keypad/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X34Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.209 r  keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.831     4.040    keypad/__0/XCOLUMNS_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.164 r  keypad/__0/XCOLUMNS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.153     6.317    XCOLUMNS_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.848 r  XCOLUMNS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.848    XCOLUMNS[3]
    W16                                                               r  XCOLUMNS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/sclk_previous_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.068ns (59.257%)  route 2.797ns (40.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.656     1.659    C1/clk_out1
    SLICE_X33Y23         FDSE                                         r  C1/sclk_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDSE (Prop_fdse_C_Q)         0.456     2.115 r  C1/sclk_previous_reg/Q
                         net (fo=5, routed)           2.797     4.912    SCK_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.524 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     8.524    SCK
    T10                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_CLS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.142ns (61.036%)  route 2.644ns (38.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.657     1.660    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.178 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           2.644     4.822    SS_CLS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624     8.446 r  SS_CLS_OBUF_inst/O
                         net (fo=0)                   0.000     8.446    SS_CLS
    V15                                                               r  SS_CLS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/mosi_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.211ns (66.561%)  route 2.116ns (33.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.654     1.657    C1/clk_out1
    SLICE_X33Y25         FDSE                                         r  C1/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDSE (Prop_fdse_C_Q)         0.419     2.076 r  C1/mosi_reg/Q
                         net (fo=1, routed)           2.116     4.192    MOSI_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.792     7.984 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     7.984    MOSI
    W15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/mosi_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.499ns (72.607%)  route 0.566ns (27.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.550     0.552    C1/clk_out1
    SLICE_X33Y25         FDSE                                         r  C1/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDSE (Prop_fdse_C_Q)         0.128     0.680 r  C1/mosi_reg/Q
                         net (fo=1, routed)           0.566     1.245    MOSI_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.371     2.617 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.617    MOSI
    W15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_CLS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.488ns (65.343%)  route 0.789ns (34.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.553     0.555    C0/clk_out1
    SLICE_X30Y22         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.164     0.719 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.789     1.508    SS_CLS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     2.832 r  SS_CLS_OBUF_inst/O
                         net (fo=0)                   0.000     2.832    SS_CLS
    V15                                                               r  SS_CLS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.418ns (60.772%)  route 0.915ns (39.228%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  keypad/FSM_onehot_columns_reg[7]/Q
                         net (fo=3, routed)           0.341     1.035    keypad/FSM_onehot_columns_reg_n_0_[7]
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.080 r  keypad/__0/XCOLUMNS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.654    XCOLUMNS_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.885 r  XCOLUMNS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.885    XCOLUMNS[3]
    W16                                                               r  XCOLUMNS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/sclk_previous_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.453ns (61.935%)  route 0.893ns (38.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    C1/clk_out1
    SLICE_X33Y23         FDSE                                         r  C1/sclk_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  C1/sclk_previous_reg/Q
                         net (fo=5, routed)           0.893     1.587    SCK_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.899 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.899    SCK
    T10                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.474ns (56.460%)  route 1.137ns (43.540%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  keypad/FSM_onehot_columns_reg[8]/Q
                         net (fo=3, routed)           0.345     1.039    keypad/FSM_onehot_columns_reg_n_0_[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.084 r  keypad/__0/XCOLUMNS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.791     1.875    XCOLUMNS_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         1.288     3.163 r  XCOLUMNS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.163    XCOLUMNS[4]
    V12                                                               r  XCOLUMNS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.400ns (53.281%)  route 1.228ns (46.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  keypad/FSM_onehot_columns_reg[7]/Q
                         net (fo=3, routed)           0.265     0.959    keypad/FSM_onehot_columns_reg_n_0_[7]
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.004 r  keypad/__0/XCOLUMNS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.962     1.966    XCOLUMNS_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.180 r  XCOLUMNS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.180    XCOLUMNS[2]
    J15                                                               r  XCOLUMNS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/FSM_onehot_columns_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XCOLUMNS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.443ns (50.479%)  route 1.415ns (49.521%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.551     0.553    keypad/CLK
    SLICE_X31Y23         FDCE                                         r  keypad/FSM_onehot_columns_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.128     0.681 r  keypad/FSM_onehot_columns_reg[9]/Q
                         net (fo=3, routed)           0.301     0.981    keypad/FSM_onehot_columns_reg_n_0_[9]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.098     1.079 r  keypad/__0/XCOLUMNS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.115     2.194    XCOLUMNS_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.410 r  XCOLUMNS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.410    XCOLUMNS[1]
    H15                                                               r  XCOLUMNS[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ToF/i2c/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.156ns (43.301%)  route 5.442ns (56.699%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.667     1.670    ToF/i2c/clk_out2
    SLICE_X33Y34         FDCE                                         r  ToF/i2c/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     2.126 r  ToF/i2c/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           1.991     4.117    ToF/i2c/FSM_onehot_state_reg_n_0_[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.241 f  ToF/i2c/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.451     7.692    SDA_IOBUF_inst/T
    K14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.269 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.269    SDA
    K14                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ToF/i2c/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.170ns (49.887%)  route 4.189ns (50.113%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.662     1.665    ToF/i2c/clk_out2
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     2.183 r  ToF/i2c/scl_ena_reg/Q
                         net (fo=2, routed)           1.226     3.409    ToF/i2c/scl_ena_reg_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.124     3.533 f  ToF/i2c/SCL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.963     6.496    SCL_IOBUF_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    10.024 r  SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.024    SCL
    K16                                                               r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ToF/SS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SS_ToF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.003ns (58.535%)  route 2.835ns (41.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.734     1.737    ToF/clk_out2
    SLICE_X36Y26         FDPE                                         r  ToF/SS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDPE (Prop_fdpe_C_Q)         0.456     2.193 r  ToF/SS_reg/Q
                         net (fo=1, routed)           2.835     5.028    SS_ToF_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547     8.575 r  SS_ToF_OBUF_inst/O
                         net (fo=0)                   0.000     8.575    SS_ToF
    L14                                                               r  SS_ToF (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ToF/SS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SS_ToF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.388ns (62.830%)  route 0.821ns (37.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.578     0.580    ToF/clk_out2
    SLICE_X36Y26         FDPE                                         r  ToF/SS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.721 r  ToF/SS_reg/Q
                         net (fo=1, routed)           0.821     1.542    SS_ToF_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.247     2.789 r  SS_ToF_OBUF_inst/O
                         net (fo=0)                   0.000     2.789    SS_ToF
    L14                                                               r  SS_ToF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ToF/i2c/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.033ns (40.328%)  route 1.528ns (59.672%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.550     0.552    ToF/i2c/clk_out2
    SLICE_X34Y25         FDRE                                         r  ToF/i2c/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  ToF/i2c/scl_clk_reg/Q
                         net (fo=2, routed)           0.303     1.018    ToF/i2c/scl_clk_reg_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.063 r  ToF/i2c/SCL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.226     2.289    SCL_IOBUF_inst/T
    K16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.113 r  SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.113    SCL
    K16                                                               r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ToF/i2c/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.033ns (36.789%)  route 1.775ns (63.211%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.553     0.555    ToF/i2c/clk_out2
    SLICE_X34Y22         FDPE                                         r  ToF/i2c/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     0.719 r  ToF/i2c/sda_int_reg/Q
                         net (fo=3, routed)           0.359     1.078    ToF/i2c/sda_int_reg_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.123 r  ToF/i2c/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.415     2.538    SDA_IOBUF_inst/T
    K14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.362 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.362    SDA
    K14                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     5.680    syscon/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    syscon/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.003 f  syscon/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    syscon/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    syscon/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            C1/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 1.689ns (45.515%)  route 2.022ns (54.485%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           2.022     3.587    C1/MISO_IBUF
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     3.711 r  C1/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     3.711    C1/shift_register[0]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  C1/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          1.486     1.489    C1/clk_out1
    SLICE_X33Y22         FDRE                                         r  C1/shift_register_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            C1/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.377ns (30.831%)  route 0.846ns (69.169%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.846     1.178    C1/MISO_IBUF
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.223 r  C1/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    C1/shift_register[0]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  C1/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=80, routed)          0.818     0.820    C1/clk_out1
    SLICE_X33Y22         FDRE                                         r  C1/shift_register_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IRQ
                            (input port)
  Destination:            ToF/state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.849ns (34.489%)  route 3.512ns (65.511%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  IRQ (IN)
                         net (fo=0)                   0.000     0.000    IRQ
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  IRQ_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.370    ToF/IRQ_IBUF
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.494 r  ToF/state[3]_i_14/O
                         net (fo=1, routed)           0.263     3.757    ToF/i2c/state_reg[0]_3
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.881 r  ToF/i2c/state[3]_i_7/O
                         net (fo=1, routed)           0.742     4.623    ToF/i2c/state[3]_i_7_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.747 r  ToF/i2c/state[3]_i_1/O
                         net (fo=4, routed)           0.613     5.361    ToF/state
    SLICE_X34Y32         FDPE                                         r  ToF/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.492     1.495    ToF/clk_out2
    SLICE_X34Y32         FDPE                                         r  ToF/state_reg[0]/C

Slack:                    inf
  Source:                 IRQ
                            (input port)
  Destination:            ToF/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.849ns (34.489%)  route 3.512ns (65.511%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  IRQ (IN)
                         net (fo=0)                   0.000     0.000    IRQ
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  IRQ_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.370    ToF/IRQ_IBUF
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.494 r  ToF/state[3]_i_14/O
                         net (fo=1, routed)           0.263     3.757    ToF/i2c/state_reg[0]_3
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.881 r  ToF/i2c/state[3]_i_7/O
                         net (fo=1, routed)           0.742     4.623    ToF/i2c/state[3]_i_7_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.747 r  ToF/i2c/state[3]_i_1/O
                         net (fo=4, routed)           0.613     5.361    ToF/state
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.492     1.495    ToF/clk_out2
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[1]/C

Slack:                    inf
  Source:                 IRQ
                            (input port)
  Destination:            ToF/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.849ns (34.489%)  route 3.512ns (65.511%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  IRQ (IN)
                         net (fo=0)                   0.000     0.000    IRQ
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  IRQ_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.370    ToF/IRQ_IBUF
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.494 r  ToF/state[3]_i_14/O
                         net (fo=1, routed)           0.263     3.757    ToF/i2c/state_reg[0]_3
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.881 r  ToF/i2c/state[3]_i_7/O
                         net (fo=1, routed)           0.742     4.623    ToF/i2c/state[3]_i_7_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.747 r  ToF/i2c/state[3]_i_1/O
                         net (fo=4, routed)           0.613     5.361    ToF/state
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.492     1.495    ToF/clk_out2
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[2]/C

Slack:                    inf
  Source:                 IRQ
                            (input port)
  Destination:            ToF/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.849ns (34.489%)  route 3.512ns (65.511%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  IRQ (IN)
                         net (fo=0)                   0.000     0.000    IRQ
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  IRQ_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.370    ToF/IRQ_IBUF
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.494 r  ToF/state[3]_i_14/O
                         net (fo=1, routed)           0.263     3.757    ToF/i2c/state_reg[0]_3
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.881 r  ToF/i2c/state[3]_i_7/O
                         net (fo=1, routed)           0.742     4.623    ToF/i2c/state[3]_i_7_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.747 r  ToF/i2c/state[3]_i_1/O
                         net (fo=4, routed)           0.613     5.361    ToF/state
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.492     1.495    ToF/clk_out2
    SLICE_X34Y32         FDCE                                         r  ToF/state_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 1.630ns (35.684%)  route 2.938ns (64.316%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.938     4.444    ToF/i2c/SDA_IBUF
    SLICE_X28Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.568 r  ToF/i2c/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     4.568    ToF/i2c/data_rx[6]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.487     1.490    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.630ns (37.150%)  route 2.758ns (62.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.758     4.264    ToF/i2c/SDA_IBUF
    SLICE_X35Y18         LUT3 (Prop_lut3_I2_O)        0.124     4.388 r  ToF/i2c/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     4.388    ToF/i2c/data_rx[3]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.490     1.493    ToF/i2c/clk_out2
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.630ns (37.533%)  route 2.713ns (62.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.713     4.219    ToF/i2c/SDA_IBUF
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.343 r  ToF/i2c/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     4.343    ToF/i2c/data_rx[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ToF/i2c/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489     1.492    ToF/i2c/clk_out2
    SLICE_X33Y30         FDRE                                         r  ToF/i2c/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            ToF/i2c/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.608ns (38.385%)  route 2.581ns (61.615%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_IOBUF_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         1.458     1.458 f  SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.879     3.337    ToF/i2c/SCL_IBUF
    SLICE_X35Y34         LUT4 (Prop_lut4_I0_O)        0.150     3.487 r  ToF/i2c/stretch_i_1/O
                         net (fo=1, routed)           0.703     4.189    ToF/i2c/stretch_i_1_n_0
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.489     1.492    ToF/i2c/clk_out2
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.630ns (39.052%)  route 2.544ns (60.948%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.544     4.050    ToF/i2c/SDA_IBUF
    SLICE_X28Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.174 r  ToF/i2c/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.174    ToF/i2c/data_rx[0]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.487     1.490    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 1.630ns (39.289%)  route 2.519ns (60.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.519     4.025    ToF/i2c/SDA_IBUF
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.149 r  ToF/i2c/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     4.149    ToF/i2c/data_rx[1]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         1.491     1.494    ToF/i2c/clk_out2
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.319ns (25.395%)  route 0.936ns (74.605%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           0.936     1.210    ToF/i2c/SDA_IBUF
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.255 r  ToF/i2c/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.255    ToF/i2c/data_rx[4]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  ToF/i2c/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.827     0.829    ToF/i2c/clk_out2
    SLICE_X34Y36         FDRE                                         r  ToF/i2c/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            ToF/i2c/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.271ns (20.676%)  route 1.040ns (79.324%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_IOBUF_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.796     1.022    ToF/i2c/SCL_IBUF
    SLICE_X35Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.067 r  ToF/i2c/stretch_i_1/O
                         net (fo=1, routed)           0.245     1.312    ToF/i2c/stretch_i_1_n_0
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.822     0.824    ToF/i2c/clk_out2
    SLICE_X34Y30         FDCE                                         r  ToF/i2c/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.319ns (24.236%)  route 0.996ns (75.764%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           0.996     1.270    ToF/i2c/SDA_IBUF
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.315 r  ToF/i2c/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.315    ToF/i2c/data_rx[2]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  ToF/i2c/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.827     0.829    ToF/i2c/clk_out2
    SLICE_X34Y36         FDRE                                         r  ToF/i2c/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.319ns (23.173%)  route 1.057ns (76.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.057     1.331    ToF/i2c/SDA_IBUF
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  ToF/i2c/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.376    ToF/i2c/data_rx[5]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  ToF/i2c/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.821     0.823    ToF/i2c/clk_out2
    SLICE_X30Y30         FDRE                                         r  ToF/i2c/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.319ns (22.448%)  route 1.101ns (77.552%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.101     1.375    ToF/i2c/SDA_IBUF
    SLICE_X28Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.420 r  ToF/i2c/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.420    ToF/i2c/data_rx[0]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.819     0.821    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.319ns (22.216%)  route 1.116ns (77.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.116     1.390    ToF/i2c/SDA_IBUF
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.435 r  ToF/i2c/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.435    ToF/i2c/data_rx[1]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X30Y32         FDRE                                         r  ToF/i2c/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.319ns (21.775%)  route 1.145ns (78.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.145     1.419    ToF/i2c/SDA_IBUF
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.464 r  ToF/i2c/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.464    ToF/i2c/data_rx[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ToF/i2c/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.821     0.823    ToF/i2c/clk_out2
    SLICE_X33Y30         FDRE                                         r  ToF/i2c/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.319ns (21.030%)  route 1.197ns (78.970%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.197     1.471    ToF/i2c/SDA_IBUF
    SLICE_X35Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.516 r  ToF/i2c/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.516    ToF/i2c/data_rx[3]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.823     0.825    ToF/i2c/clk_out2
    SLICE_X35Y18         FDRE                                         r  ToF/i2c/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ToF/i2c/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.319ns (20.316%)  route 1.250ns (79.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.250     1.524    ToF/i2c/SDA_IBUF
    SLICE_X28Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.569 r  ToF/i2c/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.569    ToF/i2c/data_rx[6]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.819     0.821    ToF/i2c/clk_out2
    SLICE_X28Y28         FDRE                                         r  ToF/i2c/data_rx_reg[6]/C

Slack:                    inf
  Source:                 IRQ
                            (input port)
  Destination:            ToF/state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.380ns (21.542%)  route 1.383ns (78.458%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  IRQ (IN)
                         net (fo=0)                   0.000     0.000    IRQ
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  IRQ_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.014    ToF/IRQ_IBUF
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.059 r  ToF/state[3]_i_14/O
                         net (fo=1, routed)           0.082     1.141    ToF/i2c/state_reg[0]_3
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.186 r  ToF/i2c/state[3]_i_7/O
                         net (fo=1, routed)           0.253     1.439    ToF/i2c/state[3]_i_7_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.484 r  ToF/i2c/state[3]_i_1/O
                         net (fo=4, routed)           0.278     1.762    ToF/state
    SLICE_X34Y32         FDPE                                         r  ToF/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout2_buf/O
                         net (fo=272, routed)         0.824     0.826    ToF/clk_out2
    SLICE_X34Y32         FDPE                                         r  ToF/state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_11/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.489ns (28.187%)  route 3.793ns (71.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.793     5.282    syscon/AS[0]
    SLICE_X29Y22         FDPE                                         f  syscon/reset_counter_reg[31]_replica_11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.488     4.880    syscon/XCLK
    SLICE_X29Y22         FDPE                                         r  syscon/reset_counter_reg[31]_replica_11/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[10]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[11]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[13]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[15]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[8]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.489ns (28.546%)  route 3.727ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.727     5.216    syscon/AS[0]
    SLICE_X32Y21         FDPE                                         f  syscon/reset_counter_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y21         FDPE                                         r  syscon/reset_counter_reg[9]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.489ns (28.811%)  route 3.679ns (71.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          3.679     5.168    syscon/AS[0]
    SLICE_X32Y28         FDPE                                         f  syscon/reset_counter_reg[31]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491     4.884    syscon/XCLK
    SLICE_X32Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            syscon/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.045ns (4.819%)  route 0.889ns (95.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  syscon/clk_wizard/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.889     0.889    syscon/locked
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  syscon/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    syscon/p_1_out[0]
    SLICE_X32Y18         FDPE                                         r  syscon/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.824     1.983    syscon/XCLK
    SLICE_X32Y18         FDPE                                         r  syscon/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_3/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.257ns (20.816%)  route 0.976ns (79.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          0.976     1.233    syscon/AS[0]
    SLICE_X33Y32         FDPE                                         f  syscon/reset_counter_reg[31]_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.984    syscon/XCLK
    SLICE_X33Y32         FDPE                                         r  syscon/reset_counter_reg[31]_replica_3/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.257ns (18.714%)  route 1.115ns (81.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.115     1.371    syscon/AS[0]
    SLICE_X29Y30         FDPE                                         f  syscon/reset_counter_reg[31]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.823     1.982    syscon/XCLK
    SLICE_X29Y30         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_8/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.257ns (18.179%)  route 1.155ns (81.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.155     1.412    syscon/AS[0]
    SLICE_X31Y26         FDPE                                         f  syscon/reset_counter_reg[31]_replica_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.818     1.977    syscon/XCLK
    SLICE_X31Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_8/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_10/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.257ns (17.387%)  route 1.219ns (82.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.219     1.476    syscon/AS[0]
    SLICE_X31Y25         FDPE                                         f  syscon/reset_counter_reg[31]_replica_10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     1.976    syscon/XCLK
    SLICE_X31Y25         FDPE                                         r  syscon/reset_counter_reg[31]_replica_10/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_2/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.257ns (17.386%)  route 1.219ns (82.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.219     1.476    syscon/AS[0]
    SLICE_X37Y26         FDPE                                         f  syscon/reset_counter_reg[31]_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.846     2.005    syscon/XCLK
    SLICE_X37Y26         FDPE                                         r  syscon/reset_counter_reg[31]_replica_2/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_7/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.257ns (17.201%)  route 1.235ns (82.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.235     1.492    syscon/AS[0]
    SLICE_X35Y28         FDPE                                         f  syscon/reset_counter_reg[31]_replica_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.981    syscon/XCLK
    SLICE_X35Y28         FDPE                                         r  syscon/reset_counter_reg[31]_replica_7/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.257ns (16.639%)  route 1.286ns (83.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.286     1.542    syscon/AS[0]
    SLICE_X33Y24         FDPE                                         f  syscon/reset_counter_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     1.976    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_6/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.257ns (16.639%)  route 1.286ns (83.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.286     1.542    syscon/AS[0]
    SLICE_X33Y24         FDPE                                         f  syscon/reset_counter_reg[31]_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     1.976    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_6/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[31]_replica_9/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.257ns (16.639%)  route 1.286ns (83.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=45, routed)          1.286     1.542    syscon/AS[0]
    SLICE_X33Y24         FDPE                                         f  syscon/reset_counter_reg[31]_replica_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     1.976    syscon/XCLK
    SLICE_X33Y24         FDPE                                         r  syscon/reset_counter_reg[31]_replica_9/C





