WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258458 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258458 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 666171 cumulative IPC: 1.501 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 666171 cumulative IPC: 1.501 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.501 instructions: 1000001 cycles: 666171
CPU 0 Branch Prediction Accuracy: 98.22% MPKI: 5.944 Average ROB Occupancy at Mispredict: 26.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 4.59
BRANCH_DIRECT_CALL: 0.038
BRANCH_INDIRECT_CALL: 0.213
BRANCH_RETURN: 0.969

LLC TOTAL        ACCESS:      23237 HIT:      19843 MISS:       3394
LLC LOAD         ACCESS:      15870 HIT:      15736 MISS:        134
LLC RFO          ACCESS:       3119 HIT:         59 MISS:       3060
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       3361 HIT:       3361 MISS:          0
LLC TRANSLATION  ACCESS:        887 HIT:        687 MISS:        200
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 503.7 cycles
cpu0_DTLB TOTAL        ACCESS:     292741 HIT:     266826 MISS:      25915
cpu0_DTLB LOAD         ACCESS:     292741 HIT:     266826 MISS:      25915
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.108 cycles
cpu0_ITLB TOTAL        ACCESS:      22229 HIT:      21324 MISS:        905
cpu0_ITLB LOAD         ACCESS:      22229 HIT:      21324 MISS:        905
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.526 cycles
cpu0_L1D TOTAL        ACCESS:     322698 HIT:      95407 MISS:     227291
cpu0_L1D LOAD         ACCESS:     262462 HIT:      51506 MISS:     210956
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      58289 HIT:      43657 MISS:      14632
cpu0_L1D TRANSLATION  ACCESS:       1947 HIT:        244 MISS:       1703
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.92 cycles
cpu0_L1I TOTAL        ACCESS:      24313 HIT:      23391 MISS:        922
cpu0_L1I LOAD         ACCESS:      24313 HIT:      23391 MISS:        922
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.897 cycles
cpu0_L2C TOTAL        ACCESS:      63596 HIT:      43720 MISS:      19876
cpu0_L2C LOAD         ACCESS:      53741 HIT:      37871 MISS:      15870
cpu0_L2C RFO          ACCESS:       3666 HIT:        547 MISS:       3119
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       4494 HIT:       4494 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1695 HIT:        808 MISS:        887
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 106.2 cycles
cpu0_STLB TOTAL        ACCESS:      13845 HIT:      12611 MISS:       1234
cpu0_STLB LOAD         ACCESS:      13845 HIT:      12611 MISS:       1234
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 110.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2759
  ROW_BUFFER_MISS:        635
 AVG DBUS CONGESTED CYCLE: 3.993
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
