TimeQuest Timing Analyzer report for up16
Sun May 21 15:07:08 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; up16                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 101.73 MHz ; 101.73 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.085 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.525 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.903 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.580 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.085 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.037      ;
; 45.501 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.619      ;
; 45.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.618      ;
; 45.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.365      ;
; 46.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.000      ;
; 46.972 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.152      ;
; 47.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.948      ;
; 47.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.906      ;
; 47.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.905      ;
; 47.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.878      ;
; 47.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.867      ;
; 47.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.757      ;
; 47.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.608      ;
; 47.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.213      ;
; 47.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.200      ;
; 47.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.180      ;
; 49.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 0.691      ;
; 95.263 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 4.428      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.553      ;
; 95.425 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 4.266      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.333      ;
; 95.626 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 4.067      ;
; 95.665 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 4.028      ;
; 95.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.229      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.226      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.226      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.223      ;
; 95.747 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 3.956      ;
; 95.855 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.844      ;
; 95.857 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 3.848      ;
; 95.870 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 3.827      ;
; 95.885 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.814      ;
; 95.886 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 3.815      ;
; 95.887 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 3.818      ;
; 95.888 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.810      ;
; 95.888 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 3.809      ;
; 95.903 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.795      ;
; 95.909 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 3.794      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.012      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.978      ;
; 95.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.976      ;
; 95.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.976      ;
; 95.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.973      ;
; 96.018 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 3.683      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.878      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.878      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.878      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.878      ;
; 96.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.829      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.784      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.879      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.880      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.384 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 0.891      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.398 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.899      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.316      ; 0.903      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.622      ;
; 0.405 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.916      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.406 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.916      ;
; 0.408 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.917      ;
; 0.408 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.909      ;
; 0.410 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.911      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.921      ;
; 0.417 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.927      ;
; 0.418 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.927      ;
; 0.422 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 0.929      ;
; 0.423 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.934      ;
; 0.425 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.926      ;
; 0.432 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.933      ;
; 0.433 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.934      ;
; 0.437 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.316      ; 0.940      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.660      ;
; 0.479 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.702      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.705      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.712      ;
; 0.498 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.498 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.500 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.503 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.721      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.727      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.730      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.593      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.978      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.978      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.978      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.978      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.874      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.874      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.874      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.874      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.874      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.861      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.861      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.861      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.861      ;
; 98.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.719      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.675      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.675      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.662      ;
; 98.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.649      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.633      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.633      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.633      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.633      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.633      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.624      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.624      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.624      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.624      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.450      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.394      ;
; 98.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.251      ;
; 98.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.251      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.122      ;
; 0.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.122      ;
; 1.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.299      ;
; 1.281  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.502      ;
; 1.281  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.502      ;
; 1.281  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.502      ;
; 1.281  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.502      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.509      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.508      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.508      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.508      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.508      ;
; 1.288  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.508      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.524      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.527      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.534      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.534      ;
; 1.321  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.543      ;
; 1.496  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.496  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.496  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.496  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.731      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.731      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.731      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.731      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.731      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.801      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.801      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.801      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.801      ;
; 51.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.228      ; 1.477      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.583 ; 49.813       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.583 ; 49.813       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.208 ; 3.327 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.168 ; 7.335 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.275  ; 0.226  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.172 ; -2.306 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.630 ; 12.278 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.379 ; 10.029 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 115.45 MHz ; 115.45 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.669 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.713 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.806 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.549 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.669 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 4.482      ;
; 46.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.135      ;
; 46.039 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.110      ;
; 46.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.885      ;
; 46.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.583      ;
; 47.333 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.820      ;
; 47.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.683      ;
; 47.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.593      ;
; 47.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.587      ;
; 47.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.580      ;
; 47.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.563      ;
; 47.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.475      ;
; 47.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.332      ;
; 48.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.988      ;
; 48.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.965      ;
; 48.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.961      ;
; 49.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 0.621      ;
; 95.715 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 4.015      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.134      ;
; 95.860 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 3.870      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.937      ;
; 96.067 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.283     ; 3.665      ;
; 96.089 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.283     ; 3.643      ;
; 96.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.821      ;
; 96.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.818      ;
; 96.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.818      ;
; 96.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.815      ;
; 96.177 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 3.562      ;
; 96.262 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 3.479      ;
; 96.266 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.469      ;
; 96.274 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.461      ;
; 96.284 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 3.457      ;
; 96.285 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.449      ;
; 96.286 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.447      ;
; 96.298 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.435      ;
; 96.299 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 3.440      ;
; 96.302 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.432      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.648      ;
; 96.318 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 3.419      ;
; 96.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.624      ;
; 96.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.621      ;
; 96.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.621      ;
; 96.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.618      ;
; 96.427 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 3.310      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.508      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.508      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.508      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.508      ;
; 96.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.464      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
; 96.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.451      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.561      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.810      ;
; 0.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.365 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.812      ;
; 0.373 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.825      ;
; 0.384 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.831      ;
; 0.386 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.834      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.587      ;
; 0.390 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.287      ; 0.846      ;
; 0.391 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.846      ;
; 0.392 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.839      ;
; 0.393 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.847      ;
; 0.394 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.841      ;
; 0.400 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 0.850      ;
; 0.401 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.855      ;
; 0.401 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.856      ;
; 0.406 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.287      ; 0.862      ;
; 0.406 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.858      ;
; 0.409 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.856      ;
; 0.414 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.861      ;
; 0.415 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.862      ;
; 0.420 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.868      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.625      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.626      ;
; 0.431 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.640      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.641      ;
; 0.448 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.647      ;
; 0.448 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.647      ;
; 0.450 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.453 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.652      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.657      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.663      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.678      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.434      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.775      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.775      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.775      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.775      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.666      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.666      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.666      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.666      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.522      ;
; 98.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.515      ;
; 98.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.507      ;
; 98.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.507      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.484      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.472      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.472      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.472      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.472      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.472      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.462      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.462      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.462      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.462      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.293      ;
; 98.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.249      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.948  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.183      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.372      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.372      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.372      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.372      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.174  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.376      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.376      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.376      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.376      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.376      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.376      ;
; 1.186  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.390      ;
; 1.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.201  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.402      ;
; 1.201  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.402      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.407      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.568      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.568      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.568      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.568      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.568      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.567      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.567      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.567      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.567      ;
; 1.442  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.643      ;
; 1.442  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.643      ;
; 1.442  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.643      ;
; 1.442  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.643      ;
; 50.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.245      ; 1.338      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                   ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                           ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                           ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                           ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                           ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                    ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                    ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                    ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                    ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.149 ; 3.267 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.102 ; 7.228 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.126  ; 0.040  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.304 ; -2.448 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.811 ; 11.248 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.576 ; 9.016 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.369 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.352 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.506 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.467 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.369 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.906      ;
; 47.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.641      ;
; 47.637 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.637      ;
; 47.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.499      ;
; 47.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.292      ;
; 48.508 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.771      ;
; 48.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.765      ;
; 48.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.643      ;
; 48.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.637      ;
; 48.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.624      ;
; 48.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.613      ;
; 48.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.542      ;
; 48.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.465      ;
; 48.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.278      ;
; 49.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.255      ;
; 49.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.245      ;
; 49.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.369      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.558      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.502 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.322      ;
; 97.602 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.222      ;
; 97.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.340      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.339      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.339      ;
; 97.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.332      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.311      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.311      ;
; 97.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.310      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.305      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.279      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.279      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.279      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.279      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.264      ;
; 97.736 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.089      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.214      ;
; 97.763 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.062      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.196      ;
; 97.798 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.033      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.143      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.143      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.143      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.143      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 2.295      ;
; 97.850 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 1.983      ;
; 97.858 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.970      ;
; 97.861 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 1.966      ;
; 97.862 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 1.964      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.479      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.482      ;
; 0.198 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.480      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.495      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.492      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.494      ;
; 0.215 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.501      ;
; 0.215 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.498      ;
; 0.215 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.502      ;
; 0.215 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.497      ;
; 0.218 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.500      ;
; 0.219 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.507      ;
; 0.219 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.503      ;
; 0.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.508      ;
; 0.224 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.506      ;
; 0.227 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.509      ;
; 0.228 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.516      ;
; 0.228 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.510      ;
; 0.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.515      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.921      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.118      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.118      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.118      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.118      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.078      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.078      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.078      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.078      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.078      ;
; 98.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.059      ;
; 98.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.059      ;
; 98.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.059      ;
; 98.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.059      ;
; 98.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.989      ;
; 99.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.970      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.966      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.966      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.964      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.951      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.941      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.941      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.941      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.941      ;
; 99.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.941      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.936      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.936      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.936      ;
; 99.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.936      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.822      ;
; 99.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.784      ;
; 99.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.699      ;
; 99.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.699      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.626      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.626      ;
; 0.581  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.700      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.702      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.839      ;
; 0.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.839      ;
; 0.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.839      ;
; 0.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.839      ;
; 0.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.839      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.845      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.852      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.854      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.854      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.983      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.983      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.983      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.983      ;
; 50.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.342      ; 0.820      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.374 ; 1.678 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.077 ; 3.410 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.459  ; 0.234  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.683 ; -0.924 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.641 ; 7.172 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.449 ; 5.978 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.085 ; 0.187 ; 48.525   ; 0.506   ; 49.467              ;
;  altera_reserved_tck ; 45.085 ; 0.187 ; 48.525   ; 0.506   ; 49.467              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.208 ; 3.327 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.168 ; 7.335 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.459  ; 0.234  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.683 ; -0.924 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.630 ; 12.278 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.449 ; 5.978 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PORT_A[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_up16              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_up16              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1570     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1570     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 21 15:07:04 2023
Info: Command: quartus_sta up16 -c up16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'up16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.085               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.525               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.903               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.580               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.669               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.713               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.806               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.369               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.352               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.467               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Sun May 21 15:07:08 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


