Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri Jun 14 13:38:12 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_processor_test_timing_summary_routed.rpt -pb program_loader_processor_test_timing_summary_routed.pb -rpx program_loader_processor_test_timing_summary_routed.rpx -warn_on_violation
| Design       : program_loader_processor_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               72          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21094)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21094)
----------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.108        0.000                      0                 4508        0.180        0.000                      0                 4508       41.160        0.000                       0                  2275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        44.108        0.000                      0                 4508        0.180        0.000                      0                 4508       41.160        0.000                       0                  2275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       44.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.108ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[62][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.029ns  (logic 5.246ns (13.795%)  route 32.783ns (86.205%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    37.543    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    37.667 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    38.393    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    38.512 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.331    43.843    processor/memory/D[3]
    SLICE_X1Y1           FDRE                                         r  processor/memory/memory_reg[62][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.512    88.190    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y1           FDRE                                         r  processor/memory/memory_reg[62][0][3]/C
                         clock pessimism              0.070    88.261    
                         clock uncertainty           -0.035    88.225    
    SLICE_X1Y1           FDRE (Setup_fdre_C_D)       -0.275    87.950    processor/memory/memory_reg[62][0][3]
  -------------------------------------------------------------------
                         required time                         87.950    
                         arrival time                         -43.843    
  -------------------------------------------------------------------
                         slack                                 44.108    

Slack (MET) :             44.158ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[56][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.979ns  (logic 5.246ns (13.813%)  route 32.733ns (86.187%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    37.543    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    37.667 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    38.393    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    38.512 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.280    43.792    processor/memory/D[3]
    SLICE_X1Y2           FDRE                                         r  processor/memory/memory_reg[56][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.512    88.190    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y2           FDRE                                         r  processor/memory/memory_reg[56][0][3]/C
                         clock pessimism              0.070    88.261    
                         clock uncertainty           -0.035    88.225    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.275    87.950    processor/memory/memory_reg[56][0][3]
  -------------------------------------------------------------------
                         required time                         87.950    
                         arrival time                         -43.792    
  -------------------------------------------------------------------
                         slack                                 44.158    

Slack (MET) :             44.160ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[62][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.172ns  (logic 5.251ns (13.756%)  route 32.921ns (86.244%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    37.766    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    37.890 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    38.623    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    38.747 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.239    43.986    processor/memory/D[4]
    SLICE_X1Y19          FDRE                                         r  processor/memory/memory_reg[62][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500    88.178    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y19          FDRE                                         r  processor/memory/memory_reg[62][0][4]/C
                         clock pessimism              0.070    88.249    
                         clock uncertainty           -0.035    88.213    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)       -0.067    88.146    processor/memory/memory_reg[62][0][4]
  -------------------------------------------------------------------
                         required time                         88.146    
                         arrival time                         -43.986    
  -------------------------------------------------------------------
                         slack                                 44.160    

Slack (MET) :             44.204ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[50][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.130ns  (logic 5.251ns (13.771%)  route 32.879ns (86.229%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 88.179 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    37.766    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    37.890 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    38.623    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    38.747 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.197    43.943    processor/memory/D[4]
    SLICE_X3Y18          FDRE                                         r  processor/memory/memory_reg[50][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.501    88.179    processor/memory/memory_reg[99][2][6]_2
    SLICE_X3Y18          FDRE                                         r  processor/memory/memory_reg[50][0][4]/C
                         clock pessimism              0.070    88.250    
                         clock uncertainty           -0.035    88.214    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.067    88.147    processor/memory/memory_reg[50][0][4]
  -------------------------------------------------------------------
                         required time                         88.147    
                         arrival time                         -43.943    
  -------------------------------------------------------------------
                         slack                                 44.204    

Slack (MET) :             44.211ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[60][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.122ns  (logic 5.251ns (13.774%)  route 32.871ns (86.226%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    37.766    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    37.890 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    38.623    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    38.747 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.189    43.936    processor/memory/D[4]
    SLICE_X1Y20          FDRE                                         r  processor/memory/memory_reg[60][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500    88.178    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y20          FDRE                                         r  processor/memory/memory_reg[60][0][4]/C
                         clock pessimism              0.070    88.249    
                         clock uncertainty           -0.035    88.213    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.067    88.146    processor/memory/memory_reg[60][0][4]
  -------------------------------------------------------------------
                         required time                         88.146    
                         arrival time                         -43.936    
  -------------------------------------------------------------------
                         slack                                 44.211    

Slack (MET) :             44.240ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[19][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.130ns  (logic 5.251ns (13.771%)  route 32.879ns (86.229%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 88.179 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    37.766    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    37.890 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    38.623    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    38.747 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.197    43.943    processor/memory/D[4]
    SLICE_X2Y18          FDRE                                         r  processor/memory/memory_reg[19][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.501    88.179    processor/memory/memory_reg[99][2][6]_2
    SLICE_X2Y18          FDRE                                         r  processor/memory/memory_reg[19][0][4]/C
                         clock pessimism              0.070    88.250    
                         clock uncertainty           -0.035    88.214    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)       -0.031    88.183    processor/memory/memory_reg[19][0][4]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                         -43.943    
  -------------------------------------------------------------------
                         slack                                 44.240    

Slack (MET) :             44.291ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[58][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.846ns  (logic 5.246ns (13.862%)  route 32.600ns (86.138%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    37.543    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    37.667 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    38.393    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    38.512 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.147    43.659    processor/memory/D[3]
    SLICE_X0Y1           FDRE                                         r  processor/memory/memory_reg[58][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.512    88.190    processor/memory/memory_reg[99][2][6]_2
    SLICE_X0Y1           FDRE                                         r  processor/memory/memory_reg[58][0][3]/C
                         clock pessimism              0.070    88.261    
                         clock uncertainty           -0.035    88.225    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)       -0.275    87.950    processor/memory/memory_reg[58][0][3]
  -------------------------------------------------------------------
                         required time                         87.950    
                         arrival time                         -43.659    
  -------------------------------------------------------------------
                         slack                                 44.291    

Slack (MET) :             44.325ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[61][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.819ns  (logic 5.246ns (13.871%)  route 32.573ns (86.129%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    37.543    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    37.667 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    38.393    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    38.512 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.121    43.633    processor/memory/D[3]
    SLICE_X4Y1           FDRE                                         r  processor/memory/memory_reg[61][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.511    88.189    processor/memory/memory_reg[99][2][6]_2
    SLICE_X4Y1           FDRE                                         r  processor/memory/memory_reg[61][0][3]/C
                         clock pessimism              0.070    88.260    
                         clock uncertainty           -0.035    88.224    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.266    87.958    processor/memory/memory_reg[61][0][3]
  -------------------------------------------------------------------
                         required time                         87.958    
                         arrival time                         -43.633    
  -------------------------------------------------------------------
                         slack                                 44.325    

Slack (MET) :             44.328ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[48][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.816ns  (logic 5.246ns (13.872%)  route 32.570ns (86.128%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    37.543    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    37.667 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    38.393    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    38.512 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.118    43.630    processor/memory/D[3]
    SLICE_X5Y1           FDRE                                         r  processor/memory/memory_reg[48][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.511    88.189    processor/memory/memory_reg[99][2][6]_2
    SLICE_X5Y1           FDRE                                         r  processor/memory/memory_reg[48][0][3]/C
                         clock pessimism              0.070    88.260    
                         clock uncertainty           -0.035    88.224    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.266    87.958    processor/memory/memory_reg[48][0][3]
  -------------------------------------------------------------------
                         required time                         87.958    
                         arrival time                         -43.630    
  -------------------------------------------------------------------
                         slack                                 44.328    

Slack (MET) :             44.344ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[56][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.989ns  (logic 5.251ns (13.822%)  route 32.738ns (86.178%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.813ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 r  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 r  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 r  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          0.994    17.033    processor/memory/mem_instruction[0]_218[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.157 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=7, routed)           0.862    18.020    processor/registers/memory_reg[2][1][0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454    23.598    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    23.874 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000    23.874    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    23.968 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085    25.054    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316    25.370 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    27.065    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.189 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    28.299    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    28.423 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    29.582    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    29.706 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    30.493    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    31.148    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    31.298 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    31.936    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    32.262 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    32.262    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.775 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    33.762    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    33.886 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    34.783    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    34.907 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    34.907    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.513 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    36.645    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    36.951 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    37.766    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    37.890 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    38.623    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    38.747 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.056    43.803    processor/memory/D[4]
    SLICE_X0Y19          FDRE                                         r  processor/memory/memory_reg[56][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500    88.178    processor/memory/memory_reg[99][2][6]_2
    SLICE_X0Y19          FDRE                                         r  processor/memory/memory_reg[56][0][4]/C
                         clock pessimism              0.070    88.249    
                         clock uncertainty           -0.035    88.213    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)       -0.067    88.146    processor/memory/memory_reg[56][0][4]
  -------------------------------------------------------------------
                         required time                         88.146    
                         arrival time                         -43.803    
  -------------------------------------------------------------------
                         slack                                 44.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.585     1.475    pl/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pl/checksum_reg[7]/Q
                         net (fo=2, routed)           0.113     1.729    pl/checksum_reg_n_0_[7]
    SLICE_X40Y31         FDRE                                         r  pl/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.855     1.989    pl/clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  pl/tx_data_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.059     1.549    pl/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/checksum_reg[0]/Q
                         net (fo=3, routed)           0.139     1.754    pl/checksum_reg_n_0_[0]
    SLICE_X39Y31         FDRE                                         r  pl/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.855     1.989    pl/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  pl/tx_data_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.070     1.560    pl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.588     1.478    uart_controller/tx_reg_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.096     1.738    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/tx_reg_0
    SLICE_X37Y34         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091     1.582    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.601%)  route 0.131ns (41.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.589     1.479    uart_controller/tx_reg_0
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=12, routed)          0.131     1.751    uart_controller/tx_state[2]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    uart_controller/tx_clk_count[1]_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.859     1.993    uart_controller/tx_reg_0
    SLICE_X39Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.091     1.585    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.586     1.476    pl/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  pl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.166     1.783    uart_controller/D[3]
    SLICE_X39Y33         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/tx_reg_0
    SLICE_X39Y33         FDRE                                         r  uart_controller/tx_data_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.076     1.568    uart_controller/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.334%)  route 0.149ns (41.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.587     1.477    uart_controller/tx_reg_0
    SLICE_X36Y33         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  uart_controller/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=5, routed)           0.149     1.790    uart_controller/FSM_onehot_rx_state_reg_n_0_[3]
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  uart_controller/rx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    uart_controller/rx_clk_count[2]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/tx_reg_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.121     1.613    uart_controller/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.010%)  route 0.151ns (41.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.587     1.477    uart_controller/tx_reg_0
    SLICE_X36Y33         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  uart_controller/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=5, routed)           0.151     1.792    uart_controller/FSM_onehot_rx_state_reg_n_0_[3]
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  uart_controller/rx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_controller/rx_clk_count[1]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/tx_reg_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.121     1.613    uart_controller/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 done_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.589     1.479    clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  done_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  done_count_reg[1]/Q
                         net (fo=4, routed)           0.137     1.780    pl/done_count_reg[2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  pl/running_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    pl_n_6
    SLICE_X40Y35         FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.859     1.993    clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  running_reg/C
                         clock pessimism             -0.514     1.479    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.121     1.600    running_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 done_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            done_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.064%)  route 0.139ns (39.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.589     1.479    clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  done_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  done_count_reg[0]/Q
                         net (fo=4, routed)           0.139     1.782    pl/done_count_reg[2]_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.827 r  pl/done_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    pl_n_4
    SLICE_X40Y35         FDRE                                         r  done_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.859     1.993    clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  done_count_reg[1]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.120     1.599    done_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.553     1.443    pl/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.134     1.718    pl/address_reg[6]_0[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  pl/address[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    pl/p_0_in[5]
    SLICE_X31Y23         FDRE                                         r  pl/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.820     1.954    pl/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  pl/address_reg[5]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092     1.535    pl/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  processor_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y35   done_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y35   done_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y35   done_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y37   listen_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y35   running_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y37   started_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y22   pl/address_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y22   pl/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   done_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y37   listen_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y37   listen_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   running_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y35   running_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   done_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y37   listen_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y37   listen_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   running_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y35   running_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.639ns  (logic 0.683ns (18.771%)  route 2.956ns (81.229%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.435     2.994    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.118 r  processor/registers/Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.521     3.639    processor/registers/Data2_reg[0][2]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  processor/registers/Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.560ns  (logic 0.683ns (19.183%)  route 2.877ns (80.817%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.064     2.623    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.747 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.814     3.560    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X35Y30         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.505ns  (logic 0.683ns (19.484%)  route 2.822ns (80.516%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.266     2.825    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.949 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.556     3.505    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X32Y28         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 0.683ns (20.073%)  route 2.720ns (79.927%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.079     2.638    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.762 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.640     3.403    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X36Y27         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.352ns  (logic 0.683ns (20.375%)  route 2.669ns (79.625%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.140     2.699    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.823 r  processor/registers/Data2_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.529     3.352    processor/registers/Data2_reg[1][0]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  processor/registers/Data2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.314ns  (logic 0.683ns (20.607%)  route 2.631ns (79.393%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.299     2.858    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.982 r  processor/registers/Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.332     3.314    processor/registers/Data2_reg[1][3]_i_1_n_0
    SLICE_X36Y27         LDCE                                         r  processor/registers/Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.173ns  (logic 0.683ns (21.527%)  route 2.490ns (78.473%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.873     2.432    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.556 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.616     3.173    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y30         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.108ns  (logic 0.683ns (21.978%)  route 2.425ns (78.022%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.779     2.338    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I3_O)        0.124     2.462 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.645     3.108    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X29Y26         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.045ns  (logic 0.683ns (22.432%)  route 2.362ns (77.568%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.494     2.053    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.124     2.177 r  processor/registers/Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.868     3.045    processor/registers/Data2_reg[0][6]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  processor/registers/Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.909ns  (logic 0.683ns (23.478%)  route 2.226ns (76.522%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.268     1.827    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X36Y27         LUT4 (Prop_lut4_I3_O)        0.124     1.951 r  processor/registers/Data1_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.958     2.909    processor/registers/Data1_reg[1][3]_i_1_n_0
    SLICE_X34Y29         LDCE                                         r  processor/registers/Data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.178ns (55.937%)  route 0.140ns (44.063%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=5, routed)           0.140     0.318    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X33Y23         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.178ns (55.397%)  route 0.143ns (44.603%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.143     0.321    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X33Y23         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.223ns (42.312%)  route 0.304ns (57.688%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.083     0.261    processor/memory/read1_reg[1]_i_1_0[1]
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.306 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     0.527    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X33Y24         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.203ns (37.964%)  route 0.332ns (62.036%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.332     0.490    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.535 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.535    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.203ns (36.845%)  route 0.348ns (63.155%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.348     0.506    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.551 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.206ns (34.510%)  route 0.391ns (65.490%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X33Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=4, routed)           0.171     0.329    processor/memory/read1_reg[1]_i_1_1[0]
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.048     0.377 r  processor/memory/write_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.220     0.597    processor/id/registers_reg[0][0][6][0]
    SLICE_X32Y25         LDCE                                         r  processor/id/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.203ns (31.324%)  route 0.445ns (68.676%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.332     0.490    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.535 r  processor/registers/Data1_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.113     0.648    processor/registers/Data1_reg[2][3]_i_1_n_0
    SLICE_X32Y27         LDCE                                         r  processor/registers/Data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.248ns (37.353%)  route 0.416ns (62.647%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X33Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=4, routed)           0.162     0.320    processor/memory/read1_reg[1]_i_1_1[0]
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.365 r  processor/memory/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.082     0.447    processor/memory/read1_reg[0]_i_2_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.492 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     0.664    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X33Y24         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.203ns (30.485%)  route 0.463ns (69.515%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.407     0.565    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.610 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.056     0.666    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X28Y27         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.203ns (29.787%)  route 0.479ns (70.213%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.312     0.470    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.515 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.167     0.682    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X28Y27         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.181ns  (logic 5.413ns (31.504%)  route 11.769ns (68.496%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.284    11.615    processor/memory/Q[1]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.739 f  processor/memory/read1_reg[1]_i_87/O
                         net (fo=1, routed)           0.000    11.739    processor/memory/read1_reg[1]_i_87_n_0
    SLICE_X6Y15          MUXF7 (Prop_muxf7_I0_O)      0.241    11.980 f  processor/memory/read1_reg[1]_i_51/O
                         net (fo=1, routed)           0.000    11.980    processor/memory/read1_reg[1]_i_51_n_0
    SLICE_X6Y15          MUXF8 (Prop_muxf8_I0_O)      0.098    12.078 f  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.896    12.975    processor/memory/read1_reg[1]_i_25_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.319    13.294 f  processor/memory/read1_reg[1]_i_11/O
                         net (fo=1, routed)           1.784    15.078    processor/memory/read1_reg[1]_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.202 f  processor/memory/read1_reg[1]_i_6/O
                         net (fo=26, routed)          1.167    16.369    processor/memory/mem_instruction[0]_218[2]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.150    16.519 r  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=9, routed)           0.532    17.051    processor/memory/led[2]_INST_0_i_3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.326    17.377 r  processor/memory/led[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.106    19.482    processor_n_7
    J1                   OBUF (Prop_obuf_I_O)         3.513    22.995 r  led[2]_INST_0/O
                         net (fo=0)                   0.000    22.995    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.458ns  (logic 1.512ns (10.458%)  route 12.946ns (89.542%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.579    14.910    processor/memory/Q[1]
    SLICE_X23Y7          LUT6 (Prop_lut6_I2_O)        0.124    15.034 r  processor/memory/address_reg[0]_i_86/O
                         net (fo=1, routed)           0.000    15.034    processor/memory/address_reg[0]_i_86_n_0
    SLICE_X23Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    15.246 r  processor/memory/address_reg[0]_i_49/O
                         net (fo=1, routed)           0.000    15.246    processor/memory/address_reg[0]_i_49_n_0
    SLICE_X23Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    15.340 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           1.529    16.869    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.316    17.185 r  processor/memory/address_reg[0]_i_8/O
                         net (fo=1, routed)           1.152    18.337    processor/memory/address_reg[0]_i_8_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  processor/memory/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.058    19.519    processor/memory/mem_instruction[2]_216[0]
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124    19.643 r  processor/memory/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.629    20.272    processor/id/registers[0][2][6]_i_4_0[0]
    SLICE_X30Y23         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.191ns  (logic 1.512ns (10.655%)  route 12.679ns (89.345%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.579    14.910    processor/memory/Q[1]
    SLICE_X23Y7          LUT6 (Prop_lut6_I2_O)        0.124    15.034 r  processor/memory/address_reg[0]_i_86/O
                         net (fo=1, routed)           0.000    15.034    processor/memory/address_reg[0]_i_86_n_0
    SLICE_X23Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    15.246 r  processor/memory/address_reg[0]_i_49/O
                         net (fo=1, routed)           0.000    15.246    processor/memory/address_reg[0]_i_49_n_0
    SLICE_X23Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    15.340 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           1.529    16.869    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.316    17.185 r  processor/memory/address_reg[0]_i_8/O
                         net (fo=1, routed)           1.152    18.337    processor/memory/address_reg[0]_i_8_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.461 r  processor/memory/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.230    19.691    processor/memory/mem_instruction[2]_216[0]
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.124    19.815 r  processor/memory/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.189    20.004    processor/id/memory[23][0][6]_i_4[0]
    SLICE_X32Y21         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.180ns  (logic 1.545ns (10.896%)  route 12.635ns (89.104%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.636    14.968    processor/memory/Q[1]
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124    15.092 r  processor/memory/address_reg[1]_i_87/O
                         net (fo=1, routed)           0.000    15.092    processor/memory/address_reg[1]_i_87_n_0
    SLICE_X20Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    15.309 r  processor/memory/address_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    15.309    processor/memory/address_reg[1]_i_49_n_0
    SLICE_X20Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    15.403 r  processor/memory/address_reg[1]_i_22/O
                         net (fo=1, routed)           0.981    16.384    processor/memory/address_reg[1]_i_22_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.316    16.700 r  processor/memory/address_reg[1]_i_8/O
                         net (fo=1, routed)           1.103    17.803    processor/memory/address_reg[1]_i_8_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.927 r  processor/memory/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.382    19.309    processor/memory/mem_instruction[2]_216[1]
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.152    19.461 r  processor/memory/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.533    19.994    processor/id/memory[23][0][6]_i_4[1]
    SLICE_X32Y21         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.112ns  (logic 1.517ns (10.749%)  route 12.595ns (89.251%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.636    14.968    processor/memory/Q[1]
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124    15.092 r  processor/memory/address_reg[1]_i_87/O
                         net (fo=1, routed)           0.000    15.092    processor/memory/address_reg[1]_i_87_n_0
    SLICE_X20Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    15.309 r  processor/memory/address_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    15.309    processor/memory/address_reg[1]_i_49_n_0
    SLICE_X20Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    15.403 r  processor/memory/address_reg[1]_i_22/O
                         net (fo=1, routed)           0.981    16.384    processor/memory/address_reg[1]_i_22_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.316    16.700 r  processor/memory/address_reg[1]_i_8/O
                         net (fo=1, routed)           1.103    17.803    processor/memory/address_reg[1]_i_8_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.927 r  processor/memory/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.382    19.309    processor/memory/mem_instruction[2]_216[1]
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.124    19.433 r  processor/memory/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.493    19.926    processor/id/registers[0][2][6]_i_4_0[1]
    SLICE_X30Y23         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.886ns  (logic 1.517ns (10.925%)  route 12.369ns (89.075%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.636    14.968    processor/memory/Q[1]
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124    15.092 r  processor/memory/address_reg[1]_i_87/O
                         net (fo=1, routed)           0.000    15.092    processor/memory/address_reg[1]_i_87_n_0
    SLICE_X20Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    15.309 r  processor/memory/address_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    15.309    processor/memory/address_reg[1]_i_49_n_0
    SLICE_X20Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    15.403 r  processor/memory/address_reg[1]_i_22/O
                         net (fo=1, routed)           0.981    16.384    processor/memory/address_reg[1]_i_22_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.316    16.700 r  processor/memory/address_reg[1]_i_8/O
                         net (fo=1, routed)           1.103    17.803    processor/memory/address_reg[1]_i_8_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.927 r  processor/memory/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.175    19.102    processor/memory/mem_instruction[2]_216[1]
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.226 r  processor/memory/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.474    19.700    processor/id/read1_reg[0]_i_3[0]
    SLICE_X32Y24         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 1.530ns (11.348%)  route 11.953ns (88.652%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.459    14.790    processor/memory/Q[1]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.914 r  processor/memory/address_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    14.914    processor/memory/address_reg[3]_i_82_n_0
    SLICE_X22Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    15.123 r  processor/memory/address_reg[3]_i_47/O
                         net (fo=1, routed)           0.000    15.123    processor/memory/address_reg[3]_i_47_n_0
    SLICE_X22Y5          MUXF8 (Prop_muxf8_I1_O)      0.088    15.211 r  processor/memory/address_reg[3]_i_21/O
                         net (fo=1, routed)           0.775    15.986    processor/memory/address_reg[3]_i_21_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.319    16.305 r  processor/memory/address_reg[3]_i_8/O
                         net (fo=1, routed)           0.640    16.945    processor/memory/address_reg[3]_i_8_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.069 r  processor/memory/address_reg[3]_i_3/O
                         net (fo=3, routed)           1.463    18.532    processor/memory/mem_instruction[2]_216[3]
    SLICE_X32Y21         LUT3 (Prop_lut3_I2_O)        0.148    18.680 r  processor/memory/address_reg[3]_i_1/O
                         net (fo=1, routed)           0.616    19.296    processor/id/memory[23][0][6]_i_4[3]
    SLICE_X32Y23         LDCE                                         r  processor/id/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 1.506ns (11.301%)  route 11.820ns (88.699%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.459    14.790    processor/memory/Q[1]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.914 r  processor/memory/address_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    14.914    processor/memory/address_reg[3]_i_82_n_0
    SLICE_X22Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    15.123 r  processor/memory/address_reg[3]_i_47/O
                         net (fo=1, routed)           0.000    15.123    processor/memory/address_reg[3]_i_47_n_0
    SLICE_X22Y5          MUXF8 (Prop_muxf8_I1_O)      0.088    15.211 r  processor/memory/address_reg[3]_i_21/O
                         net (fo=1, routed)           0.775    15.986    processor/memory/address_reg[3]_i_21_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.319    16.305 r  processor/memory/address_reg[3]_i_8/O
                         net (fo=1, routed)           0.640    16.945    processor/memory/address_reg[3]_i_8_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.069 r  processor/memory/address_reg[3]_i_3/O
                         net (fo=3, routed)           1.224    18.293    processor/memory/mem_instruction[2]_216[3]
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124    18.417 r  processor/memory/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.723    19.140    processor/id/registers[0][2][6]_i_4_0[3]
    SLICE_X30Y23         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.242ns  (logic 1.672ns (12.626%)  route 11.570ns (87.374%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.281    12.612    processor/memory/Q[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124    12.736 f  processor/memory/led[2]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    12.736    processor/memory/led[2]_INST_0_i_141_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I0_O)      0.238    12.974 f  processor/memory/led[2]_INST_0_i_73/O
                         net (fo=1, routed)           0.000    12.974    processor/memory/led[2]_INST_0_i_73_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    13.078 f  processor/memory/led[2]_INST_0_i_31/O
                         net (fo=1, routed)           1.130    14.209    processor/memory/led[2]_INST_0_i_31_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.316    14.525 f  processor/memory/led[2]_INST_0_i_11/O
                         net (fo=1, routed)           1.391    15.916    processor/memory/led[2]_INST_0_i_11_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.040 f  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=28, routed)          1.196    17.236    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.124    17.360 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=2, routed)           0.959    18.319    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.124    18.443 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.613    19.056    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X33Y24         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.101ns  (logic 1.555ns (11.869%)  route 11.546ns (88.131%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.550     5.813    processor/registers/CLK
    SLICE_X26Y27         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.518     6.331 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         7.838    14.170    processor/memory/Q[1]
    SLICE_X25Y1          LUT6 (Prop_lut6_I2_O)        0.124    14.294 r  processor/memory/address_reg[2]_i_85/O
                         net (fo=1, routed)           0.000    14.294    processor/memory/address_reg[2]_i_85_n_0
    SLICE_X25Y1          MUXF7 (Prop_muxf7_I1_O)      0.245    14.539 r  processor/memory/address_reg[2]_i_48/O
                         net (fo=1, routed)           0.000    14.539    processor/memory/address_reg[2]_i_48_n_0
    SLICE_X25Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    14.643 r  processor/memory/address_reg[2]_i_22/O
                         net (fo=1, routed)           1.029    15.671    processor/memory/address_reg[2]_i_22_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I3_O)        0.316    15.987 r  processor/memory/address_reg[2]_i_8/O
                         net (fo=1, routed)           0.795    16.782    processor/memory/address_reg[2]_i_8_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.906 r  processor/memory/address_reg[2]_i_3/O
                         net (fo=3, routed)           1.370    18.276    processor/memory/mem_instruction[2]_216[2]
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124    18.400 r  processor/memory/constant_reg[2]_i_1/O
                         net (fo=1, routed)           0.515    18.915    processor/id/registers[0][2][6]_i_4_0[2]
    SLICE_X31Y24         LDCE                                         r  processor/id/constant_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/registers_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.947    processor/registers/CLK
    SLICE_X30Y27         FDRE                                         r  processor/registers/registers_reg[1][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.111 r  processor/registers/registers_reg[1][2][0]/Q
                         net (fo=2, routed)           0.062     2.173    processor/registers/registers_reg_n_0_[1][2][0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I2_O)        0.045     2.218 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.503%)  route 0.232ns (55.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.948    processor/registers/CLK
    SLICE_X31Y29         FDRE                                         r  processor/registers/registers_reg[0][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.089 r  processor/registers/registers_reg[0][1][6]/Q
                         net (fo=2, routed)           0.063     2.152    processor/registers/registers_reg_n_0_[0][1][6]
    SLICE_X30Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.197 r  processor/registers/Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.169     2.366    processor/registers/Data2_reg[1][6]_i_1_n_0
    SLICE_X33Y30         LDCE                                         r  processor/registers/Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.426%)  route 0.206ns (52.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.582     1.974    processor/registers/CLK
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  processor/registers/registers_reg[0][0][1]/Q
                         net (fo=2, routed)           0.145     2.260    processor/registers/registers_reg_n_0_[0][0][1]
    SLICE_X35Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.305 r  processor/registers/Data1_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.061     2.366    processor/registers/Data1_reg[0][1]_i_1_n_0
    SLICE_X34Y26         LDCE                                         r  processor/registers/Data1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.448%)  route 0.232ns (55.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.948    processor/registers/CLK
    SLICE_X31Y29         FDRE                                         r  processor/registers/registers_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.089 r  processor/registers/registers_reg[0][2][3]/Q
                         net (fo=2, routed)           0.119     2.208    processor/registers/registers_reg[0][2][6]_0[3]
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.253 r  processor/registers/Data1_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.113     2.366    processor/registers/Data1_reg[2][3]_i_1_n_0
    SLICE_X32Y27         LDCE                                         r  processor/registers/Data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.209ns (47.831%)  route 0.228ns (52.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.553     1.945    processor/registers/CLK
    SLICE_X30Y26         FDRE                                         r  processor/registers/registers_reg[0][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     2.109 r  processor/registers/registers_reg[0][2][1]/Q
                         net (fo=2, routed)           0.061     2.170    processor/registers/registers_reg[0][2][6]_0[1]
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.045     2.215 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.167     2.382    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X28Y27         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.209ns (47.456%)  route 0.231ns (52.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.948    processor/registers/CLK
    SLICE_X32Y29         FDRE                                         r  processor/registers/registers_reg[0][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     2.112 r  processor/registers/registers_reg[0][1][2]/Q
                         net (fo=2, routed)           0.175     2.287    processor/registers/registers_reg_n_0_[0][1][2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.332 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.056     2.388    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X33Y29         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[1][2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.246ns (55.552%)  route 0.197ns (44.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.947    processor/registers/CLK
    SLICE_X30Y27         FDRE                                         r  processor/registers/registers_reg[1][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.148     2.095 r  processor/registers/registers_reg[1][2][5]/Q
                         net (fo=2, routed)           0.141     2.236    processor/registers/registers_reg_n_0_[1][2][5]
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.098     2.334 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.056     2.390    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X28Y27         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[1][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.093%)  route 0.235ns (52.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.948    processor/registers/CLK
    SLICE_X30Y29         FDRE                                         r  processor/registers/registers_reg[1][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     2.112 r  processor/registers/registers_reg[1][1][2]/Q
                         net (fo=2, routed)           0.125     2.237    processor/registers/registers_reg_n_0_[1][1][2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045     2.282 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.110     2.391    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X32Y28         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.139%)  route 0.245ns (56.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.582     1.974    processor/registers/CLK
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  processor/registers/registers_reg[0][0][2]/Q
                         net (fo=2, routed)           0.069     2.184    processor/registers/registers_reg_n_0_[0][0][2]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.045     2.229 r  processor/registers/Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.176     2.405    processor/registers/Data2_reg[0][2]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  processor/registers/Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.365%)  route 0.286ns (60.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.948    processor/registers/CLK
    SLICE_X31Y29         FDRE                                         r  processor/registers/registers_reg[0][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.089 r  processor/registers/registers_reg[0][1][6]/Q
                         net (fo=2, routed)           0.065     2.154    processor/registers/registers_reg_n_0_[0][1][6]
    SLICE_X30Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.199 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.221     2.420    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y30         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4322 Endpoints
Min Delay          4322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.732ns  (logic 4.532ns (16.342%)  route 23.200ns (83.658%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.239    27.732    processor/memory/D[4]
    SLICE_X1Y19          FDRE                                         r  processor/memory/memory_reg[62][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y19          FDRE                                         r  processor/memory/memory_reg[62][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[19][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.690ns  (logic 4.532ns (16.367%)  route 23.158ns (83.633%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.197    27.690    processor/memory/D[4]
    SLICE_X2Y18          FDRE                                         r  processor/memory/memory_reg[19][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.501     4.849    processor/memory/memory_reg[99][2][6]_2
    SLICE_X2Y18          FDRE                                         r  processor/memory/memory_reg[19][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[50][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.690ns  (logic 4.532ns (16.367%)  route 23.158ns (83.633%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.197    27.690    processor/memory/D[4]
    SLICE_X3Y18          FDRE                                         r  processor/memory/memory_reg[50][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.501     4.849    processor/memory/memory_reg[99][2][6]_2
    SLICE_X3Y18          FDRE                                         r  processor/memory/memory_reg[50][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[60][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.682ns  (logic 4.532ns (16.372%)  route 23.150ns (83.628%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.189    27.682    processor/memory/D[4]
    SLICE_X1Y20          FDRE                                         r  processor/memory/memory_reg[60][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y20          FDRE                                         r  processor/memory/memory_reg[60][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.589ns  (logic 4.527ns (16.409%)  route 23.062ns (83.591%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    21.290    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.414 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    22.139    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    22.258 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.331    27.589    processor/memory/D[3]
    SLICE_X1Y1           FDRE                                         r  processor/memory/memory_reg[62][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.512     4.860    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y1           FDRE                                         r  processor/memory/memory_reg[62][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[56][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.549ns  (logic 4.532ns (16.451%)  route 23.017ns (83.549%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.056    27.549    processor/memory/D[4]
    SLICE_X0Y19          FDRE                                         r  processor/memory/memory_reg[56][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X0Y19          FDRE                                         r  processor/memory/memory_reg[56][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[27][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.541ns  (logic 4.532ns (16.455%)  route 23.009ns (83.545%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.048    27.541    processor/memory/D[4]
    SLICE_X2Y19          FDRE                                         r  processor/memory/memory_reg[27][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X2Y19          FDRE                                         r  processor/memory/memory_reg[27][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[30][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.541ns  (logic 4.532ns (16.455%)  route 23.009ns (83.545%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.048    27.541    processor/memory/D[4]
    SLICE_X3Y19          FDRE                                         r  processor/memory/memory_reg[30][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X3Y19          FDRE                                         r  processor/memory/memory_reg[30][0][4]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[56][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.539ns  (logic 4.527ns (16.439%)  route 23.012ns (83.561%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.592    21.290    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.414 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.726    22.139    processor/registers/reg_writeData[0]_5[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.119    22.258 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         5.280    27.539    processor/memory/D[3]
    SLICE_X1Y2           FDRE                                         r  processor/memory/memory_reg[56][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.512     4.860    processor/memory/memory_reg[99][2][6]_2
    SLICE_X1Y2           FDRE                                         r  processor/memory/memory_reg[56][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[23][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.512ns  (logic 4.532ns (16.473%)  route 22.980ns (83.527%))
  Logic Levels:           18  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/address_reg[2]/Q
                         net (fo=1, routed)           0.937     1.766    processor/registers/memory_reg[98][1][0][2]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.890 r  processor/registers/memory[0][0][6]_i_4/O
                         net (fo=316, routed)         5.454     7.345    processor/memory/mem_address[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276     7.621 r  processor/memory/registers_reg[0][1][0]_i_23/O
                         net (fo=1, routed)           0.000     7.621    processor/memory/registers_reg[0][1][0]_i_23_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     7.715 r  processor/memory/registers_reg[0][1][0]_i_11/O
                         net (fo=1, routed)           1.085     8.800    processor/memory/registers_reg[0][1][0]_i_11_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.316     9.116 r  processor/memory/registers[0][1][0]_i_4/O
                         net (fo=1, routed)           1.695    10.811    processor/memory/registers[0][1][0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  processor/memory/registers[0][1][0]_i_3/O
                         net (fo=2, routed)           1.111    12.046    processor/registers/registers_reg[0][1][0]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.170 f  processor/registers/registers[0][1][4]_i_20/O
                         net (fo=7, routed)           1.159    13.329    processor/id/registers_reg[0][1][4]_i_3
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.453 r  processor/id/memory[0][0][1]_i_25/O
                         net (fo=1, routed)           0.787    14.240    processor/registers/memory[0][0][1]_i_9
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.364 r  processor/registers/memory[0][0][1]_i_13/O
                         net (fo=12, routed)          0.531    14.895    processor/registers/registers[0][1][6]_i_11_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.150    15.045 r  processor/registers/registers[0][1][6]_i_18/O
                         net (fo=2, routed)           0.638    15.682    processor/registers/registers[0][1][6]_i_18_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.008 r  processor/registers/registers[0][1][6]_i_9/O
                         net (fo=1, routed)           0.000    16.008    processor/registers/registers[0][1][6]_i_9_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.521 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           0.987    17.508    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.632 r  processor/registers/registers[0][1][4]_i_4/O
                         net (fo=4, routed)           0.897    18.529    processor/registers/registers[0][1][4]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    18.653 r  processor/registers/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.653    processor/registers/memory[0][0][1]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.259 r  processor/registers/memory_reg[0][0][1]_i_2/O[3]
                         net (fo=5, routed)           1.132    20.391    processor/registers/memory_reg[0][0][1]_i_2_n_4
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.306    20.697 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.815    21.513    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.637 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.732    22.369    processor/registers/reg_writeData[0]_5[4]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    22.493 r  processor/registers/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         5.019    27.512    processor/memory/D[4]
    SLICE_X5Y18          FDRE                                         r  processor/memory/memory_reg[23][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.500     4.848    processor/memory/memory_reg[99][2][6]_2
    SLICE_X5Y18          FDRE                                         r  processor/memory/memory_reg[23][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.222ns (34.400%)  route 0.423ns (65.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=23, routed)          0.423     0.601    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X35Y27         LUT3 (Prop_lut3_I1_O)        0.044     0.645 r  processor/registers/registers[0][0][1]_i_1/O
                         net (fo=2, routed)           0.000     0.645    processor/registers/reg_writeData[0]_5[1]
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.850     2.603    processor/registers/CLK
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            listen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.232ns (35.339%)  route 0.424ns (64.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  started_reg_i_2/O
                         net (fo=3, routed)           0.424     0.655    started_reg_i_2_n_0
    SLICE_X40Y37         FDRE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.860     1.994    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  listen_reg/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.602%)  route 0.441ns (66.398%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=23, routed)          0.243     0.421    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.466 r  processor/id/registers[0][2][6]_i_1/O
                         net (fo=6, routed)           0.198     0.664    processor/registers/D[6]
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.819     2.572    processor/registers/CLK
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.223ns (33.321%)  route 0.446ns (66.679%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=23, routed)          0.243     0.421    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.466 r  processor/id/registers[0][2][6]_i_1/O
                         net (fo=6, routed)           0.203     0.669    processor/registers/D[6]
    SLICE_X31Y29         FDRE                                         r  processor/registers/registers_reg[0][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.824     2.577    processor/registers/CLK
    SLICE_X31Y29         FDRE                                         r  processor/registers/registers_reg[0][2][6]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.223ns (32.778%)  route 0.457ns (67.222%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=23, routed)          0.457     0.635    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.680 r  processor/registers/registers[0][0][2]_i_1/O
                         net (fo=4, routed)           0.000     0.680    processor/registers/reg_writeData[0]_5[2]
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.850     2.603    processor/registers/CLK
    SLICE_X35Y27         FDRE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.468%)  route 0.464ns (67.532%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=23, routed)          0.330     0.508    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.553 r  processor/id/registers[0][2][4]_i_1/O
                         net (fo=6, routed)           0.134     0.687    processor/registers/D[4]
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.819     2.572    processor/registers/CLK
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.223ns (31.866%)  route 0.477ns (68.134%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[1]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/write_reg_reg[1]/Q
                         net (fo=3, routed)           0.203     0.381    processor/id/reg_writeReg[1]
    SLICE_X32Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.426 r  processor/id/registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.274     0.700    processor/registers/registers_reg[1][1][0]_0[0]
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.848     2.601    processor/registers/CLK
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][0][1]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.223ns (31.866%)  route 0.477ns (68.134%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[1]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/write_reg_reg[1]/Q
                         net (fo=3, routed)           0.203     0.381    processor/id/reg_writeReg[1]
    SLICE_X32Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.426 r  processor/id/registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.274     0.700    processor/registers/registers_reg[1][1][0]_0[0]
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.848     2.601    processor/registers/CLK
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.223ns (31.866%)  route 0.477ns (68.134%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[1]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/write_reg_reg[1]/Q
                         net (fo=3, routed)           0.203     0.381    processor/id/reg_writeReg[1]
    SLICE_X32Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.426 r  processor/id/registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.274     0.700    processor/registers/registers_reg[1][1][0]_0[0]
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.848     2.601    processor/registers/CLK
    SLICE_X35Y26         FDRE                                         r  processor/registers/registers_reg[1][1][0]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.223ns (31.639%)  route 0.482ns (68.361%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.253     0.431    processor/id/reg_writeReg[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.476 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.229     0.705    processor/registers/registers_reg[0][0][6]_1[0]
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.819     2.572    processor/registers/CLK
    SLICE_X30Y25         FDRE                                         r  processor/registers/registers_reg[0][2][2]/C





