Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto fb1cff9766e84610876396cbf61fcacf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.exe
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.wb
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.data_ram__blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.data_ram__blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram__blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.data_ram__blk_mem_gen_top
Compiling module xil_defaultlib.data_ram__blk_mem_gen_v8_3_6_syn...
Compiling module xil_defaultlib.data_ram__blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.data_ram
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_prim_width
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_top
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_v8_3_6_synt...
Compiling module xil_defaultlib.inst_rom_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_synth
