// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/19/2019 18:24:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \Run~input_o ;
wire \Resetn~input_o ;
wire \cu|Tstep_Q[1]~DUPLICATE_q ;
wire \DIN[8]~input_o ;
wire \cu|Decoder1~0_combout ;
wire \DIN[7]~input_o ;
wire \cu|Mux18~0_combout ;
wire \DIN[3]~input_o ;
wire \DIN[4]~input_o ;
wire \DIN[5]~input_o ;
wire \cu|Ain~0_combout ;
wire \DIN[6]~input_o ;
wire \cu|Mux19~0_combout ;
wire \DIN[2]~input_o ;
wire \DIN[0]~input_o ;
wire \DIN[1]~input_o ;
wire \cu|Mux26~0_combout ;
wire \cu|Mux22~0_combout ;
wire \cu|Mux23~0_combout ;
wire \cu|Mux21~0_combout ;
wire \cu|Mux25~0_combout ;
wire \cu|Mux20~0_combout ;
wire \multiplexers|Equal2~0_combout ;
wire \cu|Mux24~0_combout ;
wire \cu|Mux19~1_combout ;
wire \multiplexers|Equal2~1_combout ;
wire \multiplexers|Selector8~1_combout ;
wire \cu|DINout~0_combout ;
wire \cu|Decoder0~0_combout ;
wire \addsub|Add0~38_cout ;
wire \addsub|Add0~1_sumout ;
wire \cu|Gin~0_combout ;
wire \cu|Gout~0_combout ;
wire \multiplexers|Equal7~1_combout ;
wire \multiplexers|Equal2~3_combout ;
wire \multiplexers|Selector8~5_combout ;
wire \multiplexers|Equal7~0_combout ;
wire \multiplexers|Selector8~0_combout ;
wire \multiplexers|Selector8~3_combout ;
wire \multiplexers|Selector8~4_combout ;
wire \multiplexers|Equal3~0_combout ;
wire \multiplexers|Equal2~2_combout ;
wire \multiplexers|Selector8~2_combout ;
wire \multiplexers|Selector8~6_combout ;
wire \multiplexers|Selector7~0_combout ;
wire \multiplexers|Selector7~1_combout ;
wire \addsub|Add0~2 ;
wire \addsub|Add0~5_sumout ;
wire \multiplexers|Selector7~5_combout ;
wire \multiplexers|Selector7~3_combout ;
wire \multiplexers|Selector7~4_combout ;
wire \multiplexers|Selector7~2_combout ;
wire \multiplexers|Selector7~6_combout ;
wire \multiplexers|Selector6~4_combout ;
wire \multiplexers|Selector6~1_combout ;
wire \multiplexers|Selector6~3_combout ;
wire \addsub|Add0~6 ;
wire \addsub|Add0~9_sumout ;
wire \multiplexers|Selector6~5_combout ;
wire \multiplexers|Selector6~2_combout ;
wire \multiplexers|Selector6~0_combout ;
wire \multiplexers|Selector6~6_combout ;
wire \multiplexers|Selector5~4_combout ;
wire \multiplexers|Selector5~0_combout ;
wire \multiplexers|Selector5~1_combout ;
wire \multiplexers|Selector5~3_combout ;
wire \addsub|Add0~10 ;
wire \addsub|Add0~13_sumout ;
wire \multiplexers|Selector5~5_combout ;
wire \multiplexers|Selector5~2_combout ;
wire \multiplexers|Selector5~6_combout ;
wire \multiplexers|Selector4~3_combout ;
wire \multiplexers|Selector4~1_combout ;
wire \multiplexers|Selector4~0_combout ;
wire \multiplexers|Selector4~4_combout ;
wire \addsub|Add0~14 ;
wire \addsub|Add0~17_sumout ;
wire \multiplexers|Selector4~5_combout ;
wire \multiplexers|Selector4~2_combout ;
wire \multiplexers|Selector4~6_combout ;
wire \multiplexers|Selector3~1_combout ;
wire \multiplexers|Selector3~0_combout ;
wire \multiplexers|Selector3~2_combout ;
wire \multiplexers|Selector3~4_combout ;
wire \multiplexers|Selector3~3_combout ;
wire \addsub|Add0~18 ;
wire \addsub|Add0~21_sumout ;
wire \multiplexers|Selector3~5_combout ;
wire \multiplexers|Selector3~6_combout ;
wire \addsub|Add0~22 ;
wire \addsub|Add0~25_sumout ;
wire \multiplexers|Selector2~5_combout ;
wire \multiplexers|Selector2~0_combout ;
wire \multiplexers|Selector2~3_combout ;
wire \multiplexers|Selector2~1_combout ;
wire \multiplexers|Selector2~2_combout ;
wire \reg_1|Q[6]~feeder_combout ;
wire \multiplexers|Selector2~4_combout ;
wire \multiplexers|Selector2~6_combout ;
wire \multiplexers|Selector1~3_combout ;
wire \multiplexers|Selector1~4_combout ;
wire \multiplexers|Selector1~0_combout ;
wire \multiplexers|Selector1~1_combout ;
wire \addsub|Add0~26 ;
wire \addsub|Add0~29_sumout ;
wire \multiplexers|Selector1~5_combout ;
wire \multiplexers|Selector1~2_combout ;
wire \multiplexers|Selector1~6_combout ;
wire \multiplexers|Selector0~0_combout ;
wire \addsub|Add0~30 ;
wire \addsub|Add0~33_sumout ;
wire \multiplexers|Selector0~5_combout ;
wire \multiplexers|Selector0~4_combout ;
wire \multiplexers|Selector0~3_combout ;
wire \multiplexers|Selector0~1_combout ;
wire \reg_6|Q[8]~feeder_combout ;
wire \multiplexers|Selector0~2_combout ;
wire \multiplexers|Selector0~6_combout ;
wire [1:0] \cu|Tstep_Q ;
wire [8:0] \reg_5|Q ;
wire [8:0] \reg_IR|Q ;
wire [7:0] \cu|Yreg ;
wire [8:0] \reg_6|Q ;
wire [8:0] \reg_2|Q ;
wire [7:0] \cu|Xreg ;
wire [8:0] \reg_4|Q ;
wire [8:0] \reg_3|Q ;
wire [1:0] \cu|Tstep_D ;
wire [8:0] \reg_7|Q ;
wire [8:0] \reg_0|Q ;
wire [8:0] R5;
wire [8:0] \reg_1|Q ;
wire [8:0] G;
wire [8:0] \reg_G|Q ;
wire [2:0] \cu|I ;
wire [7:0] Rin;
wire [8:0] \reg_A|Q ;
wire [8:0] R2;
wire [8:0] R4;
wire [8:0] R6;
wire [8:0] R3;
wire [8:0] R7;
wire [8:0] R0;
wire [8:0] R1;
wire [8:0] A;


// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \Done~output (
	.i(\cu|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \BusWires[0]~output (
	.i(\multiplexers|Selector8~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[0]),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \BusWires[1]~output (
	.i(\multiplexers|Selector7~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[1]),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \BusWires[2]~output (
	.i(\multiplexers|Selector6~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[2]),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \BusWires[3]~output (
	.i(\multiplexers|Selector5~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[3]),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \BusWires[4]~output (
	.i(\multiplexers|Selector4~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[4]),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \BusWires[5]~output (
	.i(\multiplexers|Selector3~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[5]),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \BusWires[6]~output (
	.i(\multiplexers|Selector2~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[6]),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \BusWires[7]~output (
	.i(\multiplexers|Selector1~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[7]),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \BusWires[8]~output (
	.i(\multiplexers|Selector0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[8]),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y33_N43
dffeas \cu|Tstep_Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cu|Tstep_D [1]),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Tstep_Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Tstep_Q[1] .is_wysiwyg = "true";
defparam \cu|Tstep_Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N42
cyclonev_lcell_comb \cu|Tstep_D[1] (
// Equation(s):
// \cu|Tstep_D [1] = LCELL(( !\cu|Mux18~0_combout  & ( !\cu|Tstep_Q [0] $ (!\cu|Tstep_Q [1]) ) ))

	.dataa(gnd),
	.datab(!\cu|Tstep_Q [0]),
	.datac(gnd),
	.datad(!\cu|Tstep_Q [1]),
	.datae(gnd),
	.dataf(!\cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Tstep_D [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Tstep_D[1] .extended_lut = "off";
defparam \cu|Tstep_D[1] .lut_mask = 64'h33CC33CC00000000;
defparam \cu|Tstep_D[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N44
dffeas \cu|Tstep_Q[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cu|Tstep_D [1]),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Tstep_Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Tstep_Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cu|Tstep_Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N57
cyclonev_lcell_comb \cu|Tstep_D[0] (
// Equation(s):
// \cu|Tstep_D [0] = LCELL(( \cu|Tstep_Q[1]~DUPLICATE_q  & ( !\cu|Tstep_Q [0] ) ) # ( !\cu|Tstep_Q[1]~DUPLICATE_q  & ( (\Run~input_o  & !\cu|Tstep_Q [0]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Run~input_o ),
	.datad(!\cu|Tstep_Q [0]),
	.datae(gnd),
	.dataf(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Tstep_D [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Tstep_D[0] .extended_lut = "off";
defparam \cu|Tstep_D[0] .lut_mask = 64'h0F000F00FF00FF00;
defparam \cu|Tstep_D[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N59
dffeas \cu|Tstep_Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cu|Tstep_D [0]),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Tstep_Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Tstep_Q[0] .is_wysiwyg = "true";
defparam \cu|Tstep_Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N36
cyclonev_lcell_comb \cu|Decoder1~0 (
// Equation(s):
// \cu|Decoder1~0_combout  = ( !\cu|Tstep_Q[1]~DUPLICATE_q  & ( !\cu|Tstep_Q [0] ) )

	.dataa(gnd),
	.datab(!\cu|Tstep_Q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Decoder1~0 .extended_lut = "off";
defparam \cu|Decoder1~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \cu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N17
dffeas \reg_IR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N21
cyclonev_lcell_comb \cu|I[2] (
// Equation(s):
// \cu|I [2] = LCELL(( \reg_IR|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|I [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|I[2] .extended_lut = "off";
defparam \cu|I[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cu|I[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y33_N47
dffeas \reg_IR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N9
cyclonev_lcell_comb \cu|I[1] (
// Equation(s):
// \cu|I [1] = LCELL(( \reg_IR|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|I [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|I[1] .extended_lut = "off";
defparam \cu|I[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cu|I[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N21
cyclonev_lcell_comb \cu|Mux18~0 (
// Equation(s):
// \cu|Mux18~0_combout  = ( \cu|I [1] & ( (\cu|Tstep_Q [0] & (\cu|Tstep_Q[1]~DUPLICATE_q  & !\cu|I [2])) ) ) # ( !\cu|I [1] & ( (\cu|Tstep_Q [0] & (!\cu|Tstep_Q[1]~DUPLICATE_q  & !\cu|I [2])) ) )

	.dataa(gnd),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux18~0 .extended_lut = "off";
defparam \cu|Mux18~0 .lut_mask = 64'h3000300003000300;
defparam \cu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N56
dffeas \reg_IR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N2
dffeas \reg_IR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N29
dffeas \reg_IR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N15
cyclonev_lcell_comb \cu|Xreg[4] (
// Equation(s):
// \cu|Xreg [4] = LCELL((\reg_IR|Q [3] & (\reg_IR|Q [4] & !\reg_IR|Q [5])))

	.dataa(!\reg_IR|Q [3]),
	.datab(gnd),
	.datac(!\reg_IR|Q [4]),
	.datad(!\reg_IR|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[4] .extended_lut = "off";
defparam \cu|Xreg[4] .lut_mask = 64'h0500050005000500;
defparam \cu|Xreg[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N48
cyclonev_lcell_comb \Rin[4] (
// Equation(s):
// Rin[4] = LCELL(( \cu|Xreg [4] & ( \cu|Mux18~0_combout  ) ))

	.dataa(!\cu|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cu|Xreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[4] .extended_lut = "off";
defparam \Rin[4] .lut_mask = 64'h0000000055555555;
defparam \Rin[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y33_N2
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N0
cyclonev_lcell_comb \R4[0] (
// Equation(s):
// R4[0] = LCELL(( \reg_4|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_4|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[0] .extended_lut = "off";
defparam \R4[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R4[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N6
cyclonev_lcell_comb \cu|Ain~0 (
// Equation(s):
// \cu|Ain~0_combout  = ( \cu|I [1] & ( (!\cu|Tstep_Q [1] & (\cu|Tstep_Q [0] & !\cu|I [2])) ) )

	.dataa(gnd),
	.datab(!\cu|Tstep_Q [1]),
	.datac(!\cu|Tstep_Q [0]),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Ain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Ain~0 .extended_lut = "off";
defparam \cu|Ain~0 .lut_mask = 64'h000000000C000C00;
defparam \cu|Ain~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N51
cyclonev_lcell_comb \cu|Xreg[0] (
// Equation(s):
// \cu|Xreg [0] = LCELL(( \reg_IR|Q [3] & ( (\reg_IR|Q [5] & \reg_IR|Q [4]) ) ))

	.dataa(!\reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[0] .extended_lut = "off";
defparam \cu|Xreg[0] .lut_mask = 64'h0000000000550055;
defparam \cu|Xreg[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y33_N26
dffeas \reg_IR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N30
cyclonev_lcell_comb \cu|I[0] (
// Equation(s):
// \cu|I [0] = LCELL(( \reg_IR|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|I [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|I[0] .extended_lut = "off";
defparam \cu|I[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cu|I[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N36
cyclonev_lcell_comb \cu|Mux19~0 (
// Equation(s):
// \cu|Mux19~0_combout  = ( \cu|I [1] & ( (!\cu|Tstep_Q [0] & (!\cu|I [2] & \cu|Tstep_Q [1])) ) ) # ( !\cu|I [1] & ( (\cu|Tstep_Q [0] & (!\cu|I [0] & (!\cu|I [2] & !\cu|Tstep_Q [1]))) ) )

	.dataa(!\cu|Tstep_Q [0]),
	.datab(!\cu|I [0]),
	.datac(!\cu|I [2]),
	.datad(!\cu|Tstep_Q [1]),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux19~0 .extended_lut = "off";
defparam \cu|Mux19~0 .lut_mask = 64'h4000400000A000A0;
defparam \cu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N38
dffeas \reg_IR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N5
dffeas \reg_IR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y32_N41
dffeas \reg_IR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N24
cyclonev_lcell_comb \cu|Yreg[0] (
// Equation(s):
// \cu|Yreg [0] = LCELL(( \reg_IR|Q [1] & ( (\reg_IR|Q [2] & \reg_IR|Q [0]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[0] .extended_lut = "off";
defparam \cu|Yreg[0] .lut_mask = 64'h00000000000F000F;
defparam \cu|Yreg[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N18
cyclonev_lcell_comb \cu|Mux26~0 (
// Equation(s):
// \cu|Mux26~0_combout  = ( \cu|Yreg [0] & ( ((\cu|Ain~0_combout  & \cu|Xreg [0])) # (\cu|Mux19~0_combout ) ) ) # ( !\cu|Yreg [0] & ( (\cu|Ain~0_combout  & (\cu|Xreg [0] & !\cu|Mux19~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Xreg [0]),
	.datad(!\cu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Yreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux26~0 .extended_lut = "off";
defparam \cu|Mux26~0 .lut_mask = 64'h0300030003FF03FF;
defparam \cu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N30
cyclonev_lcell_comb \cu|Yreg[4] (
// Equation(s):
// \cu|Yreg [4] = LCELL(( \reg_IR|Q [1] & ( (!\reg_IR|Q [2] & \reg_IR|Q [0]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[4] .extended_lut = "off";
defparam \cu|Yreg[4] .lut_mask = 64'h0000000000F000F0;
defparam \cu|Yreg[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N0
cyclonev_lcell_comb \cu|Mux22~0 (
// Equation(s):
// \cu|Mux22~0_combout  = ( \cu|Xreg [4] & ( (!\cu|Mux19~0_combout  & (\cu|Ain~0_combout )) # (\cu|Mux19~0_combout  & ((\cu|Yreg [4]))) ) ) # ( !\cu|Xreg [4] & ( (\cu|Mux19~0_combout  & \cu|Yreg [4]) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Mux19~0_combout ),
	.datad(!\cu|Yreg [4]),
	.datae(gnd),
	.dataf(!\cu|Xreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux22~0 .extended_lut = "off";
defparam \cu|Mux22~0 .lut_mask = 64'h000F000F303F303F;
defparam \cu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N45
cyclonev_lcell_comb \cu|Yreg[3] (
// Equation(s):
// \cu|Yreg [3] = LCELL(( !\reg_IR|Q [0] & ( (!\reg_IR|Q [1] & \reg_IR|Q [2]) ) ))

	.dataa(!\reg_IR|Q [1]),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[3] .extended_lut = "off";
defparam \cu|Yreg[3] .lut_mask = 64'h0A0A0A0A00000000;
defparam \cu|Yreg[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N24
cyclonev_lcell_comb \cu|Xreg[3] (
// Equation(s):
// \cu|Xreg [3] = LCELL(( \reg_IR|Q [5] & ( (!\reg_IR|Q [3] & !\reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [3]),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[3] .extended_lut = "off";
defparam \cu|Xreg[3] .lut_mask = 64'h00000000F000F000;
defparam \cu|Xreg[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N48
cyclonev_lcell_comb \cu|Mux23~0 (
// Equation(s):
// \cu|Mux23~0_combout  = ( \cu|Xreg [3] & ( (!\cu|Mux19~0_combout  & ((\cu|Ain~0_combout ))) # (\cu|Mux19~0_combout  & (\cu|Yreg [3])) ) ) # ( !\cu|Xreg [3] & ( (\cu|Yreg [3] & \cu|Mux19~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cu|Yreg [3]),
	.datac(!\cu|Ain~0_combout ),
	.datad(!\cu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Xreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux23~0 .extended_lut = "off";
defparam \cu|Mux23~0 .lut_mask = 64'h003300330F330F33;
defparam \cu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N0
cyclonev_lcell_comb \cu|Xreg[5] (
// Equation(s):
// \cu|Xreg [5] = LCELL(( !\reg_IR|Q [3] & ( (!\reg_IR|Q [5] & \reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [5]),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[5] .extended_lut = "off";
defparam \cu|Xreg[5] .lut_mask = 64'h00F000F000000000;
defparam \cu|Xreg[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N39
cyclonev_lcell_comb \cu|Yreg[5] (
// Equation(s):
// \cu|Yreg [5] = LCELL(( !\reg_IR|Q [2] & ( (!\reg_IR|Q [0] & \reg_IR|Q [1]) ) ))

	.dataa(!\reg_IR|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[5] .extended_lut = "off";
defparam \cu|Yreg[5] .lut_mask = 64'h00AA00AA00000000;
defparam \cu|Yreg[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N3
cyclonev_lcell_comb \cu|Mux21~0 (
// Equation(s):
// \cu|Mux21~0_combout  = ( \cu|Yreg [5] & ( ((\cu|Ain~0_combout  & \cu|Xreg [5])) # (\cu|Mux19~0_combout ) ) ) # ( !\cu|Yreg [5] & ( (\cu|Ain~0_combout  & (\cu|Xreg [5] & !\cu|Mux19~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Xreg [5]),
	.datad(!\cu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Yreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux21~0 .extended_lut = "off";
defparam \cu|Mux21~0 .lut_mask = 64'h0300030003FF03FF;
defparam \cu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N27
cyclonev_lcell_comb \cu|Xreg[1] (
// Equation(s):
// \cu|Xreg [1] = LCELL(( !\reg_IR|Q [3] & ( (\reg_IR|Q [4] & \reg_IR|Q [5]) ) ))

	.dataa(!\reg_IR|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [5]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[1] .extended_lut = "off";
defparam \cu|Xreg[1] .lut_mask = 64'h0055005500000000;
defparam \cu|Xreg[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N12
cyclonev_lcell_comb \cu|Yreg[1] (
// Equation(s):
// \cu|Yreg [1] = LCELL(( \reg_IR|Q [1] & ( (\reg_IR|Q [2] & !\reg_IR|Q [0]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[1] .extended_lut = "off";
defparam \cu|Yreg[1] .lut_mask = 64'h000000000F000F00;
defparam \cu|Yreg[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N57
cyclonev_lcell_comb \cu|Mux25~0 (
// Equation(s):
// \cu|Mux25~0_combout  = ( \cu|Yreg [1] & ( ((\cu|Ain~0_combout  & \cu|Xreg [1])) # (\cu|Mux19~0_combout ) ) ) # ( !\cu|Yreg [1] & ( (\cu|Ain~0_combout  & (\cu|Xreg [1] & !\cu|Mux19~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Xreg [1]),
	.datad(!\cu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Yreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux25~0 .extended_lut = "off";
defparam \cu|Mux25~0 .lut_mask = 64'h0300030003FF03FF;
defparam \cu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N48
cyclonev_lcell_comb \cu|Xreg[6] (
// Equation(s):
// \cu|Xreg [6] = LCELL(( \reg_IR|Q [3] & ( (!\reg_IR|Q [5] & !\reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [5]),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[6] .extended_lut = "off";
defparam \cu|Xreg[6] .lut_mask = 64'h00000000F000F000;
defparam \cu|Xreg[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N33
cyclonev_lcell_comb \cu|Yreg[6] (
// Equation(s):
// \cu|Yreg [6] = LCELL(( !\reg_IR|Q [1] & ( (!\reg_IR|Q [2] & \reg_IR|Q [0]) ) ))

	.dataa(!\reg_IR|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[6] .extended_lut = "off";
defparam \cu|Yreg[6] .lut_mask = 64'h00AA00AA00000000;
defparam \cu|Yreg[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N42
cyclonev_lcell_comb \cu|Mux20~0 (
// Equation(s):
// \cu|Mux20~0_combout  = ( \cu|Yreg [6] & ( ((\cu|Ain~0_combout  & \cu|Xreg [6])) # (\cu|Mux19~0_combout ) ) ) # ( !\cu|Yreg [6] & ( (\cu|Ain~0_combout  & (\cu|Xreg [6] & !\cu|Mux19~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Xreg [6]),
	.datad(!\cu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Yreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux20~0 .extended_lut = "off";
defparam \cu|Mux20~0 .lut_mask = 64'h0300030003FF03FF;
defparam \cu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N27
cyclonev_lcell_comb \multiplexers|Equal2~0 (
// Equation(s):
// \multiplexers|Equal2~0_combout  = ( \cu|I [0] & ( (\cu|Tstep_Q [0] & (!\cu|I [2] & (!\cu|I [1] $ (\cu|Tstep_Q[1]~DUPLICATE_q )))) ) ) # ( !\cu|I [0] & ( (\cu|I [1] & (\cu|Tstep_Q[1]~DUPLICATE_q  & (\cu|Tstep_Q [0] & !\cu|I [2]))) ) )

	.dataa(!\cu|I [1]),
	.datab(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datac(!\cu|Tstep_Q [0]),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal2~0 .extended_lut = "off";
defparam \multiplexers|Equal2~0 .lut_mask = 64'h0100010009000900;
defparam \multiplexers|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N3
cyclonev_lcell_comb \cu|Yreg[2] (
// Equation(s):
// \cu|Yreg [2] = LCELL(( \reg_IR|Q [2] & ( (!\reg_IR|Q [1] & \reg_IR|Q [0]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [1]),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[2] .extended_lut = "off";
defparam \cu|Yreg[2] .lut_mask = 64'h0000000000F000F0;
defparam \cu|Yreg[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N36
cyclonev_lcell_comb \cu|Xreg[2] (
// Equation(s):
// \cu|Xreg [2] = LCELL(( \reg_IR|Q [3] & ( (\reg_IR|Q [5] & !\reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(!\reg_IR|Q [5]),
	.datac(!\reg_IR|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[2] .extended_lut = "off";
defparam \cu|Xreg[2] .lut_mask = 64'h0000000030303030;
defparam \cu|Xreg[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N54
cyclonev_lcell_comb \cu|Mux24~0 (
// Equation(s):
// \cu|Mux24~0_combout  = ( \cu|Xreg [2] & ( (!\cu|Mux19~0_combout  & (\cu|Ain~0_combout )) # (\cu|Mux19~0_combout  & ((\cu|Yreg [2]))) ) ) # ( !\cu|Xreg [2] & ( (\cu|Mux19~0_combout  & \cu|Yreg [2]) ) )

	.dataa(gnd),
	.datab(!\cu|Ain~0_combout ),
	.datac(!\cu|Mux19~0_combout ),
	.datad(!\cu|Yreg [2]),
	.datae(gnd),
	.dataf(!\cu|Xreg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux24~0 .extended_lut = "off";
defparam \cu|Mux24~0 .lut_mask = 64'h000F000F303F303F;
defparam \cu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N18
cyclonev_lcell_comb \cu|Xreg[7] (
// Equation(s):
// \cu|Xreg [7] = LCELL(( !\reg_IR|Q [5] & ( (!\reg_IR|Q [3] & !\reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [3]),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Xreg [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Xreg[7] .extended_lut = "off";
defparam \cu|Xreg[7] .lut_mask = 64'hF000F00000000000;
defparam \cu|Xreg[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N21
cyclonev_lcell_comb \cu|Yreg[7] (
// Equation(s):
// \cu|Yreg [7] = LCELL(( !\reg_IR|Q [1] & ( (!\reg_IR|Q [2] & !\reg_IR|Q [0]) ) ))

	.dataa(!\reg_IR|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Yreg [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Yreg[7] .extended_lut = "off";
defparam \cu|Yreg[7] .lut_mask = 64'hAA00AA0000000000;
defparam \cu|Yreg[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N51
cyclonev_lcell_comb \cu|Mux19~1 (
// Equation(s):
// \cu|Mux19~1_combout  = ( \cu|Yreg [7] & ( ((\cu|Ain~0_combout  & \cu|Xreg [7])) # (\cu|Mux19~0_combout ) ) ) # ( !\cu|Yreg [7] & ( (!\cu|Mux19~0_combout  & (\cu|Ain~0_combout  & \cu|Xreg [7])) ) )

	.dataa(!\cu|Mux19~0_combout ),
	.datab(gnd),
	.datac(!\cu|Ain~0_combout ),
	.datad(!\cu|Xreg [7]),
	.datae(gnd),
	.dataf(!\cu|Yreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Mux19~1 .extended_lut = "off";
defparam \cu|Mux19~1 .lut_mask = 64'h000A000A555F555F;
defparam \cu|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N27
cyclonev_lcell_comb \multiplexers|Equal2~1 (
// Equation(s):
// \multiplexers|Equal2~1_combout  = ( !\cu|Mux24~0_combout  & ( !\cu|Mux19~1_combout  & ( (!\cu|Mux21~0_combout  & (!\cu|Mux25~0_combout  & (!\cu|Mux20~0_combout  & !\multiplexers|Equal2~0_combout ))) ) ) )

	.dataa(!\cu|Mux21~0_combout ),
	.datab(!\cu|Mux25~0_combout ),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\multiplexers|Equal2~0_combout ),
	.datae(!\cu|Mux24~0_combout ),
	.dataf(!\cu|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal2~1 .extended_lut = "off";
defparam \multiplexers|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \multiplexers|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N54
cyclonev_lcell_comb \multiplexers|Selector8~1 (
// Equation(s):
// \multiplexers|Selector8~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (R4[0] & (!\cu|Mux26~0_combout  & (!\cu|Mux22~0_combout  & \cu|Mux23~0_combout ))) ) )

	.dataa(!R4[0]),
	.datab(!\cu|Mux26~0_combout ),
	.datac(!\cu|Mux22~0_combout ),
	.datad(!\cu|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~1 .extended_lut = "off";
defparam \multiplexers|Selector8~1 .lut_mask = 64'h0000000000400040;
defparam \multiplexers|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N39
cyclonev_lcell_comb \cu|DINout~0 (
// Equation(s):
// \cu|DINout~0_combout  = ( !\cu|I [1] & ( (\cu|I [0] & (\cu|Tstep_Q [0] & (!\cu|Tstep_Q[1]~DUPLICATE_q  & !\cu|I [2]))) ) )

	.dataa(!\cu|I [0]),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|DINout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|DINout~0 .extended_lut = "off";
defparam \cu|DINout~0 .lut_mask = 64'h1000100000000000;
defparam \cu|DINout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N45
cyclonev_lcell_comb \cu|Decoder0~0 (
// Equation(s):
// \cu|Decoder0~0_combout  = ( \cu|I [0] & ( (\cu|I [1] & !\cu|I [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cu|I [1]),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Decoder0~0 .extended_lut = "off";
defparam \cu|Decoder0~0 .lut_mask = 64'h000000000F000F00;
defparam \cu|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N1
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N18
cyclonev_lcell_comb \A[0] (
// Equation(s):
// A[0] = LCELL(( \reg_A|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[0] .extended_lut = "off";
defparam \A[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N0
cyclonev_lcell_comb \addsub|Add0~38 (
// Equation(s):
// \addsub|Add0~38_cout  = CARRY(( (!\cu|Tstep_Q [0] & (\cu|Decoder0~0_combout  & \cu|Tstep_Q[1]~DUPLICATE_q )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\cu|Tstep_Q [0]),
	.datab(!\cu|Decoder0~0_combout ),
	.datac(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\addsub|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~38 .extended_lut = "off";
defparam \addsub|Add0~38 .lut_mask = 64'h0000000000000202;
defparam \addsub|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N3
cyclonev_lcell_comb \addsub|Add0~1 (
// Equation(s):
// \addsub|Add0~1_sumout  = SUM(( !\multiplexers|Selector8~6_combout  $ ((((!\cu|Decoder0~0_combout ) # (!\cu|Tstep_Q[1]~DUPLICATE_q )) # (\cu|Tstep_Q [0]))) ) + ( A[0] ) + ( \addsub|Add0~38_cout  ))
// \addsub|Add0~2  = CARRY(( !\multiplexers|Selector8~6_combout  $ ((((!\cu|Decoder0~0_combout ) # (!\cu|Tstep_Q[1]~DUPLICATE_q )) # (\cu|Tstep_Q [0]))) ) + ( A[0] ) + ( \addsub|Add0~38_cout  ))

	.dataa(!\cu|Tstep_Q [0]),
	.datab(!\cu|Decoder0~0_combout ),
	.datac(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\multiplexers|Selector8~6_combout ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(\addsub|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~1_sumout ),
	.cout(\addsub|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~1 .extended_lut = "off";
defparam \addsub|Add0~1 .lut_mask = 64'h0000FF00000002FD;
defparam \addsub|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N54
cyclonev_lcell_comb \cu|Gin~0 (
// Equation(s):
// \cu|Gin~0_combout  = ( \cu|I [1] & ( (\cu|Tstep_Q[1]~DUPLICATE_q  & (!\cu|Tstep_Q [0] & !\cu|I [2])) ) )

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Tstep_Q [0]),
	.datac(gnd),
	.datad(!\cu|I [2]),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Gin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Gin~0 .extended_lut = "off";
defparam \cu|Gin~0 .lut_mask = 64'h0000000044004400;
defparam \cu|Gin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N4
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N51
cyclonev_lcell_comb \G[0] (
// Equation(s):
// G[0] = LCELL(( \reg_G|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[0] .extended_lut = "off";
defparam \G[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N18
cyclonev_lcell_comb \cu|Gout~0 (
// Equation(s):
// \cu|Gout~0_combout  = ( \cu|I [1] & ( (\cu|Tstep_Q [0] & (!\cu|I [2] & \cu|Tstep_Q[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|I [2]),
	.datad(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Gout~0 .extended_lut = "off";
defparam \cu|Gout~0 .lut_mask = 64'h0000000000300030;
defparam \cu|Gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N33
cyclonev_lcell_comb \multiplexers|Equal7~1 (
// Equation(s):
// \multiplexers|Equal7~1_combout  = ( !\cu|Mux26~0_combout  & ( (!\cu|Mux22~0_combout  & (!\cu|Mux23~0_combout  & (!\cu|Mux25~0_combout  & !\cu|Mux24~0_combout ))) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!\cu|Mux25~0_combout ),
	.datad(!\cu|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal7~1 .extended_lut = "off";
defparam \multiplexers|Equal7~1 .lut_mask = 64'h8000800000000000;
defparam \multiplexers|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N39
cyclonev_lcell_comb \multiplexers|Equal2~3 (
// Equation(s):
// \multiplexers|Equal2~3_combout  = ( !\cu|Mux19~1_combout  & ( (!\cu|Mux20~0_combout  & !\cu|Mux21~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal2~3 .extended_lut = "off";
defparam \multiplexers|Equal2~3 .lut_mask = 64'hF000F00000000000;
defparam \multiplexers|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N30
cyclonev_lcell_comb \multiplexers|Selector8~5 (
// Equation(s):
// \multiplexers|Selector8~5_combout  = ( \multiplexers|Equal7~1_combout  & ( \multiplexers|Equal2~3_combout  & ( (!\cu|DINout~0_combout  & (((G[0] & \cu|Gout~0_combout )))) # (\cu|DINout~0_combout  & (((G[0] & \cu|Gout~0_combout )) # (\DIN[0]~input_o ))) ) 
// ) )

	.dataa(!\cu|DINout~0_combout ),
	.datab(!\DIN[0]~input_o ),
	.datac(!G[0]),
	.datad(!\cu|Gout~0_combout ),
	.datae(!\multiplexers|Equal7~1_combout ),
	.dataf(!\multiplexers|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~5 .extended_lut = "off";
defparam \multiplexers|Selector8~5 .lut_mask = 64'h000000000000111F;
defparam \multiplexers|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N42
cyclonev_lcell_comb \Rin[5] (
// Equation(s):
// Rin[5] = LCELL(( \cu|Xreg [5] & ( \cu|Mux18~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cu|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Xreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[5] .extended_lut = "off";
defparam \Rin[5] .lut_mask = 64'h0000000000FF00FF;
defparam \Rin[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N59
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N57
cyclonev_lcell_comb \R2[0] (
// Equation(s):
// R2[0] = LCELL(\reg_2|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_2|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[0] .extended_lut = "off";
defparam \R2[0] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R2[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N12
cyclonev_lcell_comb \multiplexers|Equal7~0 (
// Equation(s):
// \multiplexers|Equal7~0_combout  = ( !\cu|Mux22~0_combout  & ( !\cu|Mux26~0_combout  & ( (!\multiplexers|Equal2~0_combout  & (!\cu|Mux25~0_combout  & (!\cu|Mux23~0_combout  & !\cu|Mux24~0_combout ))) ) ) )

	.dataa(!\multiplexers|Equal2~0_combout ),
	.datab(!\cu|Mux25~0_combout ),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\cu|Mux24~0_combout ),
	.datae(!\cu|Mux22~0_combout ),
	.dataf(!\cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal7~0 .extended_lut = "off";
defparam \multiplexers|Equal7~0 .lut_mask = 64'h8000000000000000;
defparam \multiplexers|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N21
cyclonev_lcell_comb \multiplexers|Selector8~0 (
// Equation(s):
// \multiplexers|Selector8~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (\cu|Mux21~0_combout  & (R2[0] & !\cu|Mux20~0_combout ))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!R2[0]),
	.datad(!\cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~0 .extended_lut = "off";
defparam \multiplexers|Selector8~0 .lut_mask = 64'h0000000002000200;
defparam \multiplexers|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N39
cyclonev_lcell_comb \Rin[0] (
// Equation(s):
// Rin[0] = LCELL(( \cu|Mux18~0_combout  & ( \cu|Xreg [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cu|Xreg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[0] .extended_lut = "off";
defparam \Rin[0] .lut_mask = 64'h000000000F0F0F0F;
defparam \Rin[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y33_N17
dffeas \reg_7|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N15
cyclonev_lcell_comb \R7[0] (
// Equation(s):
// R7[0] = LCELL(( \reg_7|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_7|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[0] .extended_lut = "off";
defparam \R7[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R7[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N45
cyclonev_lcell_comb \Rin[3] (
// Equation(s):
// Rin[3] = LCELL(( \cu|Xreg [3] & ( \cu|Mux18~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cu|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Xreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[3] .extended_lut = "off";
defparam \Rin[3] .lut_mask = 64'h0000000000FF00FF;
defparam \Rin[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y33_N32
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N30
cyclonev_lcell_comb \R3[0] (
// Equation(s):
// R3[0] = LCELL(( \reg_3|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_3|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[0] .extended_lut = "off";
defparam \R3[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R3[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N24
cyclonev_lcell_comb \multiplexers|Selector8~3 (
// Equation(s):
// \multiplexers|Selector8~3_combout  = ( !\cu|Mux23~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux22~0_combout  & (R7[0] & ((\cu|Mux26~0_combout )))) # (\cu|Mux22~0_combout  & (((R3[0] & !\cu|Mux26~0_combout )))) ) ) )

	.dataa(!R7[0]),
	.datab(!\cu|Mux22~0_combout ),
	.datac(!R3[0]),
	.datad(!\cu|Mux26~0_combout ),
	.datae(!\cu|Mux23~0_combout ),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~3 .extended_lut = "off";
defparam \multiplexers|Selector8~3 .lut_mask = 64'h0000000003440000;
defparam \multiplexers|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N33
cyclonev_lcell_comb \Rin[7] (
// Equation(s):
// Rin[7] = LCELL(( \cu|Xreg [7] & ( \cu|Mux18~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cu|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Xreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[7] .extended_lut = "off";
defparam \Rin[7] .lut_mask = 64'h0000000000FF00FF;
defparam \Rin[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y33_N26
dffeas \reg_0|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N24
cyclonev_lcell_comb \R0[0] (
// Equation(s):
// R0[0] = LCELL(( \reg_0|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[0] .extended_lut = "off";
defparam \R0[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N33
cyclonev_lcell_comb \Rin[6] (
// Equation(s):
// Rin[6] = LCELL(( \cu|Mux18~0_combout  & ( \cu|Xreg [6] ) ))

	.dataa(!\cu|Xreg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[6] .extended_lut = "off";
defparam \Rin[6] .lut_mask = 64'h0000000055555555;
defparam \Rin[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N10
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y33_N45
cyclonev_lcell_comb \R1[0] (
// Equation(s):
// R1[0] = LCELL(( \reg_1|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[0] .extended_lut = "off";
defparam \R1[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R1[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N51
cyclonev_lcell_comb \multiplexers|Selector8~4 (
// Equation(s):
// \multiplexers|Selector8~4_combout  = ( R0[0] & ( R1[0] & ( (\multiplexers|Equal7~0_combout  & (!\cu|Mux21~0_combout  & (!\cu|Mux20~0_combout  $ (!\cu|Mux19~1_combout )))) ) ) ) # ( !R0[0] & ( R1[0] & ( (\multiplexers|Equal7~0_combout  & 
// (!\cu|Mux21~0_combout  & (\cu|Mux20~0_combout  & !\cu|Mux19~1_combout ))) ) ) ) # ( R0[0] & ( !R1[0] & ( (\multiplexers|Equal7~0_combout  & (!\cu|Mux21~0_combout  & (!\cu|Mux20~0_combout  & \cu|Mux19~1_combout ))) ) ) )

	.dataa(!\multiplexers|Equal7~0_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!R0[0]),
	.dataf(!R1[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~4 .extended_lut = "off";
defparam \multiplexers|Selector8~4 .lut_mask = 64'h0000004004000440;
defparam \multiplexers|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N9
cyclonev_lcell_comb \multiplexers|Equal3~0 (
// Equation(s):
// \multiplexers|Equal3~0_combout  = ( !\cu|Mux26~0_combout  & ( (!\cu|Mux22~0_combout  & !\cu|Mux23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cu|Mux22~0_combout ),
	.datad(!\cu|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal3~0 .extended_lut = "off";
defparam \multiplexers|Equal3~0 .lut_mask = 64'hF000F00000000000;
defparam \multiplexers|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N6
cyclonev_lcell_comb \multiplexers|Equal2~2 (
// Equation(s):
// \multiplexers|Equal2~2_combout  = ( !\cu|Mux21~0_combout  & ( (!\multiplexers|Equal2~0_combout  & (!\cu|Mux19~1_combout  & !\cu|Mux20~0_combout )) ) )

	.dataa(gnd),
	.datab(!\multiplexers|Equal2~0_combout ),
	.datac(!\cu|Mux19~1_combout ),
	.datad(!\cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Equal2~2 .extended_lut = "off";
defparam \multiplexers|Equal2~2 .lut_mask = 64'hC000C00000000000;
defparam \multiplexers|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N48
cyclonev_lcell_comb \Rin[2] (
// Equation(s):
// Rin[2] = LCELL(( \cu|Mux18~0_combout  & ( \cu|Xreg [2] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cu|Mux18~0_combout ),
	.dataf(!\cu|Xreg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[2] .extended_lut = "off";
defparam \Rin[2] .lut_mask = 64'h000000000000FFFF;
defparam \Rin[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y33_N5
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N3
cyclonev_lcell_comb \R5[0] (
// Equation(s):
// R5[0] = LCELL(( \reg_5|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[0] .extended_lut = "off";
defparam \R5[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N51
cyclonev_lcell_comb \Rin[1] (
// Equation(s):
// Rin[1] = LCELL(( \cu|Xreg [1] & ( \cu|Mux18~0_combout  ) ))

	.dataa(!\cu|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cu|Xreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rin[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rin[1] .extended_lut = "off";
defparam \Rin[1] .lut_mask = 64'h0000000055555555;
defparam \Rin[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y33_N59
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N57
cyclonev_lcell_comb \R6[0] (
// Equation(s):
// R6[0] = LCELL(( \reg_6|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[0] .extended_lut = "off";
defparam \R6[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N42
cyclonev_lcell_comb \multiplexers|Selector8~2 (
// Equation(s):
// \multiplexers|Selector8~2_combout  = ( R5[0] & ( R6[0] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[0] & ( R6[0] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) ) # ( R5[0] & ( !R6[0] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (!\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\cu|Mux25~0_combout ),
	.datad(!\multiplexers|Equal2~2_combout ),
	.datae(!R5[0]),
	.dataf(!R6[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~2 .extended_lut = "off";
defparam \multiplexers|Selector8~2 .lut_mask = 64'h0000001000020012;
defparam \multiplexers|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N0
cyclonev_lcell_comb \multiplexers|Selector8~6 (
// Equation(s):
// \multiplexers|Selector8~6_combout  = ( \multiplexers|Selector8~4_combout  & ( \multiplexers|Selector8~2_combout  ) ) # ( !\multiplexers|Selector8~4_combout  & ( \multiplexers|Selector8~2_combout  ) ) # ( \multiplexers|Selector8~4_combout  & ( 
// !\multiplexers|Selector8~2_combout  ) ) # ( !\multiplexers|Selector8~4_combout  & ( !\multiplexers|Selector8~2_combout  & ( (((\multiplexers|Selector8~3_combout ) # (\multiplexers|Selector8~0_combout )) # (\multiplexers|Selector8~5_combout )) # 
// (\multiplexers|Selector8~1_combout ) ) ) )

	.dataa(!\multiplexers|Selector8~1_combout ),
	.datab(!\multiplexers|Selector8~5_combout ),
	.datac(!\multiplexers|Selector8~0_combout ),
	.datad(!\multiplexers|Selector8~3_combout ),
	.datae(!\multiplexers|Selector8~4_combout ),
	.dataf(!\multiplexers|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector8~6 .extended_lut = "off";
defparam \multiplexers|Selector8~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N50
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N24
cyclonev_lcell_comb \R2[1] (
// Equation(s):
// R2[1] = LCELL(( \reg_2|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[1] .extended_lut = "off";
defparam \R2[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R2[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N18
cyclonev_lcell_comb \multiplexers|Selector7~0 (
// Equation(s):
// \multiplexers|Selector7~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (\cu|Mux21~0_combout  & (R2[1] & !\cu|Mux20~0_combout ))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!R2[1]),
	.datad(!\cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~0 .extended_lut = "off";
defparam \multiplexers|Selector7~0 .lut_mask = 64'h0000000002000200;
defparam \multiplexers|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N56
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N54
cyclonev_lcell_comb \R4[1] (
// Equation(s):
// R4[1] = LCELL(\reg_4|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_4|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[1] .extended_lut = "off";
defparam \R4[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R4[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N12
cyclonev_lcell_comb \multiplexers|Selector7~1 (
// Equation(s):
// \multiplexers|Selector7~1_combout  = ( !\cu|Mux22~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (R4[1] & (\cu|Mux23~0_combout  & !\cu|Mux26~0_combout )) ) ) )

	.dataa(!R4[1]),
	.datab(gnd),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\cu|Mux26~0_combout ),
	.datae(!\cu|Mux22~0_combout ),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~1 .extended_lut = "off";
defparam \multiplexers|Selector7~1 .lut_mask = 64'h0000000005000000;
defparam \multiplexers|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N50
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N30
cyclonev_lcell_comb \A[1] (
// Equation(s):
// A[1] = LCELL(( \reg_A|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[1] .extended_lut = "off";
defparam \A[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N6
cyclonev_lcell_comb \addsub|Add0~5 (
// Equation(s):
// \addsub|Add0~5_sumout  = SUM(( !\multiplexers|Selector7~6_combout  $ ((((!\cu|Tstep_Q[1]~DUPLICATE_q ) # (!\cu|Decoder0~0_combout )) # (\cu|Tstep_Q [0]))) ) + ( A[1] ) + ( \addsub|Add0~2  ))
// \addsub|Add0~6  = CARRY(( !\multiplexers|Selector7~6_combout  $ ((((!\cu|Tstep_Q[1]~DUPLICATE_q ) # (!\cu|Decoder0~0_combout )) # (\cu|Tstep_Q [0]))) ) + ( A[1] ) + ( \addsub|Add0~2  ))

	.dataa(!\cu|Tstep_Q [0]),
	.datab(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!\multiplexers|Selector7~6_combout ),
	.datae(gnd),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(\addsub|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~5_sumout ),
	.cout(\addsub|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~5 .extended_lut = "off";
defparam \addsub|Add0~5 .lut_mask = 64'h0000FF00000002FD;
defparam \addsub|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N8
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N45
cyclonev_lcell_comb \G[1] (
// Equation(s):
// G[1] = LCELL(( \reg_G|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[1] .extended_lut = "off";
defparam \G[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N9
cyclonev_lcell_comb \multiplexers|Selector7~5 (
// Equation(s):
// \multiplexers|Selector7~5_combout  = ( \DIN[1]~input_o  & ( G[1] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & ((\cu|DINout~0_combout ) # (\cu|Gout~0_combout )))) ) ) ) # ( !\DIN[1]~input_o  & ( G[1] & ( 
// (\multiplexers|Equal7~1_combout  & (\cu|Gout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) ) # ( \DIN[1]~input_o  & ( !G[1] & ( (\multiplexers|Equal7~1_combout  & (\cu|DINout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\multiplexers|Equal7~1_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\cu|DINout~0_combout ),
	.datad(!\multiplexers|Equal2~3_combout ),
	.datae(!\DIN[1]~input_o ),
	.dataf(!G[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~5 .extended_lut = "off";
defparam \multiplexers|Selector7~5 .lut_mask = 64'h0000000500110015;
defparam \multiplexers|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N41
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N39
cyclonev_lcell_comb \R3[1] (
// Equation(s):
// R3[1] = LCELL(\reg_3|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[1] .extended_lut = "off";
defparam \R3[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N44
dffeas \reg_7|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N42
cyclonev_lcell_comb \R7[1] (
// Equation(s):
// R7[1] = LCELL(\reg_7|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_7|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[1] .extended_lut = "off";
defparam \R7[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R7[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N48
cyclonev_lcell_comb \multiplexers|Selector7~3 (
// Equation(s):
// \multiplexers|Selector7~3_combout  = ( R3[1] & ( R7[1] & ( (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & (!\cu|Mux22~0_combout  $ (!\cu|Mux26~0_combout )))) ) ) ) # ( !R3[1] & ( R7[1] & ( (!\cu|Mux22~0_combout  & (!\cu|Mux23~0_combout  & 
// (\multiplexers|Equal2~1_combout  & \cu|Mux26~0_combout ))) ) ) ) # ( R3[1] & ( !R7[1] & ( (\cu|Mux22~0_combout  & (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & !\cu|Mux26~0_combout ))) ) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!\multiplexers|Equal2~1_combout ),
	.datad(!\cu|Mux26~0_combout ),
	.datae(!R3[1]),
	.dataf(!R7[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~3 .extended_lut = "off";
defparam \multiplexers|Selector7~3 .lut_mask = 64'h0000040000080408;
defparam \multiplexers|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N29
dffeas \reg_0|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N27
cyclonev_lcell_comb \R0[1] (
// Equation(s):
// R0[1] = LCELL(\reg_0|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_0|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[1] .extended_lut = "off";
defparam \R0[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R0[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N32
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N30
cyclonev_lcell_comb \R1[1] (
// Equation(s):
// R1[1] = LCELL(( \reg_1|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[1] .extended_lut = "off";
defparam \R1[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N48
cyclonev_lcell_comb \multiplexers|Selector7~4 (
// Equation(s):
// \multiplexers|Selector7~4_combout  = ( R0[1] & ( R1[1] & ( (\multiplexers|Equal7~0_combout  & (!\cu|Mux21~0_combout  & (!\cu|Mux19~1_combout  $ (!\cu|Mux20~0_combout )))) ) ) ) # ( !R0[1] & ( R1[1] & ( (\multiplexers|Equal7~0_combout  & 
// (!\cu|Mux21~0_combout  & (!\cu|Mux19~1_combout  & \cu|Mux20~0_combout ))) ) ) ) # ( R0[1] & ( !R1[1] & ( (\multiplexers|Equal7~0_combout  & (!\cu|Mux21~0_combout  & (\cu|Mux19~1_combout  & !\cu|Mux20~0_combout ))) ) ) )

	.dataa(!\multiplexers|Equal7~0_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!\cu|Mux19~1_combout ),
	.datad(!\cu|Mux20~0_combout ),
	.datae(!R0[1]),
	.dataf(!R1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~4 .extended_lut = "off";
defparam \multiplexers|Selector7~4 .lut_mask = 64'h0000040000400440;
defparam \multiplexers|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N53
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N51
cyclonev_lcell_comb \R5[1] (
// Equation(s):
// R5[1] = LCELL(( \reg_5|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[1] .extended_lut = "off";
defparam \R5[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N47
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N45
cyclonev_lcell_comb \R6[1] (
// Equation(s):
// R6[1] = LCELL(( \reg_6|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[1] .extended_lut = "off";
defparam \R6[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N45
cyclonev_lcell_comb \multiplexers|Selector7~2 (
// Equation(s):
// \multiplexers|Selector7~2_combout  = ( R5[1] & ( R6[1] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[1] & ( R6[1] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & \cu|Mux25~0_combout ))) ) ) ) # ( R5[1] & ( !R6[1] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & !\cu|Mux25~0_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\multiplexers|Equal2~2_combout ),
	.datad(!\cu|Mux25~0_combout ),
	.datae(!R5[1]),
	.dataf(!R6[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~2 .extended_lut = "off";
defparam \multiplexers|Selector7~2 .lut_mask = 64'h0000010000020102;
defparam \multiplexers|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N48
cyclonev_lcell_comb \multiplexers|Selector7~6 (
// Equation(s):
// \multiplexers|Selector7~6_combout  = ( \multiplexers|Selector7~4_combout  & ( \multiplexers|Selector7~2_combout  ) ) # ( !\multiplexers|Selector7~4_combout  & ( \multiplexers|Selector7~2_combout  ) ) # ( \multiplexers|Selector7~4_combout  & ( 
// !\multiplexers|Selector7~2_combout  ) ) # ( !\multiplexers|Selector7~4_combout  & ( !\multiplexers|Selector7~2_combout  & ( (((\multiplexers|Selector7~3_combout ) # (\multiplexers|Selector7~5_combout )) # (\multiplexers|Selector7~1_combout )) # 
// (\multiplexers|Selector7~0_combout ) ) ) )

	.dataa(!\multiplexers|Selector7~0_combout ),
	.datab(!\multiplexers|Selector7~1_combout ),
	.datac(!\multiplexers|Selector7~5_combout ),
	.datad(!\multiplexers|Selector7~3_combout ),
	.datae(!\multiplexers|Selector7~4_combout ),
	.dataf(!\multiplexers|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector7~6 .extended_lut = "off";
defparam \multiplexers|Selector7~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N5
dffeas \reg_0|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N3
cyclonev_lcell_comb \R0[2] (
// Equation(s):
// R0[2] = LCELL(( \reg_0|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[2] .extended_lut = "off";
defparam \R0[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N20
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N18
cyclonev_lcell_comb \R1[2] (
// Equation(s):
// R1[2] = LCELL(( \reg_1|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[2] .extended_lut = "off";
defparam \R1[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N18
cyclonev_lcell_comb \multiplexers|Selector6~4 (
// Equation(s):
// \multiplexers|Selector6~4_combout  = ( R0[2] & ( R1[2] & ( (!\cu|Mux21~0_combout  & (\multiplexers|Equal7~0_combout  & (!\cu|Mux19~1_combout  $ (!\cu|Mux20~0_combout )))) ) ) ) # ( !R0[2] & ( R1[2] & ( (!\cu|Mux19~1_combout  & (!\cu|Mux21~0_combout  & 
// (\multiplexers|Equal7~0_combout  & \cu|Mux20~0_combout ))) ) ) ) # ( R0[2] & ( !R1[2] & ( (\cu|Mux19~1_combout  & (!\cu|Mux21~0_combout  & (\multiplexers|Equal7~0_combout  & !\cu|Mux20~0_combout ))) ) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!\multiplexers|Equal7~0_combout ),
	.datad(!\cu|Mux20~0_combout ),
	.datae(!R0[2]),
	.dataf(!R1[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~4 .extended_lut = "off";
defparam \multiplexers|Selector6~4 .lut_mask = 64'h0000040000080408;
defparam \multiplexers|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N26
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N24
cyclonev_lcell_comb \R4[2] (
// Equation(s):
// R4[2] = LCELL(( \reg_4|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[2] .extended_lut = "off";
defparam \R4[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R4[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N45
cyclonev_lcell_comb \multiplexers|Selector6~1 (
// Equation(s):
// \multiplexers|Selector6~1_combout  = ( !\cu|Mux22~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (R4[2] & (!\cu|Mux26~0_combout  & \cu|Mux23~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!R4[2]),
	.datac(!\cu|Mux26~0_combout ),
	.datad(!\cu|Mux23~0_combout ),
	.datae(!\cu|Mux22~0_combout ),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~1 .extended_lut = "off";
defparam \multiplexers|Selector6~1 .lut_mask = 64'h0000000000300000;
defparam \multiplexers|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N56
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N54
cyclonev_lcell_comb \R3[2] (
// Equation(s):
// R3[2] = LCELL(\reg_3|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[2] .extended_lut = "off";
defparam \R3[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N4
dffeas \reg_7|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N24
cyclonev_lcell_comb \R7[2] (
// Equation(s):
// R7[2] = LCELL(\reg_7|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_7|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[2] .extended_lut = "off";
defparam \R7[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R7[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N33
cyclonev_lcell_comb \multiplexers|Selector6~3 (
// Equation(s):
// \multiplexers|Selector6~3_combout  = ( R3[2] & ( R7[2] & ( (\multiplexers|Equal2~1_combout  & (!\cu|Mux23~0_combout  & (!\cu|Mux22~0_combout  $ (!\cu|Mux26~0_combout )))) ) ) ) # ( !R3[2] & ( R7[2] & ( (!\cu|Mux22~0_combout  & (\cu|Mux26~0_combout  & 
// (\multiplexers|Equal2~1_combout  & !\cu|Mux23~0_combout ))) ) ) ) # ( R3[2] & ( !R7[2] & ( (\cu|Mux22~0_combout  & (!\cu|Mux26~0_combout  & (\multiplexers|Equal2~1_combout  & !\cu|Mux23~0_combout ))) ) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!\cu|Mux26~0_combout ),
	.datac(!\multiplexers|Equal2~1_combout ),
	.datad(!\cu|Mux23~0_combout ),
	.datae(!R3[2]),
	.dataf(!R7[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~3 .extended_lut = "off";
defparam \multiplexers|Selector6~3 .lut_mask = 64'h0000040002000600;
defparam \multiplexers|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N50
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N36
cyclonev_lcell_comb \A[2] (
// Equation(s):
// A[2] = LCELL(( \reg_A|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[2] .extended_lut = "off";
defparam \A[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N9
cyclonev_lcell_comb \addsub|Add0~9 (
// Equation(s):
// \addsub|Add0~9_sumout  = SUM(( !\multiplexers|Selector6~6_combout  $ ((((!\cu|Tstep_Q[1]~DUPLICATE_q ) # (!\cu|Decoder0~0_combout )) # (\cu|Tstep_Q [0]))) ) + ( A[2] ) + ( \addsub|Add0~6  ))
// \addsub|Add0~10  = CARRY(( !\multiplexers|Selector6~6_combout  $ ((((!\cu|Tstep_Q[1]~DUPLICATE_q ) # (!\cu|Decoder0~0_combout )) # (\cu|Tstep_Q [0]))) ) + ( A[2] ) + ( \addsub|Add0~6  ))

	.dataa(!\cu|Tstep_Q [0]),
	.datab(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!\multiplexers|Selector6~6_combout ),
	.datae(gnd),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(\addsub|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~9_sumout ),
	.cout(\addsub|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~9 .extended_lut = "off";
defparam \addsub|Add0~9 .lut_mask = 64'h0000FF00000002FD;
defparam \addsub|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N11
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N18
cyclonev_lcell_comb \G[2] (
// Equation(s):
// G[2] = LCELL(\reg_G|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_G|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[2] .extended_lut = "off";
defparam \G[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \G[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N6
cyclonev_lcell_comb \multiplexers|Selector6~5 (
// Equation(s):
// \multiplexers|Selector6~5_combout  = ( \multiplexers|Equal2~3_combout  & ( \multiplexers|Equal7~1_combout  & ( (!G[2] & (\DIN[2]~input_o  & ((\cu|DINout~0_combout )))) # (G[2] & (((\DIN[2]~input_o  & \cu|DINout~0_combout )) # (\cu|Gout~0_combout ))) ) ) )

	.dataa(!G[2]),
	.datab(!\DIN[2]~input_o ),
	.datac(!\cu|Gout~0_combout ),
	.datad(!\cu|DINout~0_combout ),
	.datae(!\multiplexers|Equal2~3_combout ),
	.dataf(!\multiplexers|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~5 .extended_lut = "off";
defparam \multiplexers|Selector6~5 .lut_mask = 64'h0000000000000537;
defparam \multiplexers|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N32
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N30
cyclonev_lcell_comb \R5[2] (
// Equation(s):
// R5[2] = LCELL(( \reg_5|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[2] .extended_lut = "off";
defparam \R5[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N41
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N39
cyclonev_lcell_comb \R6[2] (
// Equation(s):
// R6[2] = LCELL(( \reg_6|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[2] .extended_lut = "off";
defparam \R6[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N39
cyclonev_lcell_comb \multiplexers|Selector6~2 (
// Equation(s):
// \multiplexers|Selector6~2_combout  = ( R5[2] & ( R6[2] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[2] & ( R6[2] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & \cu|Mux25~0_combout ))) ) ) ) # ( R5[2] & ( !R6[2] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & !\cu|Mux25~0_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\multiplexers|Equal2~2_combout ),
	.datad(!\cu|Mux25~0_combout ),
	.datae(!R5[2]),
	.dataf(!R6[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~2 .extended_lut = "off";
defparam \multiplexers|Selector6~2 .lut_mask = 64'h0000010000020102;
defparam \multiplexers|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N29
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N27
cyclonev_lcell_comb \R2[2] (
// Equation(s):
// R2[2] = LCELL(\reg_2|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_2|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[2] .extended_lut = "off";
defparam \R2[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R2[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N24
cyclonev_lcell_comb \multiplexers|Selector6~0 (
// Equation(s):
// \multiplexers|Selector6~0_combout  = ( !\cu|Mux19~1_combout  & ( (R2[2] & (!\cu|Mux20~0_combout  & (\cu|Mux21~0_combout  & \multiplexers|Equal7~0_combout ))) ) )

	.dataa(!R2[2]),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!\cu|Mux21~0_combout ),
	.datad(!\multiplexers|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~0 .extended_lut = "off";
defparam \multiplexers|Selector6~0 .lut_mask = 64'h0004000400000000;
defparam \multiplexers|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N48
cyclonev_lcell_comb \multiplexers|Selector6~6 (
// Equation(s):
// \multiplexers|Selector6~6_combout  = ( \multiplexers|Selector6~2_combout  & ( \multiplexers|Selector6~0_combout  ) ) # ( !\multiplexers|Selector6~2_combout  & ( \multiplexers|Selector6~0_combout  ) ) # ( \multiplexers|Selector6~2_combout  & ( 
// !\multiplexers|Selector6~0_combout  ) ) # ( !\multiplexers|Selector6~2_combout  & ( !\multiplexers|Selector6~0_combout  & ( (((\multiplexers|Selector6~5_combout ) # (\multiplexers|Selector6~3_combout )) # (\multiplexers|Selector6~1_combout )) # 
// (\multiplexers|Selector6~4_combout ) ) ) )

	.dataa(!\multiplexers|Selector6~4_combout ),
	.datab(!\multiplexers|Selector6~1_combout ),
	.datac(!\multiplexers|Selector6~3_combout ),
	.datad(!\multiplexers|Selector6~5_combout ),
	.datae(!\multiplexers|Selector6~2_combout ),
	.dataf(!\multiplexers|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector6~6 .extended_lut = "off";
defparam \multiplexers|Selector6~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N11
dffeas \reg_0|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N9
cyclonev_lcell_comb \R0[3] (
// Equation(s):
// R0[3] = LCELL(( \reg_0|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[3] .extended_lut = "off";
defparam \R0[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N20
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N18
cyclonev_lcell_comb \R1[3] (
// Equation(s):
// R1[3] = LCELL(( \reg_1|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[3] .extended_lut = "off";
defparam \R1[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N54
cyclonev_lcell_comb \multiplexers|Selector5~4 (
// Equation(s):
// \multiplexers|Selector5~4_combout  = ( !\cu|Mux21~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux20~0_combout  & (R0[3] & ((\cu|Mux19~1_combout )))) # (\cu|Mux20~0_combout  & (((R1[3] & !\cu|Mux19~1_combout )))) ) ) )

	.dataa(!R0[3]),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!R1[3]),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!\cu|Mux21~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~4 .extended_lut = "off";
defparam \multiplexers|Selector5~4 .lut_mask = 64'h0000000003440000;
defparam \multiplexers|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N41
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N39
cyclonev_lcell_comb \R2[3] (
// Equation(s):
// R2[3] = LCELL(( \reg_2|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_2|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[3] .extended_lut = "off";
defparam \R2[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R2[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N39
cyclonev_lcell_comb \multiplexers|Selector5~0 (
// Equation(s):
// \multiplexers|Selector5~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (!\cu|Mux20~0_combout  & (\cu|Mux21~0_combout  & R2[3]))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!\cu|Mux21~0_combout ),
	.datad(!R2[3]),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~0 .extended_lut = "off";
defparam \multiplexers|Selector5~0 .lut_mask = 64'h0000000000080008;
defparam \multiplexers|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N55
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N12
cyclonev_lcell_comb \R4[3] (
// Equation(s):
// R4[3] = LCELL(( \reg_4|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_4|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[3] .extended_lut = "off";
defparam \R4[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R4[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N15
cyclonev_lcell_comb \multiplexers|Selector5~1 (
// Equation(s):
// \multiplexers|Selector5~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux26~0_combout  & (R4[3] & (\cu|Mux23~0_combout  & !\cu|Mux22~0_combout ))) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!R4[3]),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~1 .extended_lut = "off";
defparam \multiplexers|Selector5~1 .lut_mask = 64'h0000000002000200;
defparam \multiplexers|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N8
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N6
cyclonev_lcell_comb \R3[3] (
// Equation(s):
// R3[3] = LCELL(\reg_3|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[3] .extended_lut = "off";
defparam \R3[3] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N53
dffeas \reg_7|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N51
cyclonev_lcell_comb \R7[3] (
// Equation(s):
// R7[3] = LCELL(( \reg_7|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_7|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[3] .extended_lut = "off";
defparam \R7[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R7[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N42
cyclonev_lcell_comb \multiplexers|Selector5~3 (
// Equation(s):
// \multiplexers|Selector5~3_combout  = ( R3[3] & ( R7[3] & ( (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & (!\cu|Mux26~0_combout  $ (!\cu|Mux22~0_combout )))) ) ) ) # ( !R3[3] & ( R7[3] & ( (\cu|Mux26~0_combout  & (!\cu|Mux23~0_combout  & 
// (!\cu|Mux22~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) ) # ( R3[3] & ( !R7[3] & ( (!\cu|Mux26~0_combout  & (!\cu|Mux23~0_combout  & (\cu|Mux22~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!\cu|Mux22~0_combout ),
	.datad(!\multiplexers|Equal2~1_combout ),
	.datae(!R3[3]),
	.dataf(!R7[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~3 .extended_lut = "off";
defparam \multiplexers|Selector5~3 .lut_mask = 64'h0000000800400048;
defparam \multiplexers|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N49
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N39
cyclonev_lcell_comb \A[3] (
// Equation(s):
// A[3] = LCELL(( \reg_A|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[3] .extended_lut = "off";
defparam \A[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N12
cyclonev_lcell_comb \addsub|Add0~13 (
// Equation(s):
// \addsub|Add0~13_sumout  = SUM(( !\multiplexers|Selector5~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[3] ) + ( \addsub|Add0~10  ))
// \addsub|Add0~14  = CARRY(( !\multiplexers|Selector5~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[3] ) + ( \addsub|Add0~10  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!\multiplexers|Selector5~6_combout ),
	.datae(gnd),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(\addsub|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~13_sumout ),
	.cout(\addsub|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~13 .extended_lut = "off";
defparam \addsub|Add0~13 .lut_mask = 64'h0000FF00000004FB;
defparam \addsub|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N13
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N57
cyclonev_lcell_comb \G[3] (
// Equation(s):
// G[3] = LCELL(( \reg_G|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[3] .extended_lut = "off";
defparam \G[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N6
cyclonev_lcell_comb \multiplexers|Selector5~5 (
// Equation(s):
// \multiplexers|Selector5~5_combout  = ( \DIN[3]~input_o  & ( G[3] & ( (\multiplexers|Equal2~3_combout  & (\multiplexers|Equal7~1_combout  & ((\cu|Gout~0_combout ) # (\cu|DINout~0_combout )))) ) ) ) # ( !\DIN[3]~input_o  & ( G[3] & ( (\cu|Gout~0_combout  & 
// (\multiplexers|Equal2~3_combout  & \multiplexers|Equal7~1_combout )) ) ) ) # ( \DIN[3]~input_o  & ( !G[3] & ( (\cu|DINout~0_combout  & (\multiplexers|Equal2~3_combout  & \multiplexers|Equal7~1_combout )) ) ) )

	.dataa(!\cu|DINout~0_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\multiplexers|Equal2~3_combout ),
	.datad(!\multiplexers|Equal7~1_combout ),
	.datae(!\DIN[3]~input_o ),
	.dataf(!G[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~5 .extended_lut = "off";
defparam \multiplexers|Selector5~5 .lut_mask = 64'h0000000500030007;
defparam \multiplexers|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N17
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N15
cyclonev_lcell_comb \R5[3] (
// Equation(s):
// R5[3] = LCELL(( \reg_5|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[3] .extended_lut = "off";
defparam \R5[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N59
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N57
cyclonev_lcell_comb \R6[3] (
// Equation(s):
// R6[3] = LCELL(( \reg_6|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[3] .extended_lut = "off";
defparam \R6[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N30
cyclonev_lcell_comb \multiplexers|Selector5~2 (
// Equation(s):
// \multiplexers|Selector5~2_combout  = ( R5[3] & ( R6[3] & ( (\multiplexers|Equal2~2_combout  & (\multiplexers|Equal3~0_combout  & (!\cu|Mux25~0_combout  $ (!\cu|Mux24~0_combout )))) ) ) ) # ( !R5[3] & ( R6[3] & ( (\multiplexers|Equal2~2_combout  & 
// (\cu|Mux25~0_combout  & (\multiplexers|Equal3~0_combout  & !\cu|Mux24~0_combout ))) ) ) ) # ( R5[3] & ( !R6[3] & ( (\multiplexers|Equal2~2_combout  & (!\cu|Mux25~0_combout  & (\multiplexers|Equal3~0_combout  & \cu|Mux24~0_combout ))) ) ) )

	.dataa(!\multiplexers|Equal2~2_combout ),
	.datab(!\cu|Mux25~0_combout ),
	.datac(!\multiplexers|Equal3~0_combout ),
	.datad(!\cu|Mux24~0_combout ),
	.datae(!R5[3]),
	.dataf(!R6[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~2 .extended_lut = "off";
defparam \multiplexers|Selector5~2 .lut_mask = 64'h0000000401000104;
defparam \multiplexers|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N48
cyclonev_lcell_comb \multiplexers|Selector5~6 (
// Equation(s):
// \multiplexers|Selector5~6_combout  = ( \multiplexers|Selector5~5_combout  & ( \multiplexers|Selector5~2_combout  ) ) # ( !\multiplexers|Selector5~5_combout  & ( \multiplexers|Selector5~2_combout  ) ) # ( \multiplexers|Selector5~5_combout  & ( 
// !\multiplexers|Selector5~2_combout  ) ) # ( !\multiplexers|Selector5~5_combout  & ( !\multiplexers|Selector5~2_combout  & ( (((\multiplexers|Selector5~3_combout ) # (\multiplexers|Selector5~1_combout )) # (\multiplexers|Selector5~0_combout )) # 
// (\multiplexers|Selector5~4_combout ) ) ) )

	.dataa(!\multiplexers|Selector5~4_combout ),
	.datab(!\multiplexers|Selector5~0_combout ),
	.datac(!\multiplexers|Selector5~1_combout ),
	.datad(!\multiplexers|Selector5~3_combout ),
	.datae(!\multiplexers|Selector5~5_combout ),
	.dataf(!\multiplexers|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector5~6 .extended_lut = "off";
defparam \multiplexers|Selector5~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N32
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N30
cyclonev_lcell_comb \R3[4] (
// Equation(s):
// R3[4] = LCELL(\reg_3|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[4] .extended_lut = "off";
defparam \R3[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N23
dffeas \reg_7|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N21
cyclonev_lcell_comb \R7[4] (
// Equation(s):
// R7[4] = LCELL(\reg_7|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_7|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[4] .extended_lut = "off";
defparam \R7[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R7[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N0
cyclonev_lcell_comb \multiplexers|Selector4~3 (
// Equation(s):
// \multiplexers|Selector4~3_combout  = ( \cu|Mux22~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux26~0_combout  & (R3[4] & !\cu|Mux23~0_combout )) ) ) ) # ( !\cu|Mux22~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (\cu|Mux26~0_combout  & 
// (R7[4] & !\cu|Mux23~0_combout )) ) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!R3[4]),
	.datac(!R7[4]),
	.datad(!\cu|Mux23~0_combout ),
	.datae(!\cu|Mux22~0_combout ),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~3 .extended_lut = "off";
defparam \multiplexers|Selector4~3 .lut_mask = 64'h0000000005002200;
defparam \multiplexers|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N17
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N36
cyclonev_lcell_comb \R4[4] (
// Equation(s):
// R4[4] = LCELL(\reg_4|Q [4])

	.dataa(gnd),
	.datab(!\reg_4|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[4] .extended_lut = "off";
defparam \R4[4] .lut_mask = 64'h3333333333333333;
defparam \R4[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N45
cyclonev_lcell_comb \multiplexers|Selector4~1 (
// Equation(s):
// \multiplexers|Selector4~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux26~0_combout  & (R4[4] & (\cu|Mux23~0_combout  & !\cu|Mux22~0_combout ))) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!R4[4]),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~1 .extended_lut = "off";
defparam \multiplexers|Selector4~1 .lut_mask = 64'h0000000002000200;
defparam \multiplexers|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N10
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N39
cyclonev_lcell_comb \R2[4] (
// Equation(s):
// R2[4] = LCELL(( \reg_2|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_2|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[4] .extended_lut = "off";
defparam \R2[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R2[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N3
cyclonev_lcell_comb \multiplexers|Selector4~0 (
// Equation(s):
// \multiplexers|Selector4~0_combout  = ( \cu|Mux21~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux20~0_combout  & (R2[4] & !\cu|Mux19~1_combout )) ) ) )

	.dataa(!\cu|Mux20~0_combout ),
	.datab(!R2[4]),
	.datac(gnd),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!\cu|Mux21~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~0 .extended_lut = "off";
defparam \multiplexers|Selector4~0 .lut_mask = 64'h0000000000002200;
defparam \multiplexers|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N26
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N48
cyclonev_lcell_comb \R1[4] (
// Equation(s):
// R1[4] = LCELL(( \reg_1|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_1|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[4] .extended_lut = "off";
defparam \R1[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R1[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N50
dffeas \reg_0|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N48
cyclonev_lcell_comb \R0[4] (
// Equation(s):
// R0[4] = LCELL(( \reg_0|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[4] .extended_lut = "off";
defparam \R0[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N24
cyclonev_lcell_comb \multiplexers|Selector4~4 (
// Equation(s):
// \multiplexers|Selector4~4_combout  = ( !\cu|Mux21~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux20~0_combout  & (((R0[4] & \cu|Mux19~1_combout )))) # (\cu|Mux20~0_combout  & (R1[4] & ((!\cu|Mux19~1_combout )))) ) ) )

	.dataa(!R1[4]),
	.datab(!R0[4]),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!\cu|Mux21~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~4 .extended_lut = "off";
defparam \multiplexers|Selector4~4 .lut_mask = 64'h0000000005300000;
defparam \multiplexers|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N55
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N33
cyclonev_lcell_comb \A[4] (
// Equation(s):
// A[4] = LCELL(( \reg_A|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[4] .extended_lut = "off";
defparam \A[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N15
cyclonev_lcell_comb \addsub|Add0~17 (
// Equation(s):
// \addsub|Add0~17_sumout  = SUM(( !\multiplexers|Selector4~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[4] ) + ( \addsub|Add0~14  ))
// \addsub|Add0~18  = CARRY(( !\multiplexers|Selector4~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[4] ) + ( \addsub|Add0~14  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!\multiplexers|Selector4~6_combout ),
	.datae(gnd),
	.dataf(!A[4]),
	.datag(gnd),
	.cin(\addsub|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~17_sumout ),
	.cout(\addsub|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~17 .extended_lut = "off";
defparam \addsub|Add0~17 .lut_mask = 64'h0000FF00000004FB;
defparam \addsub|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N16
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N18
cyclonev_lcell_comb \G[4] (
// Equation(s):
// G[4] = LCELL(( \reg_G|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[4] .extended_lut = "off";
defparam \G[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N9
cyclonev_lcell_comb \multiplexers|Selector4~5 (
// Equation(s):
// \multiplexers|Selector4~5_combout  = ( \DIN[4]~input_o  & ( G[4] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & ((\cu|Gout~0_combout ) # (\cu|DINout~0_combout )))) ) ) ) # ( !\DIN[4]~input_o  & ( G[4] & ( (\cu|Gout~0_combout  & 
// (\multiplexers|Equal7~1_combout  & \multiplexers|Equal2~3_combout )) ) ) ) # ( \DIN[4]~input_o  & ( !G[4] & ( (\cu|DINout~0_combout  & (\multiplexers|Equal7~1_combout  & \multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\cu|DINout~0_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\multiplexers|Equal7~1_combout ),
	.datad(!\multiplexers|Equal2~3_combout ),
	.datae(!\DIN[4]~input_o ),
	.dataf(!G[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~5 .extended_lut = "off";
defparam \multiplexers|Selector4~5 .lut_mask = 64'h0000000500030007;
defparam \multiplexers|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N41
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N39
cyclonev_lcell_comb \R5[4] (
// Equation(s):
// R5[4] = LCELL(( \reg_5|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[4] .extended_lut = "off";
defparam \R5[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N44
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N42
cyclonev_lcell_comb \R6[4] (
// Equation(s):
// R6[4] = LCELL(( \reg_6|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[4] .extended_lut = "off";
defparam \R6[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N12
cyclonev_lcell_comb \multiplexers|Selector4~2 (
// Equation(s):
// \multiplexers|Selector4~2_combout  = ( R5[4] & ( R6[4] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[4] & ( R6[4] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) ) # ( R5[4] & ( !R6[4] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (!\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\cu|Mux25~0_combout ),
	.datad(!\multiplexers|Equal2~2_combout ),
	.datae(!R5[4]),
	.dataf(!R6[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~2 .extended_lut = "off";
defparam \multiplexers|Selector4~2 .lut_mask = 64'h0000001000020012;
defparam \multiplexers|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N54
cyclonev_lcell_comb \multiplexers|Selector4~6 (
// Equation(s):
// \multiplexers|Selector4~6_combout  = ( \multiplexers|Selector4~5_combout  & ( \multiplexers|Selector4~2_combout  ) ) # ( !\multiplexers|Selector4~5_combout  & ( \multiplexers|Selector4~2_combout  ) ) # ( \multiplexers|Selector4~5_combout  & ( 
// !\multiplexers|Selector4~2_combout  ) ) # ( !\multiplexers|Selector4~5_combout  & ( !\multiplexers|Selector4~2_combout  & ( (((\multiplexers|Selector4~4_combout ) # (\multiplexers|Selector4~0_combout )) # (\multiplexers|Selector4~1_combout )) # 
// (\multiplexers|Selector4~3_combout ) ) ) )

	.dataa(!\multiplexers|Selector4~3_combout ),
	.datab(!\multiplexers|Selector4~1_combout ),
	.datac(!\multiplexers|Selector4~0_combout ),
	.datad(!\multiplexers|Selector4~4_combout ),
	.datae(!\multiplexers|Selector4~5_combout ),
	.dataf(!\multiplexers|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector4~6 .extended_lut = "off";
defparam \multiplexers|Selector4~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N14
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N12
cyclonev_lcell_comb \R4[5] (
// Equation(s):
// R4[5] = LCELL(\reg_4|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_4|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[5] .extended_lut = "off";
defparam \R4[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R4[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N18
cyclonev_lcell_comb \multiplexers|Selector3~1 (
// Equation(s):
// \multiplexers|Selector3~1_combout  = ( \cu|Mux23~0_combout  & ( (!\cu|Mux22~0_combout  & (R4[5] & (!\cu|Mux26~0_combout  & \multiplexers|Equal2~1_combout ))) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!R4[5]),
	.datac(!\cu|Mux26~0_combout ),
	.datad(!\multiplexers|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\cu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~1 .extended_lut = "off";
defparam \multiplexers|Selector3~1 .lut_mask = 64'h0000000000200020;
defparam \multiplexers|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N23
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N21
cyclonev_lcell_comb \R2[5] (
// Equation(s):
// R2[5] = LCELL(\reg_2|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_2|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[5] .extended_lut = "off";
defparam \R2[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R2[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N27
cyclonev_lcell_comb \multiplexers|Selector3~0 (
// Equation(s):
// \multiplexers|Selector3~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (!\cu|Mux20~0_combout  & (\cu|Mux21~0_combout  & R2[5]))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!\cu|Mux21~0_combout ),
	.datad(!R2[5]),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~0 .extended_lut = "off";
defparam \multiplexers|Selector3~0 .lut_mask = 64'h0000000000080008;
defparam \multiplexers|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N35
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N33
cyclonev_lcell_comb \R5[5] (
// Equation(s):
// R5[5] = LCELL(( \reg_5|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[5] .extended_lut = "off";
defparam \R5[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N19
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N30
cyclonev_lcell_comb \R6[5] (
// Equation(s):
// R6[5] = LCELL(( \reg_6|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[5] .extended_lut = "off";
defparam \R6[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R6[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N33
cyclonev_lcell_comb \multiplexers|Selector3~2 (
// Equation(s):
// \multiplexers|Selector3~2_combout  = ( R5[5] & ( R6[5] & ( (\multiplexers|Equal2~2_combout  & (\multiplexers|Equal3~0_combout  & (!\cu|Mux25~0_combout  $ (!\cu|Mux24~0_combout )))) ) ) ) # ( !R5[5] & ( R6[5] & ( (\multiplexers|Equal2~2_combout  & 
// (\cu|Mux25~0_combout  & (!\cu|Mux24~0_combout  & \multiplexers|Equal3~0_combout ))) ) ) ) # ( R5[5] & ( !R6[5] & ( (\multiplexers|Equal2~2_combout  & (!\cu|Mux25~0_combout  & (\cu|Mux24~0_combout  & \multiplexers|Equal3~0_combout ))) ) ) )

	.dataa(!\multiplexers|Equal2~2_combout ),
	.datab(!\cu|Mux25~0_combout ),
	.datac(!\cu|Mux24~0_combout ),
	.datad(!\multiplexers|Equal3~0_combout ),
	.datae(!R5[5]),
	.dataf(!R6[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~2 .extended_lut = "off";
defparam \multiplexers|Selector3~2 .lut_mask = 64'h0000000400100014;
defparam \multiplexers|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N29
dffeas \reg_0|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N27
cyclonev_lcell_comb \R0[5] (
// Equation(s):
// R0[5] = LCELL(( \reg_0|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[5] .extended_lut = "off";
defparam \R0[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N11
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N9
cyclonev_lcell_comb \R1[5] (
// Equation(s):
// R1[5] = LCELL(( \reg_1|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[5] .extended_lut = "off";
defparam \R1[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N57
cyclonev_lcell_comb \multiplexers|Selector3~4 (
// Equation(s):
// \multiplexers|Selector3~4_combout  = ( R1[5] & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux21~0_combout  & ((!\cu|Mux19~1_combout  & ((\cu|Mux20~0_combout ))) # (\cu|Mux19~1_combout  & (R0[5] & !\cu|Mux20~0_combout )))) ) ) ) # ( !R1[5] & ( 
// \multiplexers|Equal7~0_combout  & ( (\cu|Mux19~1_combout  & (R0[5] & (!\cu|Mux21~0_combout  & !\cu|Mux20~0_combout ))) ) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!R0[5]),
	.datac(!\cu|Mux21~0_combout ),
	.datad(!\cu|Mux20~0_combout ),
	.datae(!R1[5]),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~4 .extended_lut = "off";
defparam \multiplexers|Selector3~4 .lut_mask = 64'h00000000100010A0;
defparam \multiplexers|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N38
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N36
cyclonev_lcell_comb \R3[5] (
// Equation(s):
// R3[5] = LCELL(\reg_3|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[5] .extended_lut = "off";
defparam \R3[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N41
dffeas \reg_7|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N39
cyclonev_lcell_comb \R7[5] (
// Equation(s):
// R7[5] = LCELL(( \reg_7|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_7|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[5] .extended_lut = "off";
defparam \R7[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R7[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N45
cyclonev_lcell_comb \multiplexers|Selector3~3 (
// Equation(s):
// \multiplexers|Selector3~3_combout  = ( R3[5] & ( R7[5] & ( (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & (!\cu|Mux26~0_combout  $ (!\cu|Mux22~0_combout )))) ) ) ) # ( !R3[5] & ( R7[5] & ( (\cu|Mux26~0_combout  & (!\cu|Mux23~0_combout  & 
// (\multiplexers|Equal2~1_combout  & !\cu|Mux22~0_combout ))) ) ) ) # ( R3[5] & ( !R7[5] & ( (!\cu|Mux26~0_combout  & (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & \cu|Mux22~0_combout ))) ) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!\multiplexers|Equal2~1_combout ),
	.datad(!\cu|Mux22~0_combout ),
	.datae(!R3[5]),
	.dataf(!R7[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~3 .extended_lut = "off";
defparam \multiplexers|Selector3~3 .lut_mask = 64'h0000000804000408;
defparam \multiplexers|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N1
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N42
cyclonev_lcell_comb \A[5] (
// Equation(s):
// A[5] = LCELL(( \reg_A|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[5] .extended_lut = "off";
defparam \A[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N18
cyclonev_lcell_comb \addsub|Add0~21 (
// Equation(s):
// \addsub|Add0~21_sumout  = SUM(( A[5] ) + ( !\multiplexers|Selector3~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( \addsub|Add0~18  ))
// \addsub|Add0~22  = CARRY(( A[5] ) + ( !\multiplexers|Selector3~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( \addsub|Add0~18  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(!\multiplexers|Selector3~6_combout ),
	.datag(gnd),
	.cin(\addsub|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~21_sumout ),
	.cout(\addsub|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~21 .extended_lut = "off";
defparam \addsub|Add0~21 .lut_mask = 64'h0000FB04000000FF;
defparam \addsub|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N19
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N24
cyclonev_lcell_comb \G[5] (
// Equation(s):
// G[5] = LCELL(( \reg_G|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[5] .extended_lut = "off";
defparam \G[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N0
cyclonev_lcell_comb \multiplexers|Selector3~5 (
// Equation(s):
// \multiplexers|Selector3~5_combout  = ( \DIN[5]~input_o  & ( G[5] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & ((\cu|DINout~0_combout ) # (\cu|Gout~0_combout )))) ) ) ) # ( !\DIN[5]~input_o  & ( G[5] & ( 
// (\multiplexers|Equal7~1_combout  & (\cu|Gout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) ) # ( \DIN[5]~input_o  & ( !G[5] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & \cu|DINout~0_combout )) ) ) )

	.dataa(!\multiplexers|Equal7~1_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\multiplexers|Equal2~3_combout ),
	.datad(!\cu|DINout~0_combout ),
	.datae(!\DIN[5]~input_o ),
	.dataf(!G[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~5 .extended_lut = "off";
defparam \multiplexers|Selector3~5 .lut_mask = 64'h0000000501010105;
defparam \multiplexers|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N0
cyclonev_lcell_comb \multiplexers|Selector3~6 (
// Equation(s):
// \multiplexers|Selector3~6_combout  = ( \multiplexers|Selector3~3_combout  & ( \multiplexers|Selector3~5_combout  ) ) # ( !\multiplexers|Selector3~3_combout  & ( \multiplexers|Selector3~5_combout  ) ) # ( \multiplexers|Selector3~3_combout  & ( 
// !\multiplexers|Selector3~5_combout  ) ) # ( !\multiplexers|Selector3~3_combout  & ( !\multiplexers|Selector3~5_combout  & ( (((\multiplexers|Selector3~4_combout ) # (\multiplexers|Selector3~2_combout )) # (\multiplexers|Selector3~0_combout )) # 
// (\multiplexers|Selector3~1_combout ) ) ) )

	.dataa(!\multiplexers|Selector3~1_combout ),
	.datab(!\multiplexers|Selector3~0_combout ),
	.datac(!\multiplexers|Selector3~2_combout ),
	.datad(!\multiplexers|Selector3~4_combout ),
	.datae(!\multiplexers|Selector3~3_combout ),
	.dataf(!\multiplexers|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector3~6 .extended_lut = "off";
defparam \multiplexers|Selector3~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N44
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N3
cyclonev_lcell_comb \A[6] (
// Equation(s):
// A[6] = LCELL(( \reg_A|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[6] .extended_lut = "off";
defparam \A[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N21
cyclonev_lcell_comb \addsub|Add0~25 (
// Equation(s):
// \addsub|Add0~25_sumout  = SUM(( !\multiplexers|Selector2~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[6] ) + ( \addsub|Add0~22  ))
// \addsub|Add0~26  = CARRY(( !\multiplexers|Selector2~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[6] ) + ( \addsub|Add0~22  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Tstep_Q [0]),
	.datac(!\cu|Decoder0~0_combout ),
	.datad(!\multiplexers|Selector2~6_combout ),
	.datae(gnd),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(\addsub|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~25_sumout ),
	.cout(\addsub|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~25 .extended_lut = "off";
defparam \addsub|Add0~25 .lut_mask = 64'h0000FF00000004FB;
defparam \addsub|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N22
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N15
cyclonev_lcell_comb \G[6] (
// Equation(s):
// G[6] = LCELL(( \reg_G|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[6] .extended_lut = "off";
defparam \G[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \G[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N3
cyclonev_lcell_comb \multiplexers|Selector2~5 (
// Equation(s):
// \multiplexers|Selector2~5_combout  = ( \DIN[6]~input_o  & ( G[6] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & ((\cu|DINout~0_combout ) # (\cu|Gout~0_combout )))) ) ) ) # ( !\DIN[6]~input_o  & ( G[6] & ( 
// (\multiplexers|Equal7~1_combout  & (\cu|Gout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) ) # ( \DIN[6]~input_o  & ( !G[6] & ( (\multiplexers|Equal7~1_combout  & (\cu|DINout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\multiplexers|Equal7~1_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\cu|DINout~0_combout ),
	.datad(!\multiplexers|Equal2~3_combout ),
	.datae(!\DIN[6]~input_o ),
	.dataf(!G[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~5 .extended_lut = "off";
defparam \multiplexers|Selector2~5 .lut_mask = 64'h0000000500110015;
defparam \multiplexers|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N17
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N15
cyclonev_lcell_comb \R2[6] (
// Equation(s):
// R2[6] = LCELL(( \reg_2|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_2|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[6] .extended_lut = "off";
defparam \R2[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R2[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N15
cyclonev_lcell_comb \multiplexers|Selector2~0 (
// Equation(s):
// \multiplexers|Selector2~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (!\cu|Mux20~0_combout  & (R2[6] & \cu|Mux21~0_combout ))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!R2[6]),
	.datad(!\cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~0 .extended_lut = "off";
defparam \multiplexers|Selector2~0 .lut_mask = 64'h0000000000080008;
defparam \multiplexers|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N32
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N30
cyclonev_lcell_comb \R3[6] (
// Equation(s):
// R3[6] = LCELL(( \reg_3|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_3|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[6] .extended_lut = "off";
defparam \R3[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R3[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N47
dffeas \reg_7|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N45
cyclonev_lcell_comb \R7[6] (
// Equation(s):
// R7[6] = LCELL(\reg_7|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_7|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[6] .extended_lut = "off";
defparam \R7[6] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R7[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N9
cyclonev_lcell_comb \multiplexers|Selector2~3 (
// Equation(s):
// \multiplexers|Selector2~3_combout  = ( !\cu|Mux23~0_combout  & ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux26~0_combout  & (R3[6] & ((\cu|Mux22~0_combout )))) # (\cu|Mux26~0_combout  & (((R7[6] & !\cu|Mux22~0_combout )))) ) ) )

	.dataa(!R3[6]),
	.datab(!R7[6]),
	.datac(!\cu|Mux26~0_combout ),
	.datad(!\cu|Mux22~0_combout ),
	.datae(!\cu|Mux23~0_combout ),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~3 .extended_lut = "off";
defparam \multiplexers|Selector2~3 .lut_mask = 64'h0000000003500000;
defparam \multiplexers|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N38
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N36
cyclonev_lcell_comb \R4[6] (
// Equation(s):
// R4[6] = LCELL(\reg_4|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_4|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[6] .extended_lut = "off";
defparam \R4[6] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R4[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N12
cyclonev_lcell_comb \multiplexers|Selector2~1 (
// Equation(s):
// \multiplexers|Selector2~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (R4[6] & (!\cu|Mux26~0_combout  & (!\cu|Mux22~0_combout  & \cu|Mux23~0_combout ))) ) )

	.dataa(!R4[6]),
	.datab(!\cu|Mux26~0_combout ),
	.datac(!\cu|Mux22~0_combout ),
	.datad(!\cu|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~1 .extended_lut = "off";
defparam \multiplexers|Selector2~1 .lut_mask = 64'h0000000000400040;
defparam \multiplexers|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N26
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N24
cyclonev_lcell_comb \R6[6] (
// Equation(s):
// R6[6] = LCELL(( \reg_6|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[6] .extended_lut = "off";
defparam \R6[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N8
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N6
cyclonev_lcell_comb \R5[6] (
// Equation(s):
// R5[6] = LCELL(( \reg_5|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[6] .extended_lut = "off";
defparam \R5[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N9
cyclonev_lcell_comb \multiplexers|Selector2~2 (
// Equation(s):
// \multiplexers|Selector2~2_combout  = ( \multiplexers|Equal2~2_combout  & ( \multiplexers|Equal3~0_combout  & ( (!\cu|Mux24~0_combout  & (R6[6] & (\cu|Mux25~0_combout ))) # (\cu|Mux24~0_combout  & (((!\cu|Mux25~0_combout  & R5[6])))) ) ) )

	.dataa(!R6[6]),
	.datab(!\cu|Mux24~0_combout ),
	.datac(!\cu|Mux25~0_combout ),
	.datad(!R5[6]),
	.datae(!\multiplexers|Equal2~2_combout ),
	.dataf(!\multiplexers|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~2 .extended_lut = "off";
defparam \multiplexers|Selector2~2 .lut_mask = 64'h0000000000000434;
defparam \multiplexers|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y33_N24
cyclonev_lcell_comb \reg_1|Q[6]~feeder (
// Equation(s):
// \reg_1|Q[6]~feeder_combout  = ( \multiplexers|Selector2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexers|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_1|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_1|Q[6]~feeder .extended_lut = "off";
defparam \reg_1|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_1|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y33_N26
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_1|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y33_N18
cyclonev_lcell_comb \R1[6] (
// Equation(s):
// R1[6] = LCELL(( \reg_1|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_1|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[6] .extended_lut = "off";
defparam \R1[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R1[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N14
dffeas \reg_0|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N51
cyclonev_lcell_comb \R0[6] (
// Equation(s):
// R0[6] = LCELL(( \reg_0|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_0|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[6] .extended_lut = "off";
defparam \R0[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R0[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N33
cyclonev_lcell_comb \multiplexers|Selector2~4 (
// Equation(s):
// \multiplexers|Selector2~4_combout  = ( \cu|Mux20~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (R1[6] & (!\cu|Mux21~0_combout  & !\cu|Mux19~1_combout )) ) ) ) # ( !\cu|Mux20~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (R0[6] & 
// (!\cu|Mux21~0_combout  & \cu|Mux19~1_combout )) ) ) )

	.dataa(!R1[6]),
	.datab(!R0[6]),
	.datac(!\cu|Mux21~0_combout ),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!\cu|Mux20~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~4 .extended_lut = "off";
defparam \multiplexers|Selector2~4 .lut_mask = 64'h0000000000305000;
defparam \multiplexers|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N42
cyclonev_lcell_comb \multiplexers|Selector2~6 (
// Equation(s):
// \multiplexers|Selector2~6_combout  = ( \multiplexers|Selector2~2_combout  & ( \multiplexers|Selector2~4_combout  ) ) # ( !\multiplexers|Selector2~2_combout  & ( \multiplexers|Selector2~4_combout  ) ) # ( \multiplexers|Selector2~2_combout  & ( 
// !\multiplexers|Selector2~4_combout  ) ) # ( !\multiplexers|Selector2~2_combout  & ( !\multiplexers|Selector2~4_combout  & ( (((\multiplexers|Selector2~1_combout ) # (\multiplexers|Selector2~3_combout )) # (\multiplexers|Selector2~0_combout )) # 
// (\multiplexers|Selector2~5_combout ) ) ) )

	.dataa(!\multiplexers|Selector2~5_combout ),
	.datab(!\multiplexers|Selector2~0_combout ),
	.datac(!\multiplexers|Selector2~3_combout ),
	.datad(!\multiplexers|Selector2~1_combout ),
	.datae(!\multiplexers|Selector2~2_combout ),
	.dataf(!\multiplexers|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector2~6 .extended_lut = "off";
defparam \multiplexers|Selector2~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N59
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N57
cyclonev_lcell_comb \R3[7] (
// Equation(s):
// R3[7] = LCELL(\reg_3|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[7] .extended_lut = "off";
defparam \R3[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y31_N29
dffeas \reg_7|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N27
cyclonev_lcell_comb \R7[7] (
// Equation(s):
// R7[7] = LCELL(( \reg_7|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_7|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[7] .extended_lut = "off";
defparam \R7[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R7[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N51
cyclonev_lcell_comb \multiplexers|Selector1~3 (
// Equation(s):
// \multiplexers|Selector1~3_combout  = ( R3[7] & ( R7[7] & ( (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & (!\cu|Mux22~0_combout  $ (!\cu|Mux26~0_combout )))) ) ) ) # ( !R3[7] & ( R7[7] & ( (!\cu|Mux22~0_combout  & (!\cu|Mux23~0_combout  & 
// (\cu|Mux26~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) ) # ( R3[7] & ( !R7[7] & ( (\cu|Mux22~0_combout  & (!\cu|Mux23~0_combout  & (!\cu|Mux26~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!\cu|Mux26~0_combout ),
	.datad(!\multiplexers|Equal2~1_combout ),
	.datae(!R3[7]),
	.dataf(!R7[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~3 .extended_lut = "off";
defparam \multiplexers|Selector1~3 .lut_mask = 64'h0000004000080048;
defparam \multiplexers|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N47
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N45
cyclonev_lcell_comb \R1[7] (
// Equation(s):
// R1[7] = LCELL(( \reg_1|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[7] .extended_lut = "off";
defparam \R1[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N17
dffeas \reg_0|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N15
cyclonev_lcell_comb \R0[7] (
// Equation(s):
// R0[7] = LCELL(( \reg_0|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[7] .extended_lut = "off";
defparam \R0[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N0
cyclonev_lcell_comb \multiplexers|Selector1~4 (
// Equation(s):
// \multiplexers|Selector1~4_combout  = ( !\cu|Mux21~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux20~0_combout  & (((R0[7] & \cu|Mux19~1_combout )))) # (\cu|Mux20~0_combout  & (R1[7] & ((!\cu|Mux19~1_combout )))) ) ) )

	.dataa(!R1[7]),
	.datab(!R0[7]),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\cu|Mux19~1_combout ),
	.datae(!\cu|Mux21~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~4 .extended_lut = "off";
defparam \multiplexers|Selector1~4 .lut_mask = 64'h0000000005300000;
defparam \multiplexers|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N58
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N15
cyclonev_lcell_comb \R2[7] (
// Equation(s):
// R2[7] = LCELL(( \reg_2|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_2|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[7] .extended_lut = "off";
defparam \R2[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R2[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N24
cyclonev_lcell_comb \multiplexers|Selector1~0 (
// Equation(s):
// \multiplexers|Selector1~0_combout  = ( \cu|Mux21~0_combout  & ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (R2[7] & !\cu|Mux20~0_combout )) ) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!R2[7]),
	.datac(!\cu|Mux20~0_combout ),
	.datad(gnd),
	.datae(!\cu|Mux21~0_combout ),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~0 .extended_lut = "off";
defparam \multiplexers|Selector1~0 .lut_mask = 64'h0000000000002020;
defparam \multiplexers|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N59
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N57
cyclonev_lcell_comb \R4[7] (
// Equation(s):
// R4[7] = LCELL(\reg_4|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_4|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[7] .extended_lut = "off";
defparam \R4[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R4[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N21
cyclonev_lcell_comb \multiplexers|Selector1~1 (
// Equation(s):
// \multiplexers|Selector1~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (R4[7] & (!\cu|Mux26~0_combout  & (\cu|Mux23~0_combout  & !\cu|Mux22~0_combout ))) ) )

	.dataa(!R4[7]),
	.datab(!\cu|Mux26~0_combout ),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~1 .extended_lut = "off";
defparam \multiplexers|Selector1~1 .lut_mask = 64'h0000000004000400;
defparam \multiplexers|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N38
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N42
cyclonev_lcell_comb \A[7] (
// Equation(s):
// A[7] = LCELL(( \reg_A|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[7] .extended_lut = "off";
defparam \A[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N24
cyclonev_lcell_comb \addsub|Add0~29 (
// Equation(s):
// \addsub|Add0~29_sumout  = SUM(( !\multiplexers|Selector1~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[7] ) + ( \addsub|Add0~26  ))
// \addsub|Add0~30  = CARRY(( !\multiplexers|Selector1~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[7] ) + ( \addsub|Add0~26  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Decoder0~0_combout ),
	.datac(!\cu|Tstep_Q [0]),
	.datad(!\multiplexers|Selector1~6_combout ),
	.datae(gnd),
	.dataf(!A[7]),
	.datag(gnd),
	.cin(\addsub|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~29_sumout ),
	.cout(\addsub|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~29 .extended_lut = "off";
defparam \addsub|Add0~29 .lut_mask = 64'h0000FF00000010EF;
defparam \addsub|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N25
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N30
cyclonev_lcell_comb \G[7] (
// Equation(s):
// G[7] = LCELL(\reg_G|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_G|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[7] .extended_lut = "off";
defparam \G[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \G[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N6
cyclonev_lcell_comb \multiplexers|Selector1~5 (
// Equation(s):
// \multiplexers|Selector1~5_combout  = ( \DIN[7]~input_o  & ( G[7] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & ((\cu|DINout~0_combout ) # (\cu|Gout~0_combout )))) ) ) ) # ( !\DIN[7]~input_o  & ( G[7] & ( 
// (\multiplexers|Equal7~1_combout  & (\cu|Gout~0_combout  & \multiplexers|Equal2~3_combout )) ) ) ) # ( \DIN[7]~input_o  & ( !G[7] & ( (\multiplexers|Equal7~1_combout  & (\multiplexers|Equal2~3_combout  & \cu|DINout~0_combout )) ) ) )

	.dataa(!\multiplexers|Equal7~1_combout ),
	.datab(!\cu|Gout~0_combout ),
	.datac(!\multiplexers|Equal2~3_combout ),
	.datad(!\cu|DINout~0_combout ),
	.datae(!\DIN[7]~input_o ),
	.dataf(!G[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~5 .extended_lut = "off";
defparam \multiplexers|Selector1~5 .lut_mask = 64'h0000000501010105;
defparam \multiplexers|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N50
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N48
cyclonev_lcell_comb \R5[7] (
// Equation(s):
// R5[7] = LCELL(( \reg_5|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_5|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[7] .extended_lut = "off";
defparam \R5[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R5[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N38
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N36
cyclonev_lcell_comb \R6[7] (
// Equation(s):
// R6[7] = LCELL(( \reg_6|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_6|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[7] .extended_lut = "off";
defparam \R6[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R6[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N36
cyclonev_lcell_comb \multiplexers|Selector1~2 (
// Equation(s):
// \multiplexers|Selector1~2_combout  = ( R5[7] & ( R6[7] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[7] & ( R6[7] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) ) # ( R5[7] & ( !R6[7] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (!\cu|Mux25~0_combout  & \multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\cu|Mux25~0_combout ),
	.datad(!\multiplexers|Equal2~2_combout ),
	.datae(!R5[7]),
	.dataf(!R6[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~2 .extended_lut = "off";
defparam \multiplexers|Selector1~2 .lut_mask = 64'h0000001000020012;
defparam \multiplexers|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N36
cyclonev_lcell_comb \multiplexers|Selector1~6 (
// Equation(s):
// \multiplexers|Selector1~6_combout  = ( \multiplexers|Selector1~5_combout  & ( \multiplexers|Selector1~2_combout  ) ) # ( !\multiplexers|Selector1~5_combout  & ( \multiplexers|Selector1~2_combout  ) ) # ( \multiplexers|Selector1~5_combout  & ( 
// !\multiplexers|Selector1~2_combout  ) ) # ( !\multiplexers|Selector1~5_combout  & ( !\multiplexers|Selector1~2_combout  & ( (((\multiplexers|Selector1~1_combout ) # (\multiplexers|Selector1~0_combout )) # (\multiplexers|Selector1~4_combout )) # 
// (\multiplexers|Selector1~3_combout ) ) ) )

	.dataa(!\multiplexers|Selector1~3_combout ),
	.datab(!\multiplexers|Selector1~4_combout ),
	.datac(!\multiplexers|Selector1~0_combout ),
	.datad(!\multiplexers|Selector1~1_combout ),
	.datae(!\multiplexers|Selector1~5_combout ),
	.dataf(!\multiplexers|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector1~6 .extended_lut = "off";
defparam \multiplexers|Selector1~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N13
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y31_N36
cyclonev_lcell_comb \R2[8] (
// Equation(s):
// R2[8] = LCELL(( \reg_2|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_2|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R2[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2[8] .extended_lut = "off";
defparam \R2[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R2[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N0
cyclonev_lcell_comb \multiplexers|Selector0~0 (
// Equation(s):
// \multiplexers|Selector0~0_combout  = ( \multiplexers|Equal7~0_combout  & ( (!\cu|Mux19~1_combout  & (!\cu|Mux20~0_combout  & (R2[8] & \cu|Mux21~0_combout ))) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux20~0_combout ),
	.datac(!R2[8]),
	.datad(!\cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~0 .extended_lut = "off";
defparam \multiplexers|Selector0~0 .lut_mask = 64'h0000000000080008;
defparam \multiplexers|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N37
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\multiplexers|Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N6
cyclonev_lcell_comb \A[8] (
// Equation(s):
// A[8] = LCELL(( \reg_A|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(A[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[8] .extended_lut = "off";
defparam \A[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N27
cyclonev_lcell_comb \addsub|Add0~33 (
// Equation(s):
// \addsub|Add0~33_sumout  = SUM(( !\multiplexers|Selector0~6_combout  $ (((!\cu|Tstep_Q[1]~DUPLICATE_q ) # ((!\cu|Decoder0~0_combout ) # (\cu|Tstep_Q [0])))) ) + ( A[8] ) + ( \addsub|Add0~30  ))

	.dataa(!\cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cu|Decoder0~0_combout ),
	.datac(!\cu|Tstep_Q [0]),
	.datad(!\multiplexers|Selector0~6_combout ),
	.datae(gnd),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(\addsub|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addsub|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addsub|Add0~33 .extended_lut = "off";
defparam \addsub|Add0~33 .lut_mask = 64'h0000FF00000010EF;
defparam \addsub|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N28
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\addsub|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N3
cyclonev_lcell_comb \G[8] (
// Equation(s):
// G[8] = LCELL(\reg_G|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_G|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(G[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G[8] .extended_lut = "off";
defparam \G[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \G[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N12
cyclonev_lcell_comb \multiplexers|Selector0~5 (
// Equation(s):
// \multiplexers|Selector0~5_combout  = ( \multiplexers|Equal2~3_combout  & ( \multiplexers|Equal7~1_combout  & ( (!\DIN[8]~input_o  & (G[8] & (\cu|Gout~0_combout ))) # (\DIN[8]~input_o  & (((G[8] & \cu|Gout~0_combout )) # (\cu|DINout~0_combout ))) ) ) )

	.dataa(!\DIN[8]~input_o ),
	.datab(!G[8]),
	.datac(!\cu|Gout~0_combout ),
	.datad(!\cu|DINout~0_combout ),
	.datae(!\multiplexers|Equal2~3_combout ),
	.dataf(!\multiplexers|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~5 .extended_lut = "off";
defparam \multiplexers|Selector0~5 .lut_mask = 64'h0000000000000357;
defparam \multiplexers|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N17
dffeas \reg_0|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N15
cyclonev_lcell_comb \R0[8] (
// Equation(s):
// R0[8] = LCELL(( \reg_0|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_0|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R0[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R0[8] .extended_lut = "off";
defparam \R0[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R0[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N47
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N45
cyclonev_lcell_comb \R1[8] (
// Equation(s):
// R1[8] = LCELL(( \reg_1|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_1|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R1[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1[8] .extended_lut = "off";
defparam \R1[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R1[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N21
cyclonev_lcell_comb \multiplexers|Selector0~4 (
// Equation(s):
// \multiplexers|Selector0~4_combout  = ( R0[8] & ( R1[8] & ( (!\cu|Mux21~0_combout  & (\multiplexers|Equal7~0_combout  & (!\cu|Mux19~1_combout  $ (!\cu|Mux20~0_combout )))) ) ) ) # ( !R0[8] & ( R1[8] & ( (!\cu|Mux19~1_combout  & (!\cu|Mux21~0_combout  & 
// (\cu|Mux20~0_combout  & \multiplexers|Equal7~0_combout ))) ) ) ) # ( R0[8] & ( !R1[8] & ( (\cu|Mux19~1_combout  & (!\cu|Mux21~0_combout  & (!\cu|Mux20~0_combout  & \multiplexers|Equal7~0_combout ))) ) ) )

	.dataa(!\cu|Mux19~1_combout ),
	.datab(!\cu|Mux21~0_combout ),
	.datac(!\cu|Mux20~0_combout ),
	.datad(!\multiplexers|Equal7~0_combout ),
	.datae(!R0[8]),
	.dataf(!R1[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~4 .extended_lut = "off";
defparam \multiplexers|Selector0~4 .lut_mask = 64'h0000004000080048;
defparam \multiplexers|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N5
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N9
cyclonev_lcell_comb \R3[8] (
// Equation(s):
// R3[8] = LCELL(\reg_3|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_3|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R3[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3[8] .extended_lut = "off";
defparam \R3[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R3[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y31_N35
dffeas \reg_7|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N33
cyclonev_lcell_comb \R7[8] (
// Equation(s):
// R7[8] = LCELL(( \reg_7|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_7|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R7[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R7[8] .extended_lut = "off";
defparam \R7[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R7[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N30
cyclonev_lcell_comb \multiplexers|Selector0~3 (
// Equation(s):
// \multiplexers|Selector0~3_combout  = ( R3[8] & ( R7[8] & ( (!\cu|Mux23~0_combout  & (\multiplexers|Equal2~1_combout  & (!\cu|Mux22~0_combout  $ (!\cu|Mux26~0_combout )))) ) ) ) # ( !R3[8] & ( R7[8] & ( (!\cu|Mux22~0_combout  & (\cu|Mux26~0_combout  & 
// (!\cu|Mux23~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) ) # ( R3[8] & ( !R7[8] & ( (\cu|Mux22~0_combout  & (!\cu|Mux26~0_combout  & (!\cu|Mux23~0_combout  & \multiplexers|Equal2~1_combout ))) ) ) )

	.dataa(!\cu|Mux22~0_combout ),
	.datab(!\cu|Mux26~0_combout ),
	.datac(!\cu|Mux23~0_combout ),
	.datad(!\multiplexers|Equal2~1_combout ),
	.datae(!R3[8]),
	.dataf(!R7[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~3 .extended_lut = "off";
defparam \multiplexers|Selector0~3 .lut_mask = 64'h0000004000200060;
defparam \multiplexers|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N56
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N54
cyclonev_lcell_comb \R4[8] (
// Equation(s):
// R4[8] = LCELL(( \reg_4|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_4|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R4[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4[8] .extended_lut = "off";
defparam \R4[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \R4[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N18
cyclonev_lcell_comb \multiplexers|Selector0~1 (
// Equation(s):
// \multiplexers|Selector0~1_combout  = ( \multiplexers|Equal2~1_combout  & ( (!\cu|Mux26~0_combout  & (\cu|Mux23~0_combout  & (R4[8] & !\cu|Mux22~0_combout ))) ) )

	.dataa(!\cu|Mux26~0_combout ),
	.datab(!\cu|Mux23~0_combout ),
	.datac(!R4[8]),
	.datad(!\cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~1 .extended_lut = "off";
defparam \multiplexers|Selector0~1 .lut_mask = 64'h0000000002000200;
defparam \multiplexers|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N56
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Rin[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N54
cyclonev_lcell_comb \R5[8] (
// Equation(s):
// R5[8] = LCELL(\reg_5|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_5|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R5[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5[8] .extended_lut = "off";
defparam \R5[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \R5[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N9
cyclonev_lcell_comb \reg_6|Q[8]~feeder (
// Equation(s):
// \reg_6|Q[8]~feeder_combout  = ( \multiplexers|Selector0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexers|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Q[8]~feeder .extended_lut = "off";
defparam \reg_6|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N11
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Rin[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N12
cyclonev_lcell_comb \R6[8] (
// Equation(s):
// R6[8] = LCELL(( \reg_6|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(R6[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6[8] .extended_lut = "off";
defparam \R6[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \R6[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N15
cyclonev_lcell_comb \multiplexers|Selector0~2 (
// Equation(s):
// \multiplexers|Selector0~2_combout  = ( R5[8] & ( R6[8] & ( (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & (!\cu|Mux24~0_combout  $ (!\cu|Mux25~0_combout )))) ) ) ) # ( !R5[8] & ( R6[8] & ( (!\cu|Mux24~0_combout  & 
// (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & \cu|Mux25~0_combout ))) ) ) ) # ( R5[8] & ( !R6[8] & ( (\cu|Mux24~0_combout  & (\multiplexers|Equal3~0_combout  & (\multiplexers|Equal2~2_combout  & !\cu|Mux25~0_combout ))) ) ) )

	.dataa(!\cu|Mux24~0_combout ),
	.datab(!\multiplexers|Equal3~0_combout ),
	.datac(!\multiplexers|Equal2~2_combout ),
	.datad(!\cu|Mux25~0_combout ),
	.datae(!R5[8]),
	.dataf(!R6[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~2 .extended_lut = "off";
defparam \multiplexers|Selector0~2 .lut_mask = 64'h0000010000020102;
defparam \multiplexers|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N36
cyclonev_lcell_comb \multiplexers|Selector0~6 (
// Equation(s):
// \multiplexers|Selector0~6_combout  = ( \multiplexers|Selector0~1_combout  & ( \multiplexers|Selector0~2_combout  ) ) # ( !\multiplexers|Selector0~1_combout  & ( \multiplexers|Selector0~2_combout  ) ) # ( \multiplexers|Selector0~1_combout  & ( 
// !\multiplexers|Selector0~2_combout  ) ) # ( !\multiplexers|Selector0~1_combout  & ( !\multiplexers|Selector0~2_combout  & ( (((\multiplexers|Selector0~3_combout ) # (\multiplexers|Selector0~4_combout )) # (\multiplexers|Selector0~5_combout )) # 
// (\multiplexers|Selector0~0_combout ) ) ) )

	.dataa(!\multiplexers|Selector0~0_combout ),
	.datab(!\multiplexers|Selector0~5_combout ),
	.datac(!\multiplexers|Selector0~4_combout ),
	.datad(!\multiplexers|Selector0~3_combout ),
	.datae(!\multiplexers|Selector0~1_combout ),
	.dataf(!\multiplexers|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexers|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexers|Selector0~6 .extended_lut = "off";
defparam \multiplexers|Selector0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \multiplexers|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
