Classic Timing Analyzer report for ULA
Thu Apr 04 13:00:00 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.911 ns    ; B[0] ; R[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 9.911 ns        ; B[0] ; R[2]     ;
; N/A   ; None              ; 9.854 ns        ; B[0] ; overflow ;
; N/A   ; None              ; 9.852 ns        ; S    ; R[2]     ;
; N/A   ; None              ; 9.832 ns        ; B[0] ; R[3]     ;
; N/A   ; None              ; 9.795 ns        ; S    ; overflow ;
; N/A   ; None              ; 9.773 ns        ; S    ; R[3]     ;
; N/A   ; None              ; 9.670 ns        ; A[0] ; R[2]     ;
; N/A   ; None              ; 9.642 ns        ; A[1] ; R[2]     ;
; N/A   ; None              ; 9.613 ns        ; A[0] ; overflow ;
; N/A   ; None              ; 9.591 ns        ; A[0] ; R[3]     ;
; N/A   ; None              ; 9.585 ns        ; A[1] ; overflow ;
; N/A   ; None              ; 9.563 ns        ; B[0] ; R[1]     ;
; N/A   ; None              ; 9.563 ns        ; A[1] ; R[3]     ;
; N/A   ; None              ; 9.473 ns        ; S    ; R[1]     ;
; N/A   ; None              ; 9.432 ns        ; B[0] ; R[0]     ;
; N/A   ; None              ; 9.402 ns        ; B[3] ; overflow ;
; N/A   ; None              ; 9.379 ns        ; B[3] ; R[3]     ;
; N/A   ; None              ; 9.291 ns        ; A[0] ; R[1]     ;
; N/A   ; None              ; 9.229 ns        ; A[1] ; R[1]     ;
; N/A   ; None              ; 9.088 ns        ; B[1] ; R[2]     ;
; N/A   ; None              ; 9.053 ns        ; A[2] ; overflow ;
; N/A   ; None              ; 9.031 ns        ; B[1] ; overflow ;
; N/A   ; None              ; 9.028 ns        ; A[2] ; R[3]     ;
; N/A   ; None              ; 9.009 ns        ; B[1] ; R[3]     ;
; N/A   ; None              ; 8.919 ns        ; B[2] ; overflow ;
; N/A   ; None              ; 8.894 ns        ; B[2] ; R[3]     ;
; N/A   ; None              ; 8.851 ns        ; B[2] ; R[2]     ;
; N/A   ; None              ; 8.844 ns        ; A[2] ; R[2]     ;
; N/A   ; None              ; 8.809 ns        ; A[3] ; overflow ;
; N/A   ; None              ; 8.788 ns        ; A[3] ; R[3]     ;
; N/A   ; None              ; 8.709 ns        ; B[1] ; R[1]     ;
; N/A   ; None              ; 8.681 ns        ; A[0] ; R[0]     ;
+-------+-------------------+-----------------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 04 13:00:00 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "B[0]" to destination pin "R[2]" is 9.911 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E14; Fanout = 3; PIN Node = 'B[0]'
    Info: 2: + IC(4.521 ns) + CELL(0.225 ns) = 5.573 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 3; COMB Node = 'adder:inst11|inst7~0'
    Info: 3: + IC(0.285 ns) + CELL(0.366 ns) = 6.224 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 1; COMB Node = 'adder:inst10|inst5'
    Info: 4: + IC(1.725 ns) + CELL(1.962 ns) = 9.911 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'R[2]'
    Info: Total cell delay = 3.380 ns ( 34.10 % )
    Info: Total interconnect delay = 6.531 ns ( 65.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Thu Apr 04 13:00:01 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


