Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul 16 15:05:41 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Servo_interface_timing_summary_routed.rpt -pb Servo_interface_timing_summary_routed.pb -rpx Servo_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : Servo_interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   41          inf        0.000                      0                   41           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.379ns  (logic 10.307ns (44.087%)  route 13.072ns (55.913%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           3.493     4.948    converter/sw_IBUF[14]
    SLICE_X12Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.072 r  converter/value0_i_25/O
                         net (fo=1, routed)           0.689     5.761    converter/value0_i_25_n_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.885 r  converter/value0_i_14/O
                         net (fo=1, routed)           1.145     7.030    converter/value0_i_14_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.154 r  converter/value0_i_5/O
                         net (fo=1, routed)           0.591     7.744    decode/A[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      3.841    11.585 r  decode/value0/P[1]
                         net (fo=2, routed)           1.292    12.878    count/P[1]
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.002 r  count/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.002    compare/S[0]
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.515 r  compare/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.515    compare/PWM0_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.632 r  compare/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.632    compare/PWM0_carry__0_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.789 r  compare/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.862    19.651    PWM_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.728    23.379 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    23.379    PWM
    A14                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.565ns (36.440%)  route 2.730ns (63.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.799     4.296    count/count[0]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.565ns (36.440%)  route 2.730ns (63.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.799     4.296    count/count[0]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.565ns (36.440%)  route 2.730ns (63.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.799     4.296    count/count[0]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.565ns (36.440%)  route 2.730ns (63.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.799     4.296    count/count[0]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 1.565ns (37.685%)  route 2.588ns (62.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.657     4.154    count/count[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 1.565ns (37.685%)  route 2.588ns (62.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.657     4.154    count/count[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 1.565ns (37.685%)  route 2.588ns (62.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.657     4.154    count/count[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 1.565ns (37.685%)  route 2.588ns (62.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.657     4.154    count/count[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.055ns  (logic 1.565ns (38.600%)  route 2.490ns (61.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.373    count/clr_IBUF
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.497 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.558     4.055    count/count[0]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  count/count_reg[10]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[10]/Q
                         net (fo=4, routed)           0.122     0.263    count/out[10]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  count/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    count/count_reg[8]_i_1_n_5
    SLICE_X13Y32         FDRE                                         r  count/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  count/count_reg[19]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[19]/Q
                         net (fo=4, routed)           0.127     0.268    count/out[19]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.376 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.376    count/count_reg[16]_i_1_n_4
    SLICE_X13Y34         FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.842%)  route 0.129ns (34.158%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  count/count_reg[15]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[15]/Q
                         net (fo=4, routed)           0.129     0.270    count/out[15]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    count/count_reg[12]_i_1_n_4
    SLICE_X13Y33         FDRE                                         r  count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  count/count_reg[7]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[7]/Q
                         net (fo=4, routed)           0.131     0.272    count/out[7]
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  count/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    count/count_reg[4]_i_1_n_4
    SLICE_X13Y31         FDRE                                         r  count/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  count/count_reg[11]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[11]/Q
                         net (fo=4, routed)           0.132     0.273    count/out[11]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.381 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.381    count/count_reg[8]_i_1_n_4
    SLICE_X13Y32         FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  count/count_reg[3]/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[3]/Q
                         net (fo=4, routed)           0.133     0.274    count/out[3]
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  count/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.382    count/count_reg[0]_i_2_n_4
    SLICE_X13Y30         FDRE                                         r  count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  count/count_reg[4]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[4]/Q
                         net (fo=4, routed)           0.126     0.267    count/out[4]
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.382 r  count/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.382    count/count_reg[4]_i_1_n_7
    SLICE_X13Y31         FDRE                                         r  count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.256ns (66.798%)  route 0.127ns (33.202%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  count/count_reg[8]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[8]/Q
                         net (fo=4, routed)           0.127     0.268    count/out[8]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.383 r  count/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.383    count/count_reg[8]_i_1_n_7
    SLICE_X13Y32         FDRE                                         r  count/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  count/count_reg[12]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[12]/Q
                         net (fo=4, routed)           0.128     0.269    count/out[12]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.384 r  count/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.384    count/count_reg[12]_i_1_n_7
    SLICE_X13Y33         FDRE                                         r  count/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  count/count_reg[16]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count/count_reg[16]/Q
                         net (fo=4, routed)           0.128     0.269    count/out[16]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.384 r  count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.384    count/count_reg[16]_i_1_n_7
    SLICE_X13Y34         FDRE                                         r  count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------





