.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_2_bI2C_UDB */
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set I2C_2_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set I2C_2_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set I2C_2_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set I2C_2_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set I2C_2_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_2_bI2C_UDB_StsReg__0__POS, 0
.set I2C_2_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_StsReg__1__POS, 1
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set I2C_2_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_StsReg__2__POS, 2
.set I2C_2_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_2_bI2C_UDB_StsReg__3__POS, 3
.set I2C_2_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_StsReg__4__POS, 4
.set I2C_2_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_StsReg__5__POS, 5
.set I2C_2_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_2_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* I2C_2_I2C_IRQ */
.set I2C_2_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_2_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_2_I2C_IRQ__INTC_MASK, 0x01
.set I2C_2_I2C_IRQ__INTC_NUMBER, 0
.set I2C_2_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_2_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2C_2_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_2_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_2_IntClock */
.set I2C_2_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2C_2_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2C_2_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2C_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_2_IntClock__INDEX, 0x01
.set I2C_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_2_IntClock__PM_ACT_MSK, 0x02
.set I2C_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_2_IntClock__PM_STBY_MSK, 0x02

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Echo */
.set Echo__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Echo__0__MASK, 0x01
.set Echo__0__PC, CYREG_PRT2_PC0
.set Echo__0__PORT, 2
.set Echo__0__SHIFT, 0
.set Echo__AG, CYREG_PRT2_AG
.set Echo__AMUX, CYREG_PRT2_AMUX
.set Echo__BIE, CYREG_PRT2_BIE
.set Echo__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Echo__BYP, CYREG_PRT2_BYP
.set Echo__CTL, CYREG_PRT2_CTL
.set Echo__DM0, CYREG_PRT2_DM0
.set Echo__DM1, CYREG_PRT2_DM1
.set Echo__DM2, CYREG_PRT2_DM2
.set Echo__DR, CYREG_PRT2_DR
.set Echo__INP_DIS, CYREG_PRT2_INP_DIS
.set Echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Echo__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Echo__LCD_EN, CYREG_PRT2_LCD_EN
.set Echo__MASK, 0x01
.set Echo__PORT, 2
.set Echo__PRT, CYREG_PRT2_PRT
.set Echo__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Echo__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Echo__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Echo__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Echo__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Echo__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Echo__PS, CYREG_PRT2_PS
.set Echo__SHIFT, 0
.set Echo__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Trig */
.set Trig__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Trig__0__MASK, 0x80
.set Trig__0__PC, CYREG_PRT0_PC7
.set Trig__0__PORT, 0
.set Trig__0__SHIFT, 7
.set Trig__AG, CYREG_PRT0_AG
.set Trig__AMUX, CYREG_PRT0_AMUX
.set Trig__BIE, CYREG_PRT0_BIE
.set Trig__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trig__BYP, CYREG_PRT0_BYP
.set Trig__CTL, CYREG_PRT0_CTL
.set Trig__DM0, CYREG_PRT0_DM0
.set Trig__DM1, CYREG_PRT0_DM1
.set Trig__DM2, CYREG_PRT0_DM2
.set Trig__DR, CYREG_PRT0_DR
.set Trig__INP_DIS, CYREG_PRT0_INP_DIS
.set Trig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trig__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trig__LCD_EN, CYREG_PRT0_LCD_EN
.set Trig__MASK, 0x80
.set Trig__PORT, 0
.set Trig__PRT, CYREG_PRT0_PRT
.set Trig__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trig__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trig__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trig__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trig__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trig__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trig__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trig__PS, CYREG_PRT0_PS
.set Trig__SHIFT, 7
.set Trig__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SCL_2 */
.set SCL_2__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set SCL_2__0__MASK, 0x40
.set SCL_2__0__PC, CYREG_PRT1_PC6
.set SCL_2__0__PORT, 1
.set SCL_2__0__SHIFT, 6
.set SCL_2__AG, CYREG_PRT1_AG
.set SCL_2__AMUX, CYREG_PRT1_AMUX
.set SCL_2__BIE, CYREG_PRT1_BIE
.set SCL_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCL_2__BYP, CYREG_PRT1_BYP
.set SCL_2__CTL, CYREG_PRT1_CTL
.set SCL_2__DM0, CYREG_PRT1_DM0
.set SCL_2__DM1, CYREG_PRT1_DM1
.set SCL_2__DM2, CYREG_PRT1_DM2
.set SCL_2__DR, CYREG_PRT1_DR
.set SCL_2__INP_DIS, CYREG_PRT1_INP_DIS
.set SCL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SCL_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCL_2__LCD_EN, CYREG_PRT1_LCD_EN
.set SCL_2__MASK, 0x40
.set SCL_2__PORT, 1
.set SCL_2__PRT, CYREG_PRT1_PRT
.set SCL_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCL_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCL_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCL_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCL_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCL_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCL_2__PS, CYREG_PRT1_PS
.set SCL_2__SHIFT, 6
.set SCL_2__SLW, CYREG_PRT1_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* SDA_2 */
.set SDA_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set SDA_2__0__MASK, 0x20
.set SDA_2__0__PC, CYREG_PRT1_PC5
.set SDA_2__0__PORT, 1
.set SDA_2__0__SHIFT, 5
.set SDA_2__AG, CYREG_PRT1_AG
.set SDA_2__AMUX, CYREG_PRT1_AMUX
.set SDA_2__BIE, CYREG_PRT1_BIE
.set SDA_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SDA_2__BYP, CYREG_PRT1_BYP
.set SDA_2__CTL, CYREG_PRT1_CTL
.set SDA_2__DM0, CYREG_PRT1_DM0
.set SDA_2__DM1, CYREG_PRT1_DM1
.set SDA_2__DM2, CYREG_PRT1_DM2
.set SDA_2__DR, CYREG_PRT1_DR
.set SDA_2__INP_DIS, CYREG_PRT1_INP_DIS
.set SDA_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SDA_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SDA_2__LCD_EN, CYREG_PRT1_LCD_EN
.set SDA_2__MASK, 0x20
.set SDA_2__PORT, 1
.set SDA_2__PRT, CYREG_PRT1_PRT
.set SDA_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SDA_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SDA_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SDA_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SDA_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SDA_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SDA_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SDA_2__PS, CYREG_PRT1_PS
.set SDA_2__SHIFT, 5
.set SDA_2__SLW, CYREG_PRT1_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Timer_ir_TimerUDB */
.set Timer_ir_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_ir_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_ir_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_ir_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_ir_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_ir_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Timer_ir_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_ir_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_ir_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_ir_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_ir_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_ir_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Timer_ir_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_ir_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_ir_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB12_A0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB12_A1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB12_D0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB12_D1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_ir_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_ir_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB12_F0
.set Timer_ir_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB12_F1

/* ultra_isr */
.set ultra_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ultra_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ultra_isr__INTC_MASK, 0x04
.set ultra_isr__INTC_NUMBER, 2
.set ultra_isr__INTC_PRIOR_NUM, 7
.set ultra_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ultra_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ultra_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IR_receiver */
.set IR_receiver__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set IR_receiver__0__MASK, 0x80
.set IR_receiver__0__PC, CYREG_PRT1_PC7
.set IR_receiver__0__PORT, 1
.set IR_receiver__0__SHIFT, 7
.set IR_receiver__AG, CYREG_PRT1_AG
.set IR_receiver__AMUX, CYREG_PRT1_AMUX
.set IR_receiver__BIE, CYREG_PRT1_BIE
.set IR_receiver__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IR_receiver__BYP, CYREG_PRT1_BYP
.set IR_receiver__CTL, CYREG_PRT1_CTL
.set IR_receiver__DM0, CYREG_PRT1_DM0
.set IR_receiver__DM1, CYREG_PRT1_DM1
.set IR_receiver__DM2, CYREG_PRT1_DM2
.set IR_receiver__DR, CYREG_PRT1_DR
.set IR_receiver__INP_DIS, CYREG_PRT1_INP_DIS
.set IR_receiver__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IR_receiver__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IR_receiver__LCD_EN, CYREG_PRT1_LCD_EN
.set IR_receiver__MASK, 0x80
.set IR_receiver__PORT, 1
.set IR_receiver__PRT, CYREG_PRT1_PRT
.set IR_receiver__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IR_receiver__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IR_receiver__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IR_receiver__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IR_receiver__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IR_receiver__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IR_receiver__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IR_receiver__PS, CYREG_PRT1_PS
.set IR_receiver__SHIFT, 7
.set IR_receiver__SLW, CYREG_PRT1_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x00
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x01
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x01

/* timer_clock_4 */
.set timer_clock_4__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock_4__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock_4__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock_4__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_4__INDEX, 0x02
.set timer_clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_4__PM_ACT_MSK, 0x04
.set timer_clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_4__PM_STBY_MSK, 0x04

/* MotorDirLeft */
.set MotorDirLeft__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set MotorDirLeft__0__MASK, 0x80
.set MotorDirLeft__0__PC, CYREG_PRT3_PC7
.set MotorDirLeft__0__PORT, 3
.set MotorDirLeft__0__SHIFT, 7
.set MotorDirLeft__AG, CYREG_PRT3_AG
.set MotorDirLeft__AMUX, CYREG_PRT3_AMUX
.set MotorDirLeft__BIE, CYREG_PRT3_BIE
.set MotorDirLeft__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MotorDirLeft__BYP, CYREG_PRT3_BYP
.set MotorDirLeft__CTL, CYREG_PRT3_CTL
.set MotorDirLeft__DM0, CYREG_PRT3_DM0
.set MotorDirLeft__DM1, CYREG_PRT3_DM1
.set MotorDirLeft__DM2, CYREG_PRT3_DM2
.set MotorDirLeft__DR, CYREG_PRT3_DR
.set MotorDirLeft__INP_DIS, CYREG_PRT3_INP_DIS
.set MotorDirLeft__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MotorDirLeft__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MotorDirLeft__LCD_EN, CYREG_PRT3_LCD_EN
.set MotorDirLeft__MASK, 0x80
.set MotorDirLeft__PORT, 3
.set MotorDirLeft__PRT, CYREG_PRT3_PRT
.set MotorDirLeft__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MotorDirLeft__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MotorDirLeft__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MotorDirLeft__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MotorDirLeft__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MotorDirLeft__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MotorDirLeft__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MotorDirLeft__PS, CYREG_PRT3_PS
.set MotorDirLeft__SHIFT, 7
.set MotorDirLeft__SLW, CYREG_PRT3_SLW

/* MotorPwmLeft */
.set MotorPwmLeft__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set MotorPwmLeft__0__MASK, 0x20
.set MotorPwmLeft__0__PC, CYREG_PRT3_PC5
.set MotorPwmLeft__0__PORT, 3
.set MotorPwmLeft__0__SHIFT, 5
.set MotorPwmLeft__AG, CYREG_PRT3_AG
.set MotorPwmLeft__AMUX, CYREG_PRT3_AMUX
.set MotorPwmLeft__BIE, CYREG_PRT3_BIE
.set MotorPwmLeft__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MotorPwmLeft__BYP, CYREG_PRT3_BYP
.set MotorPwmLeft__CTL, CYREG_PRT3_CTL
.set MotorPwmLeft__DM0, CYREG_PRT3_DM0
.set MotorPwmLeft__DM1, CYREG_PRT3_DM1
.set MotorPwmLeft__DM2, CYREG_PRT3_DM2
.set MotorPwmLeft__DR, CYREG_PRT3_DR
.set MotorPwmLeft__INP_DIS, CYREG_PRT3_INP_DIS
.set MotorPwmLeft__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MotorPwmLeft__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MotorPwmLeft__LCD_EN, CYREG_PRT3_LCD_EN
.set MotorPwmLeft__MASK, 0x20
.set MotorPwmLeft__PORT, 3
.set MotorPwmLeft__PRT, CYREG_PRT3_PRT
.set MotorPwmLeft__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MotorPwmLeft__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MotorPwmLeft__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MotorPwmLeft__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MotorPwmLeft__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MotorPwmLeft__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MotorPwmLeft__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MotorPwmLeft__PS, CYREG_PRT3_PS
.set MotorPwmLeft__SHIFT, 5
.set MotorPwmLeft__SLW, CYREG_PRT3_SLW

/* MotorDirRight */
.set MotorDirRight__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set MotorDirRight__0__MASK, 0x01
.set MotorDirRight__0__PC, CYREG_IO_PC_PRT15_PC0
.set MotorDirRight__0__PORT, 15
.set MotorDirRight__0__SHIFT, 0
.set MotorDirRight__AG, CYREG_PRT15_AG
.set MotorDirRight__AMUX, CYREG_PRT15_AMUX
.set MotorDirRight__BIE, CYREG_PRT15_BIE
.set MotorDirRight__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MotorDirRight__BYP, CYREG_PRT15_BYP
.set MotorDirRight__CTL, CYREG_PRT15_CTL
.set MotorDirRight__DM0, CYREG_PRT15_DM0
.set MotorDirRight__DM1, CYREG_PRT15_DM1
.set MotorDirRight__DM2, CYREG_PRT15_DM2
.set MotorDirRight__DR, CYREG_PRT15_DR
.set MotorDirRight__INP_DIS, CYREG_PRT15_INP_DIS
.set MotorDirRight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MotorDirRight__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MotorDirRight__LCD_EN, CYREG_PRT15_LCD_EN
.set MotorDirRight__MASK, 0x01
.set MotorDirRight__PORT, 15
.set MotorDirRight__PRT, CYREG_PRT15_PRT
.set MotorDirRight__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MotorDirRight__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MotorDirRight__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MotorDirRight__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MotorDirRight__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MotorDirRight__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MotorDirRight__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MotorDirRight__PS, CYREG_PRT15_PS
.set MotorDirRight__SHIFT, 0
.set MotorDirRight__SLW, CYREG_PRT15_SLW

/* MotorPwmRight */
.set MotorPwmRight__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set MotorPwmRight__0__MASK, 0x40
.set MotorPwmRight__0__PC, CYREG_PRT3_PC6
.set MotorPwmRight__0__PORT, 3
.set MotorPwmRight__0__SHIFT, 6
.set MotorPwmRight__AG, CYREG_PRT3_AG
.set MotorPwmRight__AMUX, CYREG_PRT3_AMUX
.set MotorPwmRight__BIE, CYREG_PRT3_BIE
.set MotorPwmRight__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MotorPwmRight__BYP, CYREG_PRT3_BYP
.set MotorPwmRight__CTL, CYREG_PRT3_CTL
.set MotorPwmRight__DM0, CYREG_PRT3_DM0
.set MotorPwmRight__DM1, CYREG_PRT3_DM1
.set MotorPwmRight__DM2, CYREG_PRT3_DM2
.set MotorPwmRight__DR, CYREG_PRT3_DR
.set MotorPwmRight__INP_DIS, CYREG_PRT3_INP_DIS
.set MotorPwmRight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MotorPwmRight__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MotorPwmRight__LCD_EN, CYREG_PRT3_LCD_EN
.set MotorPwmRight__MASK, 0x40
.set MotorPwmRight__PORT, 3
.set MotorPwmRight__PRT, CYREG_PRT3_PRT
.set MotorPwmRight__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MotorPwmRight__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MotorPwmRight__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MotorPwmRight__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MotorPwmRight__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MotorPwmRight__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MotorPwmRight__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MotorPwmRight__PS, CYREG_PRT3_PS
.set MotorPwmRight__SHIFT, 6
.set MotorPwmRight__SLW, CYREG_PRT3_SLW

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* irreceiver_isr */
.set irreceiver_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set irreceiver_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set irreceiver_isr__INTC_MASK, 0x02
.set irreceiver_isr__INTC_NUMBER, 1
.set irreceiver_isr__INTC_PRIOR_NUM, 7
.set irreceiver_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set irreceiver_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set irreceiver_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
