[src/gh]: https://github.com/spiraldb/fastlanes.git "(Apache-2.0) (Languages: Rust 100.0%) Rust implementation of the FastLanes compression library // FastLanes 压缩库的 Rust 实现 /// FastLanes is a compression framework that can leverage LLVM's auto-vectorization to achieve high-performance SIMD decoding without intrinsics or other explicit SIMD code. // FastLanes 是一个压缩框架，它可以利用 LLVM 的自动向量化功能，无需内部函数或其他显式 SIMD 代码即可实现高性能 SIMD 解码。 /// Differences to original FastLanes // 与原版 FastLanes 的区别 /// Caution // 警告 /// Rust FastLanes is not binary compatible with original FastLanes // Rust FastLanes 与原版 FastLanes 不二进制兼容。 /// The BitPacking implementation in this library is reordered vs the original to enable fused kernels for transposed encodings (like Delta and RLE) in addition to the linear kernels such as FoR. // 该库中的 BitPacking 实现与原始实现相比进行了重新排序，以便除了 FoR 等线性内核之外，还能为转置编码（如 Delta 和 RLE）启用融合内核。 (doi: 10.14778/3598581.3598587)"
[paper/acm]: https://dl.acm.org/doi/10.14778/3598581.3598587 "Published: 01 May 2023 /// The FastLanes Compression Layout: Decoding > 100 Billion Integers per Second with Scalar Code /// FastLanes 压缩布局：使用标量码每秒解码超过 1000 亿个整​​数 /// The open-source FastLanes project aims to improve big data formats, such as Parquet, ORC and columnar database formats, in multiple ways. In this paper, we significantly accelerate decoding of all common Light-Weight Compression (LWC) schemes: DICT, FOR, DELTA and RLE through better data-parallelism. We do so by re-designing the compression layout using two main ideas: (i) generalizing the value interleaving technique in the basic operation of bit-(un)packing by targeting a virtual 1024-bits SIMD register, (ii) reordering the tuples in all columns of a table in the same Unified Transposed Layout that puts tuple chunks in a common \"04261537\" order (explained in the paper); allowing for maximum independent work for all possible basic SIMD lane widths: 8, 16, 32, and 64 bits. // 开源的 FastLanes 项目旨在从多个方面改进大数据格式，例如 Parquet、ORC 和列式数据库格式。本文通过改进数据并行性，显著加速了所有常见轻量级压缩 (LWC) 方案（DICT、FOR、DELTA 和 RLE）的解码。我们通过重新设计压缩布局来实现这一目标，主要基于以下两个思路：(i) 通过针对虚拟的 1024 位 SIMD 寄存器，将值交错技术推广到位打包（解）的基本操作中；(ii) 按照统一转置布局重新排列表中所有列的元组，使元组块以通用的“04261537”顺序排列（详见论文）；从而在所有可能的基本 SIMD 通道宽度（8 位、16 位、32 位和 64 位）下实现最大程度的独立工作。 /// We address the software development, maintenance and future-proofness challenges of increasing hardware diversity, by defining a virtual 1024-bits instruction set that consists of simple operators supported by all SIMD dialects; and also, importantly, by scalar code. The interleaved and tuple-reordered layout actually makes scalar decoding faster, extracting more data-parallelism from today's wide-issue CPUs. Importantly, the scalar version can be fully auto-vectorized by modern compilers, eliminating technical debt in software caused by platform-specific SIMD intrinsics. // 我们通过定义一个虚拟的 1024 位指令集来应对日益增长的硬件多样性带来的软件开发、维护和未来适应性挑战。该指令集包含所有 SIMD 方言支持的简单运算符，并且更重要的是，它也支持标量代码。交错排列和元组重排序的布局实际上加快了标量解码速度，从而从当今的宽发射 CPU 中挖掘出更多的数据并行性。更重要的是，现代编译器可以完全自动向量化该标量版本，从而消除由平台特定的 SIMD 内联函数引起的软件技术债务。 /// Micro-benchmarks on Intel, AMD, Apple and AWS CPUs show that FastLanes accelerates decoding by factors (decoding >40 values per CPU cycle). FastLanes can make queries faster, as compressing the data reduces bandwidth needs, while decoding is almost free. // 在 Intel、AMD、Apple 和 AWS CPU 上的微基准测试表明，FastLanes 可将解码速度提升数倍（每个 CPU 周期解码超过 40 个值）。FastLanes 可以加快查询速度，因为压缩数据可以降低带宽需求，而解码几乎不消耗任何资源。 (doi: 10.14778/3598581.3598587)"
[lib.cargo/crates]: https://crates.io/crates/fastlanes "(: cargo add -- fastlanes) (Apache-2.0) (981 SLoC) (27.6 KiB) Rust implementation of the FastLanes compression layout // Rust 实现的 FastLanes 压缩布局 (src: gh:spiraldb/fastlanes.git)"
[knowsby]: https://github.com/steelcake/zint.git "FastLanes // 快速通道 /// Zint is based on the FastLanes integer compression. // Zint 基于 FastLanes 整数压缩技术。 /// The fastlanes implementation on this repo is ported from rust implementation of fastlanes by spiraldb. // 本仓库中的 fastlanes 实现是从 spiraldb 的 rust fastlanes 实现移植过来的。 /// - paper (. web: vldb.org/pvldb/vol16/p2132-afroozeh.pdf) /// - original implementation (. gh: cwida/FastLanes.git) // 原始实现 /// - rust implementation by spiraldb (. gh: spiraldb/fastlanes.git) // spiraldb 的 Rust 实现"

