
/dts-v1/;
/ {
    model = "RC-Module 1888BC048 SoC";
	compatible = "rcm,1888BC048";
	#address-cells = <1>;
	#size-cells = <1>;


    config {
           u-boot,spl-payload-offset = <0x060000>; 
    };

	chosen {
		stdout-path = "uart0";
	};

	aliases {
		uart0 = &uart0;
		mmc0 = &mmc0;
		spi0 = &spi0;
	}; 

	clock_axi_slow: clock_axi_slow@100M {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
		u-boot,dm-pre-reloc;
	};

	clock_axi_fast: clock_axi_fast@400M {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <400000000>;
		u-boot,dm-pre-reloc;
	};

	L2: l2-cache-controller@0x01106000 {
		compatible = "arm,pl310-cache";
		reg = <0x01106000 0x1000>;
		cache-unified;
		cache-level = <2>;
		status = "okay";
	};	

	axi {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		u-boot,dm-pre-reloc;

	    uart0: uart0@0x01044000 {
		    compatible = "rcm,muart";			
			clocks = <&clock_axi_fast>;
		    reg = <0x01044000 0x1000>;
		    u-boot,dm-pre-reloc;
		};

		i2c0: i2c@0x01046000 {
			compatible = "rcm,i2cbasis";
		    #address-cells = <1>;
		    #size-cells = <0>;
			clocks = <&clock_axi_slow>;
			reg = <0x01046000 0x1000>;
			bus-clock = <100000>;
			write-delay = <5000>;
			rx-fifo-size = <128>;
			tx-fifo-size = <128>;
			u-boot,dm-pre-reloc;
			status = "okay";
		};

		gpio0: gpio0@0x01088000 {
		    compatible = "rcm,gpio";
			#address-cells = <1>;
		    #size-cells = <0>;
			clocks = <&clock_axi_slow>;
		    reg = <0x01088000 0x1000>;
			#gpio-cells = <2>;
			gpio-controller;
		    u-boot,dm-pre-reloc;
		};
        
        spi0: spi@0x01040000 {
		    compatible = "rcm,pl022-spi";			
		    #address-cells = <1>;
		    #size-cells = <0>;
			clocks = <&clock_axi_slow>;
		    reg = <0x01040000 0x1000>;
		    spi-max-frequency = <25000000>;		
			cs-gpios = <&gpio0 5 0>;	
		    u-boot,dm-pre-reloc;

		    spi_flash@0 {
			    compatible = "st,w25q32", "spi-flash";
			    reg = <0>;
				spi-max-frequency = <1000000>;
				spi-cpol;
				spi-cpha;
			    u-boot,dm-pre-reloc;								
		    };			
		};

		mmc0: mmc0@0x01042000 {
			compatible = "rcm,mmc-0.2";
			reg = <0x01042000 0x1000>;
			clocks = <&clock_axi_slow>;
			carddetect-gpio = <&gpio0 3 0>;
			u-boot,dm-pre-reloc;
			status = "okay";
		};

		mdiomux0: mdiomux0@0x01084000 {
			compatible = "pinctrl-single";
			reg = <0x01084000 0x1000>;
			pinctrl-single,register-width = <32>;
			#address-cells = <1>;
			#size-cells = <0>;
			#pinctrl-cells = <2>;
			pinctrl-single,bit-per-mux;
			mdio0mux0: mdio0mux0 {
					pinctrl-single,bits = <0x24 0x00 0x03>;
			};
			mdio1mux0: mdio1mux0 {
					pinctrl-single,bits = <0x24 0x00 0x0C>;
			};
			mdio2mux0: mdio2mux0 {
					pinctrl-single,bits = <0x24 0x00 0x30>;
			};
			mdio3mux0: mdio3mux0 {
					pinctrl-single,bits = <0x24 0x00 0xC0>;
			};
		};

		mdiomux1: mdiomux1@0x01085000 {
			compatible = "pinctrl-single";
			reg = <0x01085000 0x1000>;
			pinctrl-single,register-width = <32>;
			#address-cells = <1>;
			#size-cells = <0>;
			#pinctrl-cells = <2>;
			pinctrl-single,bit-per-mux;
			mdio0mux1: mdio0mux1 {
					pinctrl-single,bits = <0x24 0x00 0x11>;
			};
			mdio1mux1: mdio1mux1 {
					pinctrl-single,bits = <0x24 0x00 0x22>;
			};
			mdio2mux1: mdio2mux1 {
					pinctrl-single,bits = <0x24 0x00 0x44>;
			};
			mdio3mux1: mdio3mux1 {
					pinctrl-single,bits = <0x24 0x00 0x88>;
			};
		};

		sctl: sctl@0x0108d000 {
			compatible = "syscon";
			reg = <0x0108d000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;			
            status = "okay";
		};

		sgmiiphy: sgmiphy@0x01086000 {
			compatible = "rcm,sgmii-phy";
			reg = <0x01086000 0x2000>;
			#phy-cells = <0>;
			sctl = <&sctl>, <0x14>;
			auto-negotiation;
            status = "okay";
		};

		mdio0: mdio0@0x01080000 {
			compatible = "rcm,mdio";
			reg = <0x01080000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;			
			clocks = <&clock_axi_slow>;		
			pinctrl-names = "default";
			pinctrl-0 = <&mdio0mux0>, <&mdio0mux1>;
            status = "okay";

			phy0: ethernet-phy@0 {
				reg = <0xffffffff>;	// autodetect
			};			
		};

		mgeth0: mgeth@0x01014000 {
			compatible = "rcm,mgeth";
			reg = <0x01014000 0x1000>;
			clocks = <&clock_axi_fast>;
			mac-address = [ec 17 66 64 08 10];
			phys = <&sgmiiphy>;
			phy = <&phy0>;
            phy-mode = "sgmii";
			status = "okay";
		};		

		mdio1: mdio1@0x01081000 {
			compatible = "rcm,mdio";
			reg = <0x01081000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;			
			clocks = <&clock_axi_slow>;		
			pinctrl-names = "default";
			pinctrl-0 = <&mdio1mux0>, <&mdio1mux1>;
            status = "okay";

			phy1: ethernet-phy@0 {
				reg = <0xffffffff>;	// autodetect
			};			
		};

		mgeth1: mgeth@0x01015000 {
			compatible = "rcm,mgeth";
			reg = <0x01015000 0x1000>;
			clocks = <&clock_axi_fast>;
			mac-address = [ec 17 66 64 08 11];
			phys = <&sgmiiphy>;
			phy = <&phy1>;
            phy-mode = "sgmii";
			status = "okay";
		};		

		mdio2: mdio2@0x01082000 {
			compatible = "rcm,mdio";
			reg = <0x01082000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;			
			clocks = <&clock_axi_slow>;		
			pinctrl-names = "default";
			pinctrl-0 = <&mdio2mux0>, <&mdio2mux1>;
            status = "okay";

			phy2: ethernet-phy@0 {
				reg = <0xffffffff>;	// autodetect
			};			
		};

		mgeth2: mgeth@0x01016000 {
			compatible = "rcm,mgeth";
			reg = <0x01016000 0x1000>;
			clocks = <&clock_axi_fast>;
			mac-address = [ec 17 66 64 08 12];
			phys = <&sgmiiphy>;
			phy = <&phy2>;
            phy-mode = "sgmii";
			status = "okay";
		};		

		mdio3: mdio3@0x01083000 {
			compatible = "rcm,mdio";
			reg = <0x01083000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;			
			clocks = <&clock_axi_slow>;		
			pinctrl-names = "default";
			pinctrl-0 = <&mdio3mux0>, <&mdio3mux1>;
            status = "okay";

			phy3: ethernet-phy@0 {
				reg = <0xffffffff>;	// autodetect
			};			
		};

		mgeth3: mgeth@0x01017000 {
			compatible = "rcm,mgeth";
			reg = <0x01017000 0x1000>;
			clocks = <&clock_axi_fast>;
			mac-address = [ec 17 66 64 08 13];
			phys = <&sgmiiphy>;
			phy = <&phy3>;
            phy-mode = "sgmii";
			status = "okay";
		};		

    };
};
