Vlastimil Babka , Petr Tůma, Investigating Cache Parameters of x86 Family Processors, Proceedings of the 2009 SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking, January 25-25, 2009, Austin, TX[doi>10.1007/978-3-540-93799-9_5]
George Chrysos. 2012. Knights Corner, Intel’s first many integrated core (MIC) architecture product. In Proceedings of Hot Chips: A Symposium on High Performance Chips (HotChips’12).
John Demme , Simha Sethumadhavan, Rapid identification of architectural bottlenecks via precise event counting, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000107]
Paul J. Drongowski. 2014. Instruction-Based Sampling: A New Performance Analysis Technique for AMD Family 10h Processors. Retrieved November 16, 2014, from http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2012/10/AMD_IBS_ paper_EN.pdf.
Eiman Ebrahimi , Onur Mutlu , Chang Joo Lee , Yale N. Patt, Coordinated control of multiple prefetchers in multi-core systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669154]
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A performance counter architecture for computing accurate CPI components, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168880]
Stijn Eyerman , Kenneth Hoste , Lieven Eeckhout, Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.216-226, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762738]
Jianbin Fang, Ana Lucia Varbanescu, and Henk Sips. 2013. Benchmarking Intel Xeon Phi to Guide Kernel Design. Technical Report PDS-2013-005. Delft University of Technology, The Netherlands.
Michael Ferdman , Almutaz Adileh , Onur Kocberber , Stavros Volos , Mohammad Alisafaee , Djordje Jevdjic , Cansu Kaynak , Adrian Daniel Popescu , Anastasia Ailamaki , Babak Falsafi, Clearing the clouds: a study of emerging scale-out workloads on modern hardware, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2150982]
Brian A. Fields , Rastislav Bodík , Mark D. Hill , Chris J. Newburn, Using Interaction Costs for Microarchitectural Bottleneck Analysis, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.228, December 03-05, 2003
Brian A. Fields , Rastislav Bodik , Mark D. Hill , Chris J. Newburn, Interaction cost and shotgun profiling, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.3, p.272-304, September 2004[doi>10.1145/1022969.1022971]
ICC. 2014. Intel ICC Compiler. Retrieved November 16, 2014, from https://software.intel.com/en-us/intel-compilers.
Intel64IA32Manual. 2014. Intel 64 and IA-32 Architectures Optimization Reference Manual. Retrieved November 16, 2014, from http://www.intel.com/content/dam/doc/manual/64-ia-32-architectures-optimization-manual.pdf.
Victor Jiménez , Roberto Gioiosa , Francisco J. Cazorla , Alper Buyuktosunoglu , Pradip Bose , Francis P. O'Connell, Making data prefetch smarter: adaptive prefetching on POWER7, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370837]
Guido Juckeland , Michael Kluge , Wolfgang E. Nagel , Stefan Pfluger, Performance Analysis with BenchIT: Portable, Flexible, Easy to Use, Proceedings of the The Quantitative Evaluation of Systems, First International Conference, p.320-321, September 27-30, 2004[doi>10.1109/QEST.2004.33]
Md Kamruzzaman , Steven Swanson , Dean M. Tullsen, Inter-core prefetching for multicore processors using migrating helper threads, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950411]
Rakesh Krishnaiyer , Emre Kultursay , Pankaj Chawla , Serguei Preis , Anatoly Zvezdin , Hideki Saito, Compiler-Based Data Prefetching and Streaming Non-temporal Store Generation for the Intel(R) Xeon Phi(TM) Coprocessor, Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.1575-1586, May 20-24, 2013[doi>10.1109/IPDPSW.2013.231]
Jaekyu Lee , Hyesoon Kim , Richard Vuduc, When Prefetching Works, When It Doesn’t, and Why, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.1, p.1-29, March 2012[doi>10.1145/2133382.2133384]
David Levinthal. 2014. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors. https://software.intel.com/sites/products/collateral/hpc/vtune/performa nce_analysis_guide.pdf.
LMbench. 2014. LMbench: Tools for Performance Analysis. Retrieved November 16, 2014, from http://www.bitmover.com/lmbench/.
John D. McCalpin. 2014. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Retrieved November 16, 2014, from http://www.cs.virginia.edu/stream/.
Sanyam Mehta , Zhenman Fang , Antonia Zhai , Pen-Chung Yew, Multi-stage coordinated prefetching for present-day processors, Proceedings of the 28th ACM international conference on Supercomputing, June 10-13, 2014, Munich, Germany[doi>10.1145/2597652.2597660]
Daniel Molka , Daniel Hackenberg , Robert Schone , Matthias S. Muller, Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.261-270, September 12-16, 2009[doi>10.1109/PACT.2009.22]
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143488]
Gabriele Paoloni. 2014. How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures. Retrieved November 16, 2014, from http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/ia-32-ia-64-benchmark-code-execution-paper.pdf.
Lu Peng , Jih-Kwon Peir , Tribuvan K. Prakash , Carl Staelin , Yen-Kuang Chen , David Koppelman, Memory hierarchy performance measurement of commercial dual-core desktop processors, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.816-828, August, 2008[doi>10.1016/j.sysarc.2008.02.004]
Daniel J. Quinlan , Markus Schordan , Bobby Philip , Markus Kowarschik, The specification of source-to-source transformations for the compile-time optimization of parallel object-oriented scientific applications, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.383-394, August 01-03, 2001, Cumberland Falls, KY, USA
RDTSC. 2014. Using the RDTSC Instruction for Performance Monitoring. Retrieved November 16, 2014, from http://www.ccsl.carleton.ca/∼jamuir/rdtscpm1.pdf.
SandyBridge. 2014. Intel Sandy Bridge Processor. Retrieved November 16, 2014, from http://ark.intel.com/products/64590.
Seung Woo Son , Mahmut Kandemir , Mustafa Karakoy , Dhruva Chakrabarti, A compiler-directed data prefetching scheme for chip multiprocessors, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504208]
SPECCPU2006. 2014. The SPEC CPU 2006 Benchmark Suite. Retrieved November 16, 2014, from http://www.spec.org/cpu2006/.
SPECOMP2012. 2014. The SPEC OMP 2012 Benchmark Suite. Retrieved November 16, 2014, from http://www.spec.org/omp/.
Santhosh Srinath , Onur Mutlu , Hyesoon Kim , Yale N. Patt, Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.63-74, February 10-14, 2007[doi>10.1109/HPCA.2007.346185]
James Tuck , Luis Ceze , Josep Torrellas, Scalable Cache Miss Handling for High Memory-Level Parallelism, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.409-422, December 09-13, 2006[doi>10.1109/MICRO.2006.44]
Vasily Volkov , James W. Demmel, Benchmarking GPUs to tune dense linear algebra, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadooghi-Alvandi, and Andreas Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software (ISPASS’10). 235--246.
XeonPhiManual. 2014. Intel Xeon Phi Coprocessor System Software Developers Guide. Retrieved November 16, 2014, from http://www.intel.com/content/dam/www/public/us/en/documents/product-briefs/xeon-phi-coprocessor-system-software-developers-guide.pdf.
