#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558aadfe55c0 .scope module, "top" "top" 2 32;
 .timescale -8 -8;
v0x558aae01e000_0 .var "clk", 0 0;
v0x558aae01e0c0_0 .var/i "i", 31 0;
v0x558aae01e180_0 .var "in", 31 0;
v0x558aae01e280_0 .var/i "j", 31 0;
v0x558aae01e340_0 .net "out1", 31 0, L_0x558aae02ef00;  1 drivers
v0x558aae01e450_0 .net "out2", 31 0, L_0x558aae02f620;  1 drivers
v0x558aae01e520_0 .var "rd", 4 0;
v0x558aae01e5f0_0 .var "rs1", 4 0;
v0x558aae01e6c0_0 .var "rs2", 4 0;
v0x558aae01e820_0 .var "rst", 0 0;
v0x558aae01e8f0_0 .var "write_n", 0 0;
E_0x558aadfe9790 .event edge, v0x558aae01dad0_0, v0x558aae01d2a0_0;
S_0x558aadfe5750 .scope module, "i_regfile" "regfile" 2 38, 3 29 0, S_0x558aadfe55c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_n";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "in";
    .port_info 7 /OUTPUT 32 "out1";
    .port_info 8 /OUTPUT 32 "out2";
P_0x558aadfdfa90 .param/real "addr_width" 0 3 32, Cr<m5000000000000000gfc4>; value=5.00000
P_0x558aadfdfad0 .param/l "data_width" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x558aadfdfb10 .param/l "reg_num" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x558aadfdfb50 .param/l "zeroreg" 0 3 33, +C4<00000000000000000000000000000001>;
v0x558aae01d2a0_0 .net "clk", 0 0, v0x558aae01e000_0;  1 drivers
v0x558aae01d380_0 .var/i "i", 31 0;
v0x558aae01d460_0 .net "in", 31 0, v0x558aae01e180_0;  1 drivers
v0x558aae01d520_0 .net "out1", 31 0, L_0x558aae02ef00;  alias, 1 drivers
v0x558aae01d600_0 .net "out2", 31 0, L_0x558aae02f620;  alias, 1 drivers
v0x558aae01d6e0_0 .net "rd", 4 0, v0x558aae01e520_0;  1 drivers
v0x558aae01d7c0 .array "registers", 32 0, 31 0;
v0x558aae01d880_0 .net "rs1", 4 0, v0x558aae01e5f0_0;  1 drivers
v0x558aae01d960_0 .net "rs2", 4 0, v0x558aae01e6c0_0;  1 drivers
v0x558aae01dad0_0 .net "rst", 0 0, v0x558aae01e820_0;  1 drivers
v0x558aae01db90_0 .net "write_n", 0 0, v0x558aae01e8f0_0;  1 drivers
E_0x558aadfe7550/0 .event negedge, v0x558aae01dad0_0;
E_0x558aadfe7550/1 .event posedge, v0x558aae01d2a0_0;
E_0x558aadfe7550 .event/or E_0x558aadfe7550/0, E_0x558aadfe7550/1;
S_0x558aadfee9d0 .scope generate, "genblk1" "genblk1" 3 45, 3 45 0, S_0x558aadfe5750;
 .timescale 0 0;
v0x558aadfeebb0_0 .net *"_ivl_0", 31 0, L_0x558aae01e9c0;  1 drivers
v0x558aae01c560_0 .net *"_ivl_10", 31 0, L_0x558aae02ec90;  1 drivers
v0x558aae01c640_0 .net *"_ivl_12", 6 0, L_0x558aae02ed90;  1 drivers
L_0x7f2def93f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558aae01c730_0 .net *"_ivl_15", 1 0, L_0x7f2def93f0f0;  1 drivers
v0x558aae01c810_0 .net *"_ivl_18", 31 0, L_0x558aae02f0e0;  1 drivers
L_0x7f2def93f138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01c940_0 .net *"_ivl_21", 26 0, L_0x7f2def93f138;  1 drivers
L_0x7f2def93f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01ca20_0 .net/2u *"_ivl_22", 31 0, L_0x7f2def93f180;  1 drivers
v0x558aae01cb00_0 .net *"_ivl_24", 0 0, L_0x558aae02f2b0;  1 drivers
L_0x7f2def93f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01cbc0_0 .net/2u *"_ivl_26", 31 0, L_0x7f2def93f1c8;  1 drivers
v0x558aae01cca0_0 .net *"_ivl_28", 31 0, L_0x558aae02f3f0;  1 drivers
L_0x7f2def93f018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01cd80_0 .net *"_ivl_3", 26 0, L_0x7f2def93f018;  1 drivers
v0x558aae01ce60_0 .net *"_ivl_30", 6 0, L_0x558aae02f4e0;  1 drivers
L_0x7f2def93f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558aae01cf40_0 .net *"_ivl_33", 1 0, L_0x7f2def93f210;  1 drivers
L_0x7f2def93f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01d020_0 .net/2u *"_ivl_4", 31 0, L_0x7f2def93f060;  1 drivers
v0x558aae01d100_0 .net *"_ivl_6", 0 0, L_0x558aae02eb20;  1 drivers
L_0x7f2def93f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558aae01d1c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f2def93f0a8;  1 drivers
L_0x558aae01e9c0 .concat [ 5 27 0 0], v0x558aae01e5f0_0, L_0x7f2def93f018;
L_0x558aae02eb20 .cmp/eq 32, L_0x558aae01e9c0, L_0x7f2def93f060;
L_0x558aae02ec90 .array/port v0x558aae01d7c0, L_0x558aae02ed90;
L_0x558aae02ed90 .concat [ 5 2 0 0], v0x558aae01e5f0_0, L_0x7f2def93f0f0;
L_0x558aae02ef00 .functor MUXZ 32, L_0x558aae02ec90, L_0x7f2def93f0a8, L_0x558aae02eb20, C4<>;
L_0x558aae02f0e0 .concat [ 5 27 0 0], v0x558aae01e6c0_0, L_0x7f2def93f138;
L_0x558aae02f2b0 .cmp/eq 32, L_0x558aae02f0e0, L_0x7f2def93f180;
L_0x558aae02f3f0 .array/port v0x558aae01d7c0, L_0x558aae02f4e0;
L_0x558aae02f4e0 .concat [ 5 2 0 0], v0x558aae01e6c0_0, L_0x7f2def93f210;
L_0x558aae02f620 .functor MUXZ 32, L_0x558aae02f3f0, L_0x7f2def93f1c8, L_0x558aae02f2b0, C4<>;
S_0x558aae01dd70 .scope task, "reg_dump" "reg_dump" 2 114, 2 114 0, S_0x558aadfe55c0;
 .timescale -8 -8;
v0x558aae01df20_0 .var "tmp", 31 0;
TD_top.reg_dump ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e280_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558aae01e280_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x558aae01e280_0;
    %load/vec4a v0x558aae01d7c0, 4;
    %store/vec4 v0x558aae01df20_0, 0, 32;
    %load/vec4 v0x558aae01e280_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 119 "$write", "\012" {0 0 0};
T_0.2 ;
    %vpi_call 2 120 "$write", "%d:%h ", v0x558aae01e280_0, v0x558aae01df20_0 {0 0 0};
    %load/vec4 v0x558aae01e280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e280_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 122 "$write", "\012" {0 0 0};
    %end;
    .scope S_0x558aadfe5750;
T_1 ;
    %wait E_0x558aadfe7550;
    %load/vec4 v0x558aae01dad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x558aae01d380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x558aae01d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558aae01d7c0, 0, 4;
    %load/vec4 v0x558aae01d380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558aae01db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x558aae01d380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x558aae01d6e0_0;
    %pad/u 32;
    %load/vec4 v0x558aae01d380_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x558aae01d460_0;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %ix/getv/s 4, v0x558aae01d380_0;
    %load/vec4a v0x558aae01d7c0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ix/getv/s 3, v0x558aae01d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558aae01d7c0, 0, 4;
    %load/vec4 v0x558aae01d380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x558aae01d380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.11, 5;
    %ix/getv/s 4, v0x558aae01d380_0;
    %load/vec4a v0x558aae01d7c0, 4;
    %ix/getv/s 3, v0x558aae01d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558aae01d7c0, 0, 4;
    %load/vec4 v0x558aae01d380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01d380_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558aadfe55c0;
T_2 ;
    %wait E_0x558aadfe9790;
    %delay 5, 0;
    %vpi_call 2 44 "$write", "%10d: rs1=%d rs2=%d rd=%d write_n=%b in=%h out1=%h out2=%h", $time, v0x558aae01e5f0_0, v0x558aae01e6c0_0, v0x558aae01e520_0, v0x558aae01e8f0_0, v0x558aae01e180_0, v0x558aae01e340_0, v0x558aae01e450_0 {0 0 0};
    %fork TD_top.reg_dump, S_0x558aae01dd70;
    %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558aadfe55c0;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558aae01e5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558aae01e6c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558aae01e520_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e820_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e820_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x558aae01e520_0, 0;
    %pushi/vec4 256, 0, 32;
    %assign/vec4 v0x558aae01e180_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x558aae01e5f0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x558aae01e6c0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x558aae01e520_0, 0;
    %pushi/vec4 74565, 0, 32;
    %assign/vec4 v0x558aae01e180_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x558aae01e5f0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x558aae01e6c0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.5, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x558aae01e520_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x558aae01e180_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x558aae01e5f0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x558aae01e6c0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.7, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558aae01e520_0, 0;
    %pushi/vec4 74565, 0, 32;
    %assign/vec4 v0x558aae01e180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558aae01e5f0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x558aae01e6c0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.9, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558aae01e820_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558aae01e820_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x558aae01e0c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.11, 5;
    %delay 10, 0;
    %load/vec4 v0x558aae01e000_0;
    %inv;
    %assign/vec4 v0x558aae01e000_0, 0;
    %load/vec4 v0x558aae01e0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558aae01e0c0_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./../p5/q2.v";
    "p5-q2.v";
