#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 05 09:41:22 2017
# Process ID: 10056
# Current directory: D:/VivdoProjects/SCRs_XADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25592 D:\VivdoProjects\SCRs_XADC\SineWave.xpr
# Log file: D:/VivdoProjects/SCRs_XADC/vivado.log
# Journal file: D:/VivdoProjects/SCRs_XADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SCRs_XADC/SineWave.xpr
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
close_project
open_project D:/VivdoProjects/SCRs_Controller/SineWave.xpr
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0 -dir d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_CALIBRATION {true} CONFIG.SENSOR_OFFSET_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_VP_VN {true} CONFIG.AVERAGE_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_TEMPERATURE {true} CONFIG.BIPOLAR_VP_VN {true} CONFIG.BIPOLAR_VAUXP0_VAUXN0 {true} CONFIG.ACQUISITION_TIME_VP_VN {true} CONFIG.ACQUISITION_TIME_VAUXP0_VAUXN0 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
generate_target all [get_files  d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
launch_runs -jobs 4 xadc_wiz_0_synth_1
export_simulation -of_objects [get_files d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_Controller/SineWave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset constrs_1 D:/VivdoProjects/SCRs_Controller/ConstraintsFile.xdc
remove_files  -fileset xadc_wiz_0 d:/VivdoProjects/SCRs_Controller/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci
file delete -force D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/ip/xadc_wiz_0 D:/VivdoProjects/SCRs_Controller/SineWave.ip_user_files/sim_scripts/xadc_wiz_0
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
add_files -fileset constrs_1 -norecurse D:/VivdoProjects/SCRs_Controller/ConstraintsFile.xdc
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
close_project
open_project D:/VivdoProjects/SCRs_XADC/SineWave.xpr
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0 -dir d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_CALIBRATION {true} CONFIG.SENSOR_OFFSET_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_CALIBRATION {true} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_VP_VN {true} CONFIG.AVERAGE_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.AVERAGE_ENABLE_TEMPERATURE {true} CONFIG.BIPOLAR_VP_VN {true} CONFIG.BIPOLAR_VAUXP0_VAUXN0 {true} CONFIG.ACQUISITION_TIME_VP_VN {true} CONFIG.ACQUISITION_TIME_VAUXP0_VAUXN0 {true} CONFIG.ENABLE_JTAG_ARBITER {false} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
generate_target all [get_files  d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
launch_runs -jobs 4 xadc_wiz_0_synth_1
export_simulation -of_objects [get_files d:/VivdoProjects/SCRs_XADC/SineWave.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_XADC/SineWave.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_XADC/SineWave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/VivdoProjects/SCRs_XADC/TopLevel.vhd
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_IBUF_BUFG ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {XADC_DataOut[0]} {XADC_DataOut[1]} {XADC_DataOut[2]} {XADC_DataOut[3]} {XADC_DataOut[4]} {XADC_DataOut[5]} {XADC_DataOut[6]} {XADC_DataOut[7]} {XADC_DataOut[8]} {XADC_DataOut[9]} {XADC_DataOut[10]} {XADC_DataOut[11]} {XADC_DataOut[12]} {XADC_DataOut[13]} {XADC_DataOut[14]} {XADC_DataOut[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {daddr_input[0]} {daddr_input[1]} {daddr_input[2]} {daddr_input[3]} {daddr_input[4]} {daddr_input[5]} {daddr_input[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Busy_Pulse_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list clock_IBUF_BUFG ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list EOC_Pulse_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list reset_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list vn_in_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list vp_in_IBUF ]]
save_constraints
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
route_design -unroute -nets [get_nets vn_in]
route_design -unroute -nets [get_nets vn_in]
route_design -nets [get_nets vn_in] -effort_level high
route_design -nets [get_nets vn_in]
refresh_design
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
refresh_design
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
