// Seed: 558931048
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input  tri id_0,
    output tri id_1
);
  uwire id_3;
  pullup (1'b0, {id_1, 1}, id_0 == 1, id_4);
  tri1 id_5;
  assign id_4 = 1'h0;
  assign id_3 = 1;
  assign id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
  wire id_7;
  wire id_8;
endmodule
