#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Mar  7 00:20:13 2025
# Process ID: 20068
# Current directory: C:/Users/denis/Desktop/vpc/bun/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25216 C:\Users\denis\Desktop\vpc\bun\project_1\project_1.xpr
# Log file: C:/Users/denis/Desktop/vpc/bun/project_1/vivado.log
# Journal file: C:/Users/denis/Desktop/vpc/bun/project_1\vivado.jou
# Running On        :Denisa
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33945 MB
# Swap memory       :2147 MB
# Total Virtual     :36093 MB
# Available Virtual :18690 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/denis/Desktop/vpc/bun/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1661.074 ; gain = 371.172
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 250000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 250000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 250000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 250000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 250000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 270000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 270000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 290000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 305000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 305000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 305000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 305000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 305000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 310000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 330000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 330000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 330000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 330000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 345000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 345000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 345000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 345000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 345000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 350000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 350000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 370000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 370000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 385000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 385000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 385000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 385000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 420000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 420000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 420000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 420000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 440000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 440000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 440000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 440000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 470000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 515000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 515000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 515000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 515000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 610000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 610000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 610000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 610000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 650000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 650000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 705000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 705000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 710000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 711000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 770000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 770000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 770000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 795000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 810000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 815000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 830000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 830000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 850000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 851000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 870000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 880000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 880000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 880000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 880000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 895000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 910000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 910000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 917000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 917000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 917000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 918000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 918000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 931000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 931000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 931000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 931000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 955000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 970000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 970000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 975000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1734.059 ; gain = 50.145
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  168
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    42
[dist_mem_gen_monitor]    46
[dist_mem_gen_rw_sequence]    18
[rw_test]    10
[scoreboard]    41

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 00:27:49 2025...
