
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Mon Aug 24 14:27:35 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                   Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                  89.2 MHz      11.214        system       system_clkgroup           258  
                                                                                                                          
0 -       hdmi_out_top|clk_in_inferred_clock      211.3 MHz     4.734         inferred     Autoconstr_clkgroup_0     131  
                                                                                                                          
0 -       hdmi_out_top|clk_in1_inferred_clock     211.3 MHz     4.734         inferred     Autoconstr_clkgroup_2     130  
                                                                                                                          
0 -       top|clk_50                              326.0 MHz     3.067         inferred     Autoconstr_clkgroup_3     53   
                                                                                                                          
0 -       TMDS_pll|clkout_inferred_clock          150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     4    
==========================================================================================================================


Clock Load Summary
******************

                                        Clock     Source                                             Clock Pin                                                         Non-clock Pin     Non-clock Pin                          
Clock                                   Load      Pin                                                Seq Example                                                       Seq Example       Comb Example                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  258       -                                                  hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.PCLK     -                 -                                      
                                                                                                                                                                                                                                
hdmi_out_top|clk_in_inferred_clock      131       hdmi_out_top.u_clkdiv.CLKOUT(CLKDIV)               hdmi_out_top.pattern_vg.den_out.C                                 -                 hdmi_out_top.sync_vg.un1_clk.I[0](inv) 
                                                                                                                                                                                                                                
hdmi_out_top|clk_in1_inferred_clock     130       hdmi_out_top.u_clkdiv1.CLKOUT(CLKDIV)              hdmi_out_top.pattern_vg1.den_out.C                                -                 hdmi_out_top.sync_vg1.un1_clk.I[0](inv)
                                                                                                                                                                                                                                
top|clk_50                              53        clk_50(port)                                       u_led.ctrl_1d[1:0].C                                              -                 -                                      
                                                                                                                                                                                                                                
TMDS_pll|clkout_inferred_clock          4         hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT(rPLL)     hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.FCLK     -                 -                                      
================================================================================================================================================================================================================================
