{"additions": 18, "auther_ref": "fix-aarch64-HRTime_t", "auther_sha": "7e347f81507e580a7edeed96e2c225faa568a6c8", "author": "davidlt", "body": "We will be reading CNTVCT_EL0 (the virtual counter), which is prepared for us by OS.\r\nThe system counter sits outside multiprocessor in SOC and runs on a different frequency.\r\nIncrements at a fixed frequency, typically in the range 1-50MHz.\r\nApplications can figure out system counter configuration via CNTFRQ_EL0.\r\n\r\nNotice:\r\n```\r\n    Reads of CNTVCT_EL0 can occur speculatively and out of order relative to other\r\n    instructions executed on the same PE.\r\n    For example, if a read from memory is used to obtain a signal from another agent\r\n    that indicates that CNTVCT_EL0 must be read, an ISB is used to ensure that the\r\n    read of CNTVCT_EL0 occurs after the signal has been read from memory\r\n```\r\nMore details:\r\n```\r\n    Chapter D6: The Generic Timer in AArch64 state\r\n    ARM DDI 0487B.a, ID033117 (file: DDI0487B_a_armv8_arm.pdf)\r\n```\r\nThis should resolve a failing HRTime_t unit test from FWCore/Utilities.\r\n\r\nSigned-off-by: David Abdurachmanov <davidlt@cern.ch>", "branch": "master", "changed_files": 1, "closed_at": "1495603574", "comments": 10, "commits": 1, "created_at": "1495543140", "deletions": 2, "labels": ["comparison-available", "core-approved", "fully-signed", "orp-approved", "tests-approved"], "merge_commit_sha": "14e6e80ee090e8a85ec7d072dd90069f590efa96", "merged_at": "1495603574", "merged_by": "cmsbuild", "milestone": "CMSSW_9_2_X", "number": 18898, "release-notes": [], "review_comments": 0, "state": "closed", "title": "Implement HRRealTime for AArch64", "updated_at": "1495603574", "user": "davidlt"}