#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 22 13:51:58 2021
# Process ID: 3540
# Current directory: D:/USTC/CA2021_labs/new_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5644 D:\USTC\CA2021_labs\new_lab3\new_lab3.xpr
# Log file: D:/USTC/CA2021_labs/new_lab3/vivado.log
# Journal file: D:/USTC/CA2021_labs/new_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/new_lab3/new_lab3.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/Instr}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell[0]}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell[1]}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell[0]}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
restart
run all
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/IDSegReg1/InstructionRamInst}} 
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/Instr}} 
restart
restart
run all
close_sim
