#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  9 04:56:51 2020
# Process ID: 8912
# Current directory: C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.runs/synth_1
# Command line: vivado.exe -log stimulus.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stimulus.tcl
# Log file: C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.runs/synth_1/stimulus.vds
# Journal file: C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stimulus.tcl -notrace
Command: synth_design -top stimulus -part xc7a50ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17304 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 505.910 ; gain = 208.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stimulus' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:154]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:166]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:3]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
	Parameter AND bound to: 2 - type: integer 
	Parameter OR bound to: 3 - type: integer 
	Parameter LD bound to: 4 - type: integer 
	Parameter ST bound to: 5 - type: integer 
	Parameter MAXREG bound to: 16 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:103]
WARNING: [Synth 8-567] referenced signal 'Qreg' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:59]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:143]
WARNING: [Synth 8-567] referenced signal 'opr2' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:143]
WARNING: [Synth 8-567] referenced signal 'addr_r' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:143]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (1#1) [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'hwdata' does not match port width (24) of module 'myCPU' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:160]
INFO: [Synth 8-6157] synthesizing module 'myMem' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:3]
WARNING: [Synth 8-567] referenced signal 'HADDR' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:23]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:23]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myMem' (2#1) [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stimulus' (3#1) [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:154]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 609.191 ; gain = 312.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 609.191 ; gain = 312.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 609.191 ; gain = 312.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg325-1L
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'hwdata_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'opr2_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[0]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[1]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[2]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[3]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[4]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[5]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[6]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[7]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[8]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[9]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[10]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[11]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[12]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[13]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[14]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'Dreg_reg[15]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'opr1_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'opr4_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'opr3_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myCPU.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'HRDATA_r_reg' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[0]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[1]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[2]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[3]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[4]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[5]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[6]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[100]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[101]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[102]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[103]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[104]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[105]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[106]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[107]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[108]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[109]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[110]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[111]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[112]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[113]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[114]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[115]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[116]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[117]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[118]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[119]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[120]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[121]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[122]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[123]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[124]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[125]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[126]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[127]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[128]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[129]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[130]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[131]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[132]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[133]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[134]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[135]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[136]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[137]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[138]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[139]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[140]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[141]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[142]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[143]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[144]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[145]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[146]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[147]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[148]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[149]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[150]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[151]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[152]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[153]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[154]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[155]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[156]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[157]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[158]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[159]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[160]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[161]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[162]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[163]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[164]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[165]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[166]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[167]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg[168]' [C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.srcs/sources_1/new/myMem.v:26]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 649.828 ; gain = 352.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   9 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myCPU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   9 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 16    
Module myMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/addr_reg[0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[23]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[22]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[21]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[20]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[19]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[18]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[17]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[16]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[15]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[14]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[13]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[12]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[11]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[10]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[9]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[8]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/hwdata_reg[0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/state_reg) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/opr2_reg[3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/opr2_reg[2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/opr2_reg[1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/opr2_reg[0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][15]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][14]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][13]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][12]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][11]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][10]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][9]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][8]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[0][0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][15]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][14]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][13]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][12]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][11]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][10]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][9]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][8]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[1][0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][15]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][14]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][13]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][12]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][11]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][10]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][9]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][8]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][1]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[2][0]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][15]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][14]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][13]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][12]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][11]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][10]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][9]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][8]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][7]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][6]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][5]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][4]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][3]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][2]) is unused and will be removed from module stimulus.
WARNING: [Synth 8-3332] Sequential element (CPU/Dreg_reg[3][1]) is unused and will be removed from module stimulus.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 820.047 ; gain = 522.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2178 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 834.242 ; gain = 537.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 856.387 ; gain = 559.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/hw7_with_samplecode/hw7_with_samplecode.runs/synth_1/stimulus.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stimulus_utilization_synth.rpt -pb stimulus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 04:57:13 2020...
