
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '6.5.0-35-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -j4 -full64 -sverilog +v2k -timescale=1ns/10fs +lint=TFIPC-L -debug_access+all \
-kdb -lca +define+DUMP_FSDB -o simv_1 -fsdb -l compile.log -f file_list.f +nospecify \
+notimingcheck
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Tue Jun 11 01:11:35 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file './src/rtl/global_head.svh'
Parsing design file './src/rtl/parser_pkg.sv'
Parsing design file './src/rtl/Parser/Parser_Top.sv'
Parsing design file './src/rtl/Parser/Parser_Layer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/Parser/Parser_Layer.sv, 29
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/basic_proc/Extract_Field.sv'
Parsing design file './src/rtl/basic_proc/Lookup_Type.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/basic_proc/Lookup_Type.sv, 9
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/basic_proc/Head_Shift.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/basic_proc/Head_Shift.sv, 16
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/basic_proc/Shift_Replace_Head.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/basic_proc/Shift_Replace_Head.sv, 17
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/basic_proc/Rule_Conf.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/basic_proc/Rule_Conf.sv, 9
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/Deparser/Deparser_Top.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/rtl/Deparser/Deparser_Top.sv, 16
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/rtl/Deparser/Deparser_Layer.sv'
Parsing design file './src/sim_rtl/asyncfifo.v'
Parsing design file './src/sim_rtl/syncfifo.v'
Parsing design file './src/sim_rtl/syncram.v'
Parsing design file './src/soc_rtl/Gen_PHV_and_Conf_Parser.v'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/soc_rtl/Gen_PHV_and_Conf_Parser.v, 12
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/soc_rtl/StreamParser_Top.v'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/soc_rtl/StreamParser_Top.v, 13
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file './src/bench_rtl/testbench_deparser_example.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
./src/bench_rtl/testbench_deparser_example.sv, 32
$unit
  Package 'parser_pkg' already wildcard imported. 
  Ignoring parser_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Top Level Modules:
       asyncfifo
       syncram
       StreamParser_Top
       Testbench_wrapper
TimeScale is 1 ns / 10 fs
Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

7 modules and 0 UDP read.
recompiling module Parser_Layer
recompiling module Deparser_Layer
recompiling module StreamParser_Top
recompiling module Testbench_wrapper
recompiling module asyncfifo
recompiling module syncram
recompiling package parser_pkg
All of 7 modules done
make[1]: Entering directory '/home/lijunnan/Documents/0-code/vcs_prj/Programmable-Parser/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv_1 ]; then chmod -x ../simv_1; fi
g++  -o ../simv_1 -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv_1.daidir/ \
-Wl,-rpath=./simv_1.daidir/ -Wl,-rpath='$ORIGIN'/simv_1.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/lijunnan/Documents/2-software/vcs_verdi2018/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/lijunnan/Documents/2-software/vcs_verdi2018/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
objs/amcQw_d.o  _69766_archive_1.so _69800_archive_1.so _69801_archive_1.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/lijunnan/Documents/2-software/vcs_verdi2018/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/lijunnan/Documents/2-software/vcs_verdi2018/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/lijunnan/Documents/2-software/vcs_verdi2018/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv_1 up to date
make[1]: Leaving directory '/home/lijunnan/Documents/0-code/vcs_prj/Programmable-Parser/csrc' \

CPU time: .478 seconds to compile + .146 seconds to elab + .137 seconds to link
