INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:01:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 buffer36/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer26/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.473ns (19.764%)  route 5.980ns (80.236%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1747, unset)         0.508     0.508    buffer36/control/clk
                         FDRE                                         r  buffer36/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer36/control/outputValid_reg/Q
                         net (fo=96, unplaced)        0.600     1.334    buffer36/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.453 f  buffer36/control/n_ready_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     1.715    control_merge0/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     1.758 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, unplaced)        0.287     2.045    control_merge0/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     2.088 r  control_merge0/tehb/control/transmitValue_i_2__6/O
                         net (fo=104, unplaced)       0.345     2.433    control_merge0/tehb/control/transmitValue_reg_9
                         LUT5 (Prop_lut5_I2_O)        0.043     2.476 f  control_merge0/tehb/control/outs[0]_i_2/O
                         net (fo=3, unplaced)         0.395     2.871    cmpi0/buffer10_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     2.920 r  cmpi0/fullReg_i_38/O
                         net (fo=1, unplaced)         0.000     2.920    cmpi0/fullReg_i_38_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     3.204 r  cmpi0/fullReg_reg_i_26/CO[3]
                         net (fo=1, unplaced)         0.007     3.211    cmpi0/fullReg_reg_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.261 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     3.261    cmpi0/fullReg_reg_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.311 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.311    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.361 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=44, unplaced)        0.667     4.028    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     4.071 r  init0/control/transmitValue_i_4__18/O
                         net (fo=3, unplaced)         0.262     4.333    buffer38/outputValid_reg_5
                         LUT6 (Prop_lut6_I4_O)        0.043     4.376 r  buffer38/fullReg_i_2__19/O
                         net (fo=5, unplaced)         0.250     4.626    init7/control/i___4_i_8_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.669 f  init7/control/i___4_i_12/O
                         net (fo=1, unplaced)         0.244     4.913    buffer99/fifo/i___4_i_4_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.956 r  buffer99/fifo/i___4_i_8/O
                         net (fo=1, unplaced)         0.377     5.333    buffer98/fifo/blockStopArray[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     5.376 f  buffer98/fifo/i___4_i_4/O
                         net (fo=2, unplaced)         0.255     5.631    fork27/control/generateBlocks[1].regblock/join_inputs//i___4_0
                         LUT5 (Prop_lut5_I1_O)        0.043     5.674 f  fork27/control/generateBlocks[1].regblock/i___4_i_2/O
                         net (fo=6, unplaced)         0.276     5.950    fork26/control/generateBlocks[1].regblock/addi16_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     5.993 r  fork26/control/generateBlocks[1].regblock/i___3_i_2/O
                         net (fo=3, unplaced)         0.262     6.255    fork26/control/generateBlocks[0].regblock/fullReg_i_17[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     6.298 f  fork26/control/generateBlocks[0].regblock/join_inputs//i___3/O
                         net (fo=2, unplaced)         0.255     6.553    fork19/control/generateBlocks[3].regblock/xori1_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     6.596 r  fork19/control/generateBlocks[3].regblock/fullReg_i_11/O
                         net (fo=1, unplaced)         0.244     6.840    control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_3__18_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.883 r  control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_6__1/O
                         net (fo=2, unplaced)         0.388     7.271    fork15/control/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     7.314 f  fork15/control/generateBlocks[0].regblock/fullReg_i_3__18/O
                         net (fo=10, unplaced)        0.287     7.601    control_merge2/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     7.644 r  control_merge2/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     7.961    buffer26/E[0]
                         FDRE                                         r  buffer26/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1747, unset)         0.483     8.183    buffer26/clk
                         FDRE                                         r  buffer26/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer26/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 -0.006    




