{"path":"4. semester/CAOS/attachments/Pasted image 20240530164610.png","text":"Assume this code runs on a machine with the following properties: + sizeor(int) = 4. + The src array starts at address 0 and the dst. array starts at address 16 (decimal). + Thereisasingle L1 data cache thatis dircct-mapped, write-through, and write- allocate, with a block size of 8 bytes. + The cache has a total size of 16 data bytes and the cache is initially empty. + Accesses to the src and dst arrays are the only sources of read and write misses, respectively. A. For each rov and col, indicate whether the access to src [row] [col] and dst[row] [co1] is a hit (h) or a miss (m). For example, reading src [0] (0] is a miss and writing dst [0] [0] is also a miss. dst array src array Col.0 Col. 1 Col.0 Col. 1 Row 0 m Row0 m Rowl RM B. Repeat the problem for a cache with 32 data bytes.","libVersion":"0.3.2","langs":"dan+eng"}