# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ProjectTwo.srcs/sources_1/imports/Lab_2_Template/MCycle.v" \
"../../../../ProjectTwo.srcs/sim_1/new/test_MCycle.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
