[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IfGen3/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 175
LIB: work
FILE: ${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv
n<> u<174> t<Top_level_rule> c<1> l<3:1> el<22:1>
  n<> u<1> t<Null_rule> p<174> s<173> l<3:1> el<3:1>
  n<> u<173> t<Source_text> p<174> c<172> l<3:1> el<21:16>
    n<> u<172> t<Description> p<173> c<171> l<3:1> el<21:16>
      n<> u<171> t<Module_declaration> p<172> c<22> l<3:1> el<21:16>
        n<> u<22> t<Module_nonansi_header> p<171> c<2> s<47> l<3:1> el<7:3>
          n<module> u<2> t<Module_keyword> p<22> s<3> l<3:1> el<3:7>
          n<lzc> u<3> t<STRING_CONST> p<22> s<4> l<3:8> el<3:11>
          n<> u<4> t<Package_import_declaration_list> p<22> s<20> l<3:12> el<3:12>
          n<> u<20> t<Parameter_port_list> p<22> c<19> s<21> l<3:12> el<5:2>
            n<> u<19> t<Parameter_port_declaration> p<20> c<18> l<4:3> el<4:36>
              n<> u<18> t<Parameter_declaration> p<19> c<8> l<4:3> el<4:36>
                n<> u<8> t<Data_type_or_implicit> p<18> c<7> s<17> l<4:13> el<4:25>
                  n<> u<7> t<Data_type> p<8> c<5> l<4:13> el<4:25>
                    n<> u<5> t<IntegerAtomType_Int> p<7> s<6> l<4:13> el<4:16>
                    n<> u<6> t<Signing_Unsigned> p<7> l<4:17> el<4:25>
                n<> u<17> t<Param_assignment_list> p<18> c<16> l<4:26> el<4:36>
                  n<> u<16> t<Param_assignment> p<17> c<9> l<4:26> el<4:36>
                    n<WIDTH> u<9> t<STRING_CONST> p<16> s<15> l<4:26> el<4:31>
                    n<> u<15> t<Constant_param_expression> p<16> c<14> l<4:34> el<4:36>
                      n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<4:34> el<4:36>
                        n<> u<13> t<Constant_expression> p<14> c<12> l<4:34> el<4:36>
                          n<> u<12> t<Constant_primary> p<13> c<11> l<4:34> el<4:36>
                            n<> u<11> t<Primary_literal> p<12> c<10> l<4:34> el<4:36>
                              n<64> u<10> t<INT_CONST> p<11> l<4:34> el<4:36>
          n<> u<21> t<Port_list> p<22> l<5:3> el<7:2>
        n<> u<47> t<Module_item> p<171> c<46> s<66> l<9:3> el<9:45>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<9:3> el<9:45>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<9:3> el<9:45>
              n<> u<44> t<Module_common_item> p<45> c<43> l<9:3> el<9:45>
                n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<9:3> el<9:45>
                  n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<9:3> el<9:45>
                    n<> u<41> t<Local_parameter_declaration> p<42> c<25> l<9:3> el<9:44>
                      n<> u<25> t<Data_type_or_implicit> p<41> c<24> s<40> l<9:14> el<9:17>
                        n<> u<24> t<Data_type> p<25> c<23> l<9:14> el<9:17>
                          n<> u<23> t<IntegerAtomType_Int> p<24> l<9:14> el<9:17>
                      n<> u<40> t<Param_assignment_list> p<41> c<39> l<9:18> el<9:44>
                        n<> u<39> t<Param_assignment> p<40> c<26> l<9:18> el<9:44>
                          n<NUM_LEVELS> u<26> t<STRING_CONST> p<39> s<38> l<9:18> el<9:28>
                          n<> u<38> t<Constant_param_expression> p<39> c<37> l<9:31> el<9:44>
                            n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<9:31> el<9:44>
                              n<> u<36> t<Constant_expression> p<37> c<35> l<9:31> el<9:44>
                                n<> u<35> t<Constant_primary> p<36> c<34> l<9:31> el<9:44>
                                  n<> u<34> t<Subroutine_call> p<35> c<27> l<9:31> el<9:44>
                                    n<> u<27> t<Dollar_keyword> p<34> s<28> l<9:31> el<9:32>
                                    n<clog2> u<28> t<STRING_CONST> p<34> s<33> l<9:32> el<9:37>
                                    n<> u<33> t<Argument_list> p<34> c<32> l<9:38> el<9:43>
                                      n<> u<32> t<Expression> p<33> c<31> l<9:38> el<9:43>
                                        n<> u<31> t<Primary> p<32> c<30> l<9:38> el<9:43>
                                          n<> u<30> t<Primary_literal> p<31> c<29> l<9:38> el<9:43>
                                            n<WIDTH> u<29> t<STRING_CONST> p<30> l<9:38> el<9:43>
        n<> u<66> t<Module_item> p<171> c<65> s<168> l<10:3> el<10:29>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<10:3> el<10:29>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<10:3> el<10:29>
              n<> u<63> t<Module_common_item> p<64> c<62> l<10:3> el<10:29>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<10:3> el<10:29>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<10:3> el<10:29>
                    n<> u<60> t<Local_parameter_declaration> p<61> c<50> l<10:3> el<10:28>
                      n<> u<50> t<Data_type_or_implicit> p<60> c<49> s<59> l<10:14> el<10:17>
                        n<> u<49> t<Data_type> p<50> c<48> l<10:14> el<10:17>
                          n<> u<48> t<IntegerAtomType_Int> p<49> l<10:14> el<10:17>
                      n<> u<59> t<Param_assignment_list> p<60> c<58> l<10:19> el<10:28>
                        n<> u<58> t<Param_assignment> p<59> c<51> l<10:19> el<10:28>
                          n<level> u<51> t<STRING_CONST> p<58> s<57> l<10:19> el<10:24>
                          n<> u<57> t<Constant_param_expression> p<58> c<56> l<10:27> el<10:28>
                            n<> u<56> t<Constant_mintypmax_expression> p<57> c<55> l<10:27> el<10:28>
                              n<> u<55> t<Constant_expression> p<56> c<54> l<10:27> el<10:28>
                                n<> u<54> t<Constant_primary> p<55> c<53> l<10:27> el<10:28>
                                  n<> u<53> t<Primary_literal> p<54> c<52> l<10:27> el<10:28>
                                    n<4> u<52> t<INT_CONST> p<53> l<10:27> el<10:28>
        n<> u<168> t<Module_item> p<171> c<167> s<170> l<12:3> el<19:6>
          n<> u<167> t<Non_port_module_item> p<168> c<166> l<12:3> el<19:6>
            n<> u<166> t<Module_or_generate_item> p<167> c<165> l<12:3> el<19:6>
              n<> u<165> t<Module_common_item> p<166> c<164> l<12:3> el<19:6>
                n<> u<164> t<Conditional_generate_construct> p<165> c<163> l<12:3> el<19:6>
                  n<> u<163> t<If_generate_construct> p<164> c<161> l<12:3> el<19:6>
                    n<> u<161> t<IF> p<163> s<82> l<12:3> el<12:5>
                    n<> u<82> t<Constant_expression> p<163> c<70> s<86> l<12:7> el<12:28>
                      n<> u<70> t<Constant_expression> p<82> c<69> s<81> l<12:7> el<12:12>
                        n<> u<69> t<Constant_primary> p<70> c<68> l<12:7> el<12:12>
                          n<> u<68> t<Primary_literal> p<69> c<67> l<12:7> el<12:12>
                            n<level> u<67> t<STRING_CONST> p<68> l<12:7> el<12:12>
                      n<> u<81> t<BinOp_Equiv> p<82> s<80> l<12:13> el<12:15>
                      n<> u<80> t<Constant_expression> p<82> c<74> l<12:16> el<12:28>
                        n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<12:16> el<12:26>
                          n<> u<73> t<Constant_primary> p<74> c<72> l<12:16> el<12:26>
                            n<> u<72> t<Primary_literal> p<73> c<71> l<12:16> el<12:26>
                              n<NUM_LEVELS> u<71> t<STRING_CONST> p<72> l<12:16> el<12:26>
                        n<> u<79> t<BinOp_Minus> p<80> s<78> l<12:26> el<12:27>
                        n<> u<78> t<Constant_expression> p<80> c<77> l<12:27> el<12:28>
                          n<> u<77> t<Constant_primary> p<78> c<76> l<12:27> el<12:28>
                            n<> u<76> t<Primary_literal> p<77> c<75> l<12:27> el<12:28>
                              n<1> u<75> t<INT_CONST> p<76> l<12:27> el<12:28>
                    n<> u<86> t<Generate_item> p<163> c<85> s<162> l<12:30> el<13:6>
                      n<> u<85> t<Generate_begin_end_block> p<86> c<83> l<12:30> el<13:6>
                        n<g_last_level> u<83> t<STRING_CONST> p<85> s<84> l<12:38> el<12:50>
                        n<> u<84> t<END> p<85> l<13:3> el<13:6>
                    n<> u<162> t<ELSE> p<163> s<160> l<13:7> el<13:11>
                    n<> u<160> t<Generate_item> p<163> c<159> l<13:12> el<19:6>
                      n<> u<159> t<Generate_begin_end_block> p<160> c<157> l<13:12> el<19:6>
                        n<> u<157> t<Generate_item> p<159> c<156> s<158> l<14:5> el<18:8>
                          n<> u<156> t<Module_or_generate_item> p<157> c<155> l<14:5> el<18:8>
                            n<> u<155> t<Module_common_item> p<156> c<154> l<14:5> el<18:8>
                              n<> u<154> t<Conditional_generate_construct> p<155> c<153> l<14:5> el<18:8>
                                n<> u<153> t<If_generate_construct> p<154> c<152> l<14:5> el<18:8>
                                  n<> u<152> t<IF> p<153> s<90> l<14:5> el<14:7>
                                  n<> u<90> t<Constant_expression> p<153> c<89> s<151> l<14:9> el<14:10>
                                    n<> u<89> t<Constant_primary> p<90> c<88> l<14:9> el<14:10>
                                      n<> u<88> t<Primary_literal> p<89> c<87> l<14:9> el<14:10>
                                        n<1> u<87> t<INT_CONST> p<88> l<14:9> el<14:10>
                                  n<> u<151> t<Generate_item> p<153> c<150> l<14:12> el<18:8>
                                    n<> u<150> t<Generate_begin_end_block> p<151> c<91> l<14:12> el<18:8>
                                      n<all_true> u<91> t<STRING_CONST> p<150> s<115> l<14:20> el<14:28>
                                      n<> u<115> t<Generate_item> p<150> c<114> s<148> l<15:7> el<15:40>
                                        n<> u<114> t<Module_or_generate_item> p<115> c<113> l<15:7> el<15:40>
                                          n<> u<113> t<Module_common_item> p<114> c<112> l<15:7> el<15:40>
                                            n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<15:7> el<15:40>
                                              n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<15:7> el<15:40>
                                                n<> u<110> t<Local_parameter_declaration> p<111> c<94> l<15:7> el<15:39>
                                                  n<> u<94> t<Data_type_or_implicit> p<110> c<93> s<109> l<15:18> el<15:21>
                                                    n<> u<93> t<Data_type> p<94> c<92> l<15:18> el<15:21>
                                                      n<> u<92> t<IntegerAtomType_Int> p<93> l<15:18> el<15:21>
                                                  n<> u<109> t<Param_assignment_list> p<110> c<108> l<15:22> el<15:39>
                                                    n<> u<108> t<Param_assignment> p<109> c<95> l<15:22> el<15:39>
                                                      n<POWER> u<95> t<STRING_CONST> p<108> s<107> l<15:22> el<15:27>
                                                      n<> u<107> t<Constant_param_expression> p<108> c<106> l<15:31> el<15:39>
                                                        n<> u<106> t<Constant_mintypmax_expression> p<107> c<105> l<15:31> el<15:39>
                                                          n<> u<105> t<Constant_expression> p<106> c<99> l<15:31> el<15:39>
                                                            n<> u<99> t<Constant_expression> p<105> c<98> s<104> l<15:31> el<15:32>
                                                              n<> u<98> t<Constant_primary> p<99> c<97> l<15:31> el<15:32>
                                                                n<> u<97> t<Primary_literal> p<98> c<96> l<15:31> el<15:32>
                                                                  n<2> u<96> t<INT_CONST> p<97> l<15:31> el<15:32>
                                                            n<> u<104> t<BinOp_MultMult> p<105> s<103> l<15:32> el<15:34>
                                                            n<> u<103> t<Constant_expression> p<105> c<102> l<15:34> el<15:39>
                                                              n<> u<102> t<Constant_primary> p<103> c<101> l<15:34> el<15:39>
                                                                n<> u<101> t<Primary_literal> p<102> c<100> l<15:34> el<15:39>
                                                                  n<level> u<100> t<STRING_CONST> p<101> l<15:34> el<15:39>
                                      n<> u<148> t<Generate_item> p<150> c<147> s<149> l<16:7> el<17:10>
                                        n<> u<147> t<Module_or_generate_item> p<148> c<146> l<16:7> el<17:10>
                                          n<> u<146> t<Module_common_item> p<147> c<145> l<16:7> el<17:10>
                                            n<> u<145> t<Loop_generate_construct> p<146> c<121> l<16:7> el<17:10>
                                              n<> u<121> t<Genvar_initialization> p<145> c<116> s<137> l<16:12> el<16:24>
                                                n<l> u<116> t<STRING_CONST> p<121> s<120> l<16:19> el<16:20>
                                                n<> u<120> t<Constant_expression> p<121> c<119> l<16:23> el<16:24>
                                                  n<> u<119> t<Constant_primary> p<120> c<118> l<16:23> el<16:24>
                                                    n<> u<118> t<Primary_literal> p<119> c<117> l<16:23> el<16:24>
                                                      n<0> u<117> t<INT_CONST> p<118> l<16:23> el<16:24>
                                              n<> u<137> t<Constant_expression> p<145> c<125> s<140> l<16:26> el<16:38>
                                                n<> u<125> t<Constant_expression> p<137> c<124> s<136> l<16:26> el<16:27>
                                                  n<> u<124> t<Constant_primary> p<125> c<123> l<16:26> el<16:27>
                                                    n<> u<123> t<Primary_literal> p<124> c<122> l<16:26> el<16:27>
                                                      n<l> u<122> t<STRING_CONST> p<123> l<16:26> el<16:27>
                                                n<> u<136> t<BinOp_Less> p<137> s<135> l<16:28> el<16:29>
                                                n<> u<135> t<Constant_expression> p<137> c<129> l<16:30> el<16:38>
                                                  n<> u<129> t<Constant_expression> p<135> c<128> s<134> l<16:30> el<16:31>
                                                    n<> u<128> t<Constant_primary> p<129> c<127> l<16:30> el<16:31>
                                                      n<> u<127> t<Primary_literal> p<128> c<126> l<16:30> el<16:31>
                                                        n<2> u<126> t<INT_CONST> p<127> l<16:30> el<16:31>
                                                  n<> u<134> t<BinOp_MultMult> p<135> s<133> l<16:31> el<16:33>
                                                  n<> u<133> t<Constant_expression> p<135> c<132> l<16:33> el<16:38>
                                                    n<> u<132> t<Constant_primary> p<133> c<131> l<16:33> el<16:38>
                                                      n<> u<131> t<Primary_literal> p<132> c<130> l<16:33> el<16:38>
                                                        n<level> u<130> t<STRING_CONST> p<131> l<16:33> el<16:38>
                                              n<> u<140> t<Genvar_iteration> p<145> c<138> s<144> l<16:40> el<16:43>
                                                n<l> u<138> t<STRING_CONST> p<140> s<139> l<16:40> el<16:41>
                                                n<> u<139> t<IncDec_PlusPlus> p<140> l<16:41> el<16:43>
                                              n<> u<144> t<Generate_item> p<145> c<143> l<16:45> el<17:10>
                                                n<> u<143> t<Generate_begin_end_block> p<144> c<141> l<16:45> el<17:10>
                                                  n<g_level> u<141> t<STRING_CONST> p<143> s<142> l<16:53> el<16:60>
                                                  n<> u<142> t<END> p<143> l<17:7> el<17:10>
                                      n<> u<149> t<END> p<150> l<18:5> el<18:8>
                        n<> u<158> t<END> p<159> l<19:3> el<19:6>
        n<> u<170> t<ENDMODULE> p<171> s<169> l<21:1> el<21:10>
        n<lzc> u<169> t<STRING_CONST> p<171> l<21:13> el<21:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv:3:1: No timescale set for "lzc".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv:3:1: Compile module "work@lzc".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  4
Constant                                               7
Design                                                 1
GenFor                                                 1
GenIf                                                  1
GenIfElse                                              1
IntTypespec                                            4
Module                                                 1
Operation                                              6
ParamAssign                                            4
Parameter                                              4
RefObj                                                 7
RefTypespec                                            4
RefVar                                                 1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IfGen3/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@lzc
  |vpiParameter:
  \_Parameter: (work@lzc.WIDTH), line:4:26, endln:4:36
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |UINT:64
    |vpiTypespec:
    \_RefTypespec: (work@lzc.WIDTH), line:4:13, endln:4:25
      |vpiParent:
      \_Parameter: (work@lzc.WIDTH), line:4:26, endln:4:36
      |vpiFullName:work@lzc.WIDTH
      |vpiActual:
      \_IntTypespec: 
    |vpiName:WIDTH
    |vpiFullName:work@lzc.WIDTH
  |vpiParameter:
  \_Parameter: (work@lzc.NUM_LEVELS), line:9:18, endln:9:44
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiTypespec:
    \_RefTypespec: (work@lzc.NUM_LEVELS), line:9:14, endln:9:17
      |vpiParent:
      \_Parameter: (work@lzc.NUM_LEVELS), line:9:18, endln:9:44
      |vpiFullName:work@lzc.NUM_LEVELS
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NUM_LEVELS
    |vpiFullName:work@lzc.NUM_LEVELS
  |vpiParameter:
  \_Parameter: (work@lzc.level), line:10:19, endln:10:28
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@lzc.level), line:10:14, endln:10:17
      |vpiParent:
      \_Parameter: (work@lzc.level), line:10:19, endln:10:28
      |vpiFullName:work@lzc.level
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:level
    |vpiFullName:work@lzc.level
  |vpiParamAssign:
  \_ParamAssign: , line:4:26, endln:4:36
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiRhs:
    \_Constant: , line:4:34, endln:4:36
      |vpiParent:
      \_ParamAssign: , line:4:26, endln:4:36
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@lzc.WIDTH), line:4:26, endln:4:36
  |vpiParamAssign:
  \_ParamAssign: , line:9:18, endln:9:44
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:9:31, endln:9:44
      |vpiParent:
      \_ParamAssign: , line:9:18, endln:9:44
      |vpiArgument:
      \_RefObj: (work@lzc.WIDTH), line:9:38, endln:9:43
        |vpiParent:
        \_SysFuncCall: ($clog2), line:9:31, endln:9:44
        |vpiName:WIDTH
        |vpiFullName:work@lzc.WIDTH
        |vpiActual:
        \_Parameter: (work@lzc.WIDTH), line:4:26, endln:4:36
      |vpiName:$clog2
    |vpiLhs:
    \_Parameter: (work@lzc.NUM_LEVELS), line:9:18, endln:9:44
  |vpiParamAssign:
  \_ParamAssign: , line:10:19, endln:10:28
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiRhs:
    \_Constant: , line:10:27, endln:10:28
      |vpiParent:
      \_ParamAssign: , line:10:19, endln:10:28
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@lzc.level), line:10:19, endln:10:28
  |vpiInternalScope:
  \_Begin: (work@lzc.g_last_level), line:12:30, endln:13:6
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiName:g_last_level
    |vpiFullName:work@lzc.g_last_level
  |vpiInternalScope:
  \_Begin: (work@lzc), line:13:12, endln:19:6
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiFullName:work@lzc
    |vpiInternalScope:
    \_Begin: (work@lzc.all_true), line:14:12, endln:18:8
      |vpiParent:
      \_Begin: (work@lzc), line:13:12, endln:19:6
      |vpiName:all_true
      |vpiFullName:work@lzc.all_true
      |vpiParameter:
      \_Parameter: (work@lzc.all_true.POWER), line:15:22, endln:15:27
        |vpiParent:
        \_Begin: (work@lzc.all_true), line:14:12, endln:18:8
        |vpiTypespec:
        \_RefTypespec: (work@lzc.all_true.POWER), line:15:18, endln:15:21
          |vpiParent:
          \_Parameter: (work@lzc.all_true.POWER), line:15:22, endln:15:27
          |vpiFullName:work@lzc.all_true.POWER
          |vpiActual:
          \_IntTypespec: 
        |vpiLocalParam:1
        |vpiName:POWER
        |vpiFullName:work@lzc.all_true.POWER
      |vpiParamAssign:
      \_ParamAssign: , line:15:22, endln:15:39
        |vpiParent:
        \_Begin: (work@lzc.all_true), line:14:12, endln:18:8
        |vpiRhs:
        \_Operation: , line:15:31, endln:15:39
          |vpiParent:
          \_ParamAssign: , line:15:22, endln:15:39
          |vpiOpType:43
          |vpiOperand:
          \_Constant: , line:15:31, endln:15:32
            |vpiParent:
            \_Operation: , line:15:31, endln:15:39
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@lzc.all_true.level), line:15:34, endln:15:39
            |vpiParent:
            \_Operation: , line:15:31, endln:15:39
            |vpiName:level
            |vpiFullName:work@lzc.all_true.level
            |vpiActual:
            \_Parameter: (work@lzc.level), line:10:19, endln:10:28
        |vpiLhs:
        \_Parameter: (work@lzc.all_true.POWER), line:15:22, endln:15:27
      |vpiInternalScope:
      \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
        |vpiParent:
        \_Begin: (work@lzc.all_true), line:14:12, endln:18:8
        |vpiFullName:work@lzc.all_true
        |vpiVariables:
        \_RefVar: (work@lzc.all_true.l), line:16:19, endln:16:20
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiName:l
          |vpiFullName:work@lzc.all_true.l
        |vpiInternalScope:
        \_Begin: (work@lzc.all_true.g_level), line:16:45, endln:17:10
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiName:g_level
          |vpiFullName:work@lzc.all_true.g_level
        |vpiImportTypespec:
        \_RefVar: (work@lzc.all_true.l), line:16:19, endln:16:20
        |vpiImportTypespec:
        \_LogicNet: (work@lzc.all_true.l), line:16:26, endln:16:27
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiName:l
          |vpiFullName:work@lzc.all_true.l
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@lzc.all_true.l), line:16:40, endln:16:41
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiName:l
          |vpiFullName:work@lzc.all_true.l
          |vpiNetType:1
        |vpiForInitStmt:
        \_Assignment: , line:16:12, endln:16:24
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiRhs:
          \_Constant: , line:16:23, endln:16:24
            |vpiParent:
            \_Assignment: , line:16:12, endln:16:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@lzc.all_true.l), line:16:19, endln:16:20
        |vpiCondition:
        \_Operation: , line:16:26, endln:16:38
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@lzc.all_true.l), line:16:26, endln:16:27
            |vpiParent:
            \_Operation: , line:16:26, endln:16:38
            |vpiName:l
            |vpiFullName:work@lzc.all_true.l
            |vpiActual:
            \_LogicNet: (work@lzc.all_true.l), line:16:26, endln:16:27
          |vpiOperand:
          \_Operation: , line:16:30, endln:16:38
            |vpiParent:
            \_Operation: , line:16:26, endln:16:38
            |vpiOpType:43
            |vpiOperand:
            \_Constant: , line:16:30, endln:16:31
              |vpiParent:
              \_Operation: , line:16:30, endln:16:38
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_RefObj: (work@lzc.all_true.level), line:16:33, endln:16:38
              |vpiParent:
              \_Operation: , line:16:30, endln:16:38
              |vpiName:level
              |vpiFullName:work@lzc.all_true.level
              |vpiActual:
              \_Parameter: (work@lzc.level), line:10:19, endln:10:28
        |vpiForIncStmt:
        \_Operation: , line:16:40, endln:16:43
          |vpiParent:
          \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@lzc.all_true.l), line:16:40, endln:16:41
            |vpiParent:
            \_Operation: , line:16:40, endln:16:43
            |vpiName:l
            |vpiFullName:work@lzc.all_true.l
            |vpiActual:
            \_LogicNet: (work@lzc.all_true.l), line:16:40, endln:16:41
        |vpiStmt:
        \_Begin: (work@lzc.all_true.g_level), line:16:45, endln:17:10
      |vpiStmt:
      \_ParamAssign: , line:15:22, endln:15:39
      |vpiStmt:
      \_GenFor: (work@lzc.all_true), line:16:7, endln:17:10
    |vpiStmt:
    \_GenIf: , line:14:5, endln:18:8
      |vpiParent:
      \_Begin: (work@lzc), line:13:12, endln:19:6
      |vpiCondition:
      \_Constant: , line:14:9, endln:14:10
        |vpiParent:
        \_GenIf: , line:14:5, endln:18:8
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@lzc.all_true), line:14:12, endln:18:8
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@lzc
  |vpiGenStmt:
  \_GenIfElse: , line:12:3, endln:19:6
    |vpiParent:
    \_Module: work@lzc (work@lzc), file:${SURELOG_DIR}/tests/IfGenenerate/test3/dut3.sv, line:3:1, endln:21:16
    |vpiCondition:
    \_Operation: , line:12:7, endln:12:28
      |vpiParent:
      \_GenIfElse: , line:12:3, endln:19:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@lzc.level), line:12:7, endln:12:12
        |vpiParent:
        \_Operation: , line:12:7, endln:12:28
        |vpiName:level
        |vpiFullName:work@lzc.level
        |vpiActual:
        \_Parameter: (work@lzc.level), line:10:19, endln:10:28
      |vpiOperand:
      \_Operation: , line:12:16, endln:12:28
        |vpiParent:
        \_Operation: , line:12:7, endln:12:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@lzc.NUM_LEVELS), line:12:16, endln:12:26
          |vpiParent:
          \_Operation: , line:12:16, endln:12:28
          |vpiName:NUM_LEVELS
          |vpiFullName:work@lzc.NUM_LEVELS
          |vpiActual:
          \_Parameter: (work@lzc.NUM_LEVELS), line:9:18, endln:9:44
        |vpiOperand:
        \_Constant: , line:12:27, endln:12:28
          |vpiParent:
          \_Operation: , line:12:16, endln:12:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@lzc.g_last_level), line:12:30, endln:13:6
    |vpiElseStmt:
    \_Begin: (work@lzc), line:13:12, endln:19:6
  |vpiEndLabel:lzc
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
