// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_hsc_0_hscale_core_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_upsampled_dout,
        stream_upsampled_num_data_valid,
        stream_upsampled_fifo_cap,
        stream_upsampled_empty_n,
        stream_upsampled_read,
        Height,
        WidthIn,
        WidthOut,
        hfltCoeff_address0,
        hfltCoeff_ce0,
        hfltCoeff_q0,
        phasesH_address0,
        phasesH_ce0,
        phasesH_q0,
        stream_scaled_din,
        stream_scaled_num_data_valid,
        stream_scaled_fifo_cap,
        stream_scaled_full_n,
        stream_scaled_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_upsampled_dout;
input  [4:0] stream_upsampled_num_data_valid;
input  [4:0] stream_upsampled_fifo_cap;
input   stream_upsampled_empty_n;
output   stream_upsampled_read;
input  [15:0] Height;
input  [15:0] WidthIn;
input  [15:0] WidthOut;
output  [8:0] hfltCoeff_address0;
output   hfltCoeff_ce0;
input  [15:0] hfltCoeff_q0;
output  [10:0] phasesH_address0;
output   phasesH_ce0;
input  [8:0] phasesH_q0;
output  [23:0] stream_scaled_din;
input  [4:0] stream_scaled_num_data_valid;
input  [4:0] stream_scaled_fifo_cap;
input   stream_scaled_full_n;
output   stream_scaled_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_upsampled_read;
reg stream_scaled_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] empty_fu_265_p1;
wire    ap_CS_fsm_state2;
reg   [5:0] FiltCoeff_address0;
reg    FiltCoeff_ce0;
reg    FiltCoeff_we0;
wire   [15:0] FiltCoeff_q0;
reg   [5:0] FiltCoeff_1_address0;
reg    FiltCoeff_1_ce0;
reg    FiltCoeff_1_we0;
wire   [15:0] FiltCoeff_1_q0;
reg   [5:0] FiltCoeff_2_address0;
reg    FiltCoeff_2_ce0;
reg    FiltCoeff_2_we0;
wire   [15:0] FiltCoeff_2_q0;
reg   [5:0] FiltCoeff_3_address0;
reg    FiltCoeff_3_ce0;
reg    FiltCoeff_3_we0;
wire   [15:0] FiltCoeff_3_q0;
reg   [5:0] FiltCoeff_4_address0;
reg    FiltCoeff_4_ce0;
reg    FiltCoeff_4_we0;
wire   [15:0] FiltCoeff_4_q0;
reg   [5:0] FiltCoeff_5_address0;
reg    FiltCoeff_5_ce0;
reg    FiltCoeff_5_we0;
wire   [15:0] FiltCoeff_5_q0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_idle;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0;
wire   [8:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
wire    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0;
wire   [15:0] grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_idle;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read;
wire   [23:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write;
wire   [10:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637;
wire   [10:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
wire   [5:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
wire   [10:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld;
wire   [7:0] grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o;
wire    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld;
reg    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
reg    ap_block_state1_ignore_call51;
reg    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [7:0] PixArray_val_V_23_055_fu_156;
reg   [7:0] PixArray_val_V_22_054_fu_152;
reg   [7:0] PixArray_val_V_21_053_fu_148;
reg   [7:0] PixArray_val_V_20_052_fu_144;
reg   [7:0] PixArray_val_V_19_051_fu_140;
reg   [7:0] PixArray_val_V_18_050_fu_136;
reg   [7:0] PixArray_val_V_17_049_fu_132;
reg   [7:0] PixArray_val_V_16_048_fu_128;
reg   [7:0] PixArray_val_V_15_047_fu_124;
reg   [7:0] PixArray_val_V_14_0_fu_120;
reg   [7:0] PixArray_val_V_13_0_fu_116;
reg   [7:0] PixArray_val_V_12_0_fu_112;
reg   [7:0] PixArray_val_V_11_0_fu_108;
reg   [7:0] PixArray_val_V_10_0_fu_104;
reg   [7:0] PixArray_val_V_9_0_fu_100;
reg   [7:0] PixArray_val_V_8_0_fu_96;
reg   [7:0] PixArray_val_V_7_0_fu_92;
reg   [7:0] PixArray_val_V_6_0_fu_88;
reg   [7:0] PixArray_val_V_5_0_fu_84;
reg   [7:0] PixArray_val_V_4_0_fu_80;
reg   [7:0] PixArray_val_V_3_0_fu_76;
reg   [10:0] y_fu_72;
wire   [10:0] y_6_fu_325_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln637_fu_320_p2;
reg    ap_block_state1;
wire   [0:0] icmp_ln224_fu_277_p2;
wire   [10:0] trunc_ln224_1_fu_273_p1;
wire   [10:0] trunc_ln224_fu_269_p1;
wire   [10:0] TotalPixels_fu_283_p3;
wire   [0:0] empty_46_fu_297_p2;
wire   [10:0] p_v1_fu_303_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg = 1'b0;
#0 grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg = 1'b0;
end

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_address0),
    .ce0(FiltCoeff_ce0),
    .we0(FiltCoeff_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0),
    .q0(FiltCoeff_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_address0),
    .ce0(FiltCoeff_1_ce0),
    .we0(FiltCoeff_1_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0),
    .q0(FiltCoeff_1_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_address0),
    .ce0(FiltCoeff_2_ce0),
    .we0(FiltCoeff_2_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0),
    .q0(FiltCoeff_2_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_address0),
    .ce0(FiltCoeff_3_ce0),
    .we0(FiltCoeff_3_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0),
    .q0(FiltCoeff_3_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_address0),
    .ce0(FiltCoeff_4_ce0),
    .we0(FiltCoeff_4_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0),
    .q0(FiltCoeff_4_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_address0),
    .ce0(FiltCoeff_5_ce0),
    .we0(FiltCoeff_5_we0),
    .d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0),
    .q0(FiltCoeff_5_q0)
);

bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start),
    .ap_done(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done),
    .ap_idle(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_idle),
    .ap_ready(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready),
    .FiltCoeff_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0),
    .FiltCoeff_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0),
    .FiltCoeff_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0),
    .FiltCoeff_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0),
    .hfltCoeff_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0),
    .hfltCoeff_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0),
    .hfltCoeff_q0(hfltCoeff_q0),
    .FiltCoeff_1_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0),
    .FiltCoeff_1_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0),
    .FiltCoeff_1_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0),
    .FiltCoeff_1_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0),
    .FiltCoeff_2_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0),
    .FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0),
    .FiltCoeff_2_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0),
    .FiltCoeff_2_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0),
    .FiltCoeff_3_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0),
    .FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0),
    .FiltCoeff_3_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0),
    .FiltCoeff_3_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0),
    .FiltCoeff_4_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0),
    .FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0),
    .FiltCoeff_4_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0),
    .FiltCoeff_4_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0),
    .FiltCoeff_5_address0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0),
    .FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0),
    .FiltCoeff_5_we0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0),
    .FiltCoeff_5_d0(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0)
);

bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width grp_hscale_core_polyphase_Pipeline_loop_width_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start),
    .ap_done(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done),
    .ap_idle(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_idle),
    .ap_ready(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready),
    .stream_upsampled_dout(stream_upsampled_dout),
    .stream_upsampled_num_data_valid(5'd0),
    .stream_upsampled_fifo_cap(5'd0),
    .stream_upsampled_empty_n(stream_upsampled_empty_n),
    .stream_upsampled_read(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read),
    .stream_scaled_din(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din),
    .stream_scaled_num_data_valid(5'd0),
    .stream_scaled_fifo_cap(5'd0),
    .stream_scaled_full_n(stream_scaled_full_n),
    .stream_scaled_write(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write),
    .add_ln637(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637),
    .zext_ln224(WidthIn),
    .phasesH_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0),
    .phasesH_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0),
    .phasesH_q0(phasesH_q0),
    .FiltCoeff_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0),
    .FiltCoeff_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0),
    .FiltCoeff_q0(FiltCoeff_q0),
    .FiltCoeff_1_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0),
    .FiltCoeff_1_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0),
    .FiltCoeff_1_q0(FiltCoeff_1_q0),
    .FiltCoeff_2_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0),
    .FiltCoeff_2_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0),
    .FiltCoeff_2_q0(FiltCoeff_2_q0),
    .FiltCoeff_3_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0),
    .FiltCoeff_3_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0),
    .FiltCoeff_3_q0(FiltCoeff_3_q0),
    .FiltCoeff_4_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0),
    .FiltCoeff_4_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0),
    .FiltCoeff_4_q0(FiltCoeff_4_q0),
    .FiltCoeff_5_address0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0),
    .FiltCoeff_5_ce0(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0),
    .FiltCoeff_5_q0(FiltCoeff_5_q0),
    .LoopSize(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize),
    .PixArray_val_V_5_out_i(PixArray_val_V_23_055_fu_156),
    .PixArray_val_V_5_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o),
    .PixArray_val_V_5_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld),
    .PixArray_val_V_4_out_i(PixArray_val_V_22_054_fu_152),
    .PixArray_val_V_4_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o),
    .PixArray_val_V_4_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld),
    .PixArray_val_V_3_out_i(PixArray_val_V_21_053_fu_148),
    .PixArray_val_V_3_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o),
    .PixArray_val_V_3_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld),
    .PixArray_val_V_20_1_out_i(PixArray_val_V_20_052_fu_144),
    .PixArray_val_V_20_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o),
    .PixArray_val_V_20_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld),
    .PixArray_val_V_19_1_out_i(PixArray_val_V_19_051_fu_140),
    .PixArray_val_V_19_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o),
    .PixArray_val_V_19_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld),
    .PixArray_val_V_18_1_out_i(PixArray_val_V_18_050_fu_136),
    .PixArray_val_V_18_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o),
    .PixArray_val_V_18_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld),
    .PixArray_val_V_17_1_out_i(PixArray_val_V_17_049_fu_132),
    .PixArray_val_V_17_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o),
    .PixArray_val_V_17_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld),
    .PixArray_val_V_16_1_out_i(PixArray_val_V_16_048_fu_128),
    .PixArray_val_V_16_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o),
    .PixArray_val_V_16_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld),
    .PixArray_val_V_15_1_out_i(PixArray_val_V_15_047_fu_124),
    .PixArray_val_V_15_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o),
    .PixArray_val_V_15_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld),
    .PixArray_val_V_14_1_out_i(PixArray_val_V_14_0_fu_120),
    .PixArray_val_V_14_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o),
    .PixArray_val_V_14_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld),
    .PixArray_val_V_13_1_out_i(PixArray_val_V_13_0_fu_116),
    .PixArray_val_V_13_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o),
    .PixArray_val_V_13_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld),
    .PixArray_val_V_12_1_out_i(PixArray_val_V_12_0_fu_112),
    .PixArray_val_V_12_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o),
    .PixArray_val_V_12_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld),
    .PixArray_val_V_11_1_out_i(PixArray_val_V_11_0_fu_108),
    .PixArray_val_V_11_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o),
    .PixArray_val_V_11_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld),
    .PixArray_val_V_10_1_out_i(PixArray_val_V_10_0_fu_104),
    .PixArray_val_V_10_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o),
    .PixArray_val_V_10_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld),
    .PixArray_val_V_9_1_out_i(PixArray_val_V_9_0_fu_100),
    .PixArray_val_V_9_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o),
    .PixArray_val_V_9_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld),
    .PixArray_val_V_8_1_out_i(PixArray_val_V_8_0_fu_96),
    .PixArray_val_V_8_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o),
    .PixArray_val_V_8_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld),
    .PixArray_val_V_7_1_out_i(PixArray_val_V_7_0_fu_92),
    .PixArray_val_V_7_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o),
    .PixArray_val_V_7_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld),
    .PixArray_val_V_6_1_out_i(PixArray_val_V_6_0_fu_88),
    .PixArray_val_V_6_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o),
    .PixArray_val_V_6_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld),
    .PixArray_val_V_5_1_out_i(PixArray_val_V_5_0_fu_84),
    .PixArray_val_V_5_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o),
    .PixArray_val_V_5_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld),
    .PixArray_val_V_4_1_out_i(PixArray_val_V_4_0_fu_80),
    .PixArray_val_V_4_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o),
    .PixArray_val_V_4_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld),
    .PixArray_val_V_3_1_out_i(PixArray_val_V_3_0_fu_76),
    .PixArray_val_V_3_1_out_o(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o),
    .PixArray_val_V_3_1_out_o_ap_vld(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln637_fu_320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready == 1'b1)) begin
            grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready == 1'b1)) begin
            grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_72 <= 11'd0;
    end else if (((icmp_ln637_fu_320_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        y_fu_72 <= y_6_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_10_0_fu_104 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_11_0_fu_108 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_12_0_fu_112 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_13_0_fu_116 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_14_0_fu_120 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_15_047_fu_124 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_16_048_fu_128 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_17_049_fu_132 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_18_050_fu_136 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_19_051_fu_140 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld == 1'b1))) begin
        PixArray_val_V_20_052_fu_144 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld == 1'b1))) begin
        PixArray_val_V_21_053_fu_148 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld == 1'b1))) begin
        PixArray_val_V_22_054_fu_152 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld == 1'b1))) begin
        PixArray_val_V_23_055_fu_156 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_3_0_fu_76 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_4_0_fu_80 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_5_0_fu_84 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_6_0_fu_88 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_7_0_fu_92 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_8_0_fu_96 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        PixArray_val_V_9_0_fu_100 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_1_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0;
    end else begin
        FiltCoeff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_1_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0;
    end else begin
        FiltCoeff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_2_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0;
    end else begin
        FiltCoeff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_2_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0;
    end else begin
        FiltCoeff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_3_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0;
    end else begin
        FiltCoeff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_3_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0;
    end else begin
        FiltCoeff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_4_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0;
    end else begin
        FiltCoeff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_4_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0;
    end else begin
        FiltCoeff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_5_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
    end else begin
        FiltCoeff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_5_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0;
    end else begin
        FiltCoeff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0;
    end else begin
        FiltCoeff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        FiltCoeff_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0;
    end else begin
        FiltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_we0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0;
    end else begin
        FiltCoeff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln637_fu_320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln637_fu_320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        stream_scaled_write = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write;
    end else begin
        stream_scaled_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        stream_upsampled_read = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read;
    end else begin
        stream_upsampled_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln637_fu_320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TotalPixels_fu_283_p3 = ((icmp_ln224_fu_277_p2[0:0] == 1'b1) ? trunc_ln224_1_fu_273_p1 : trunc_ln224_fu_269_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call51 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign empty_46_fu_297_p2 = ((WidthOut > WidthIn) ? 1'b1 : 1'b0);

assign empty_fu_265_p1 = Height[10:0];

assign grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;

assign grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize = (TotalPixels_fu_283_p3 + 11'd4);

assign grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637 = (p_v1_fu_303_p3 + 11'd5);

assign grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;

assign hfltCoeff_address0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0;

assign hfltCoeff_ce0 = grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0;

assign icmp_ln224_fu_277_p2 = ((WidthOut < WidthIn) ? 1'b1 : 1'b0);

assign icmp_ln637_fu_320_p2 = ((y_fu_72 == empty_fu_265_p1) ? 1'b1 : 1'b0);

assign p_v1_fu_303_p3 = ((empty_46_fu_297_p2[0:0] == 1'b1) ? trunc_ln224_fu_269_p1 : trunc_ln224_1_fu_273_p1);

assign phasesH_address0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0;

assign phasesH_ce0 = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0;

assign stream_scaled_din = grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din;

assign trunc_ln224_1_fu_273_p1 = WidthIn[10:0];

assign trunc_ln224_fu_269_p1 = WidthOut[10:0];

assign y_6_fu_325_p2 = (y_fu_72 + 11'd1);

endmodule //bd_3a92_hsc_0_hscale_core_polyphase
