// Seed: 1755719038
module module_0 (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(-1'b0),
        .id_5(1)
    ),
    id_6
);
  inout wire id_3;
  input wire id_2;
  inout supply0 id_1;
  id_7 :
  assert property (@(1 | (1)) id_7) $unsigned(84);
  ;
  assign id_4 = -1'h0;
  if (1)
    assign id_1#(
        .id_3(1),
        .id_1(1'b0),
        .id_7(1'h0),
        .id_6(1),
        .id_6(1),
        .id_2((1)),
        .id_1(1),
        .id_4(1),
        .id_6(-1),
        .id_7(1),
        .id_5(1 + -1)
    ) = 1;
  else begin : LABEL_0
    assign id_6 = id_4;
    assign id_4 = 1;
  end
  wire id_8;
  localparam id_9 = -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5
  );
  initial id_4 = -1;
endmodule
