## CS F342: Computer Architechture
![Language](https://img.shields.io/static/v1?label=Language&message=Verilog&color=informational&style=for-the-badge)

This repository contains all the laboratory coursework for the course **CS F342: Computer Architechture** at BITS Pilani, Pilani Campus in Fall 2022.

### Lab Summary

| Lab | Topic | Lab Sheet | Date |
| ------------- | ------------- | --- | -- |
| 1  | Getting started with Icarus Simulator, basic Verilog language primitives, types of modelling | [Lab 1](lab-01/labsheet.pdf) | 17 Sep 2022 |
| 2  | Combinational Digital Circuit Modelling, `4x1` Mux, `3x8` decoder, Full Adder/Subtractor | [Lab 2](lab-02/labsheet.pdf) | 24 Sep 2022 |
| 3  | Sequential circuits, blocking and non-blocking assignments, Finite State Machine, 4-bit Shift Register | [Lab 3](lab-03/labsheet.pdf) | 01 Oct 2022 |
| 4  | Design a simple MIPS ALU, control PLA and ALU control logic | [Lab 4](lab-04/labsheet.pdf) | 08 Oct 2022 |



> These solutions have been put up only for reference. Do not copy and submit this code. The course involves strict plagiarism check, and I am not liable for any loss of marks to you. Code under **MIT License**.