
F303K8_A1333.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006770  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08006900  08006900  00016900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d14  08006d14  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006d14  08006d14  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d14  08006d14  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d14  08006d14  00016d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d18  08006d18  00016d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000016c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000348  20000348  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ab2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002421  00000000  00000000  00030cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed0  00000000  00000000  000330e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dc8  00000000  00000000  00033fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003b08  00000000  00000000  00034d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013c53  00000000  00000000  00038880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a8113  00000000  00000000  0004c4d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f45e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004d98  00000000  00000000  000f4638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068e8 	.word	0x080068e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080068e8 	.word	0x080068e8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bbe:	4b28      	ldr	r3, [pc, #160]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	4a27      	ldr	r2, [pc, #156]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bc8:	6153      	str	r3, [r2, #20]
 8000bca:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	4a21      	ldr	r2, [pc, #132]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be0:	6153      	str	r3, [r2, #20]
 8000be2:	4b1f      	ldr	r3, [pc, #124]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bee:	4b1c      	ldr	r3, [pc, #112]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bf0:	695b      	ldr	r3, [r3, #20]
 8000bf2:	4a1b      	ldr	r2, [pc, #108]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bf8:	6153      	str	r3, [r2, #20]
 8000bfa:	4b19      	ldr	r3, [pc, #100]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2110      	movs	r1, #16
 8000c0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0e:	f000 fe07 	bl	8001820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2108      	movs	r1, #8
 8000c16:	4813      	ldr	r0, [pc, #76]	; (8000c64 <MX_GPIO_Init+0xbc>)
 8000c18:	f000 fe02 	bl	8001820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c1c:	2310      	movs	r3, #16
 8000c1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4619      	mov	r1, r3
 8000c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c36:	f000 fc81 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c3a:	2308      	movs	r3, #8
 8000c3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4804      	ldr	r0, [pc, #16]	; (8000c64 <MX_GPIO_Init+0xbc>)
 8000c52:	f000 fc73 	bl	800153c <HAL_GPIO_Init>

}
 8000c56:	bf00      	nop
 8000c58:	3720      	adds	r7, #32
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6c:	f000 fb1a 	bl	80012a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c70:	f000 f809 	bl	8000c86 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f7ff ff98 	bl	8000ba8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c78:	f000 fa76 	bl	8001168 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000c7c:	f000 f862 	bl	8000d44 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000c80:	f000 f9fe 	bl	8001080 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <main+0x1c>

08000c86 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b096      	sub	sp, #88	; 0x58
 8000c8a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c90:	2228      	movs	r2, #40	; 0x28
 8000c92:	2100      	movs	r1, #0
 8000c94:	4618      	mov	r0, r3
 8000c96:	f003 f907 	bl	8003ea8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]
 8000ca8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
 8000cb8:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000cce:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000cd2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f000 fdb9 	bl	8001850 <HAL_RCC_OscConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000ce4:	f000 f829 	bl	8000d3a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce8:	230f      	movs	r3, #15
 8000cea:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cec:	2302      	movs	r3, #2
 8000cee:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	2101      	movs	r1, #1
 8000d06:	4618      	mov	r0, r3
 8000d08:	f001 fde0 	bl	80028cc <HAL_RCC_ClockConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d12:	f000 f812 	bl	8000d3a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d1a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	4618      	mov	r0, r3
 8000d24:	f002 f808 	bl	8002d38 <HAL_RCCEx_PeriphCLKConfig>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000d2e:	f000 f804 	bl	8000d3a <Error_Handler>
  }
}
 8000d32:	bf00      	nop
 8000d34:	3758      	adds	r7, #88	; 0x58
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3e:	b672      	cpsid	i
}
 8000d40:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <Error_Handler+0x8>

08000d44 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d48:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d4a:	4a1c      	ldr	r2, [pc, #112]	; (8000dbc <MX_SPI1_Init+0x78>)
 8000d4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d4e:	4b1a      	ldr	r3, [pc, #104]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d56:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d5c:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d5e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d6a:	4b13      	ldr	r3, [pc, #76]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d78:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d92:	2207      	movs	r2, #7
 8000d94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000d9e:	2208      	movs	r2, #8
 8000da0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000da2:	4805      	ldr	r0, [pc, #20]	; (8000db8 <MX_SPI1_Init+0x74>)
 8000da4:	f002 f8ee 	bl	8002f84 <HAL_SPI_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000dae:	f7ff ffc4 	bl	8000d3a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	200001f8 	.word	0x200001f8
 8000dbc:	40013000 	.word	0x40013000

08000dc0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	; 0x28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_SPI_MspInit+0x7c>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d128      	bne.n	8000e34 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000de2:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	4a16      	ldr	r2, [pc, #88]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000de8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dec:	6193      	str	r3, [r2, #24]
 8000dee:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	4a10      	ldr	r2, [pc, #64]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e04:	6153      	str	r3, [r2, #20]
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <HAL_SPI_MspInit+0x80>)
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e12:	23e0      	movs	r3, #224	; 0xe0
 8000e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e22:	2305      	movs	r3, #5
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e30:	f000 fb84 	bl	800153c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e34:	bf00      	nop
 8000e36:	3728      	adds	r7, #40	; 0x28
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40013000 	.word	0x40013000
 8000e40:	40021000 	.word	0x40021000

08000e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <HAL_MspInit+0x44>)
 8000e4c:	699b      	ldr	r3, [r3, #24]
 8000e4e:	4a0e      	ldr	r2, [pc, #56]	; (8000e88 <HAL_MspInit+0x44>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6193      	str	r3, [r2, #24]
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <HAL_MspInit+0x44>)
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_MspInit+0x44>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <HAL_MspInit+0x44>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	61d3      	str	r3, [r2, #28]
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_MspInit+0x44>)
 8000e70:	69db      	ldr	r3, [r3, #28]
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40021000 	.word	0x40021000

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <NMI_Handler+0x4>

08000e92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e96:	e7fe      	b.n	8000e96 <HardFault_Handler+0x4>

08000e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <MemManage_Handler+0x4>

08000e9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <BusFault_Handler+0x4>

08000ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <UsageFault_Handler+0x4>

08000eaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed8:	f000 fa2a 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return 1;
 8000ee4:	2301      	movs	r3, #1
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <_kill>:

int _kill(int pid, int sig)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000efa:	f002 ffab 	bl	8003e54 <__errno>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2216      	movs	r2, #22
 8000f02:	601a      	str	r2, [r3, #0]
  return -1;
 8000f04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <_exit>:

void _exit (int status)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ffe7 	bl	8000ef0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f22:	e7fe      	b.n	8000f22 <_exit+0x12>

08000f24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e00a      	b.n	8000f4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f36:	f3af 8000 	nop.w
 8000f3a:	4601      	mov	r1, r0
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1c5a      	adds	r2, r3, #1
 8000f40:	60ba      	str	r2, [r7, #8]
 8000f42:	b2ca      	uxtb	r2, r1
 8000f44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbf0      	blt.n	8000f36 <_read+0x12>
  }

  return len;
 8000f54:	687b      	ldr	r3, [r7, #4]
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
	...

08000f60 <_write>:
//    __io_putchar(*ptr++);
//  }
//  return len;
//}

int _write(int file, char *ptr, int len) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	230a      	movs	r3, #10
 8000f72:	68b9      	ldr	r1, [r7, #8]
 8000f74:	4803      	ldr	r0, [pc, #12]	; (8000f84 <_write+0x24>)
 8000f76:	f002 fb97 	bl	80036a8 <HAL_UART_Transmit>
	return len;
 8000f7a:	687b      	ldr	r3, [r7, #4]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200002ac 	.word	0x200002ac

08000f88 <_close>:

int _close(int file)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fb0:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <_isatty>:

int _isatty(int file)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fc8:	2301      	movs	r3, #1
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b085      	sub	sp, #20
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff8:	4a14      	ldr	r2, [pc, #80]	; (800104c <_sbrk+0x5c>)
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <_sbrk+0x60>)
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001004:	4b13      	ldr	r3, [pc, #76]	; (8001054 <_sbrk+0x64>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d102      	bne.n	8001012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <_sbrk+0x64>)
 800100e:	4a12      	ldr	r2, [pc, #72]	; (8001058 <_sbrk+0x68>)
 8001010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <_sbrk+0x64>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	429a      	cmp	r2, r3
 800101e:	d207      	bcs.n	8001030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001020:	f002 ff18 	bl	8003e54 <__errno>
 8001024:	4603      	mov	r3, r0
 8001026:	220c      	movs	r2, #12
 8001028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800102e:	e009      	b.n	8001044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <_sbrk+0x64>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001036:	4b07      	ldr	r3, [pc, #28]	; (8001054 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	4a05      	ldr	r2, [pc, #20]	; (8001054 <_sbrk+0x64>)
 8001040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001042:	68fb      	ldr	r3, [r7, #12]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20003000 	.word	0x20003000
 8001050:	00000400 	.word	0x00000400
 8001054:	2000025c 	.word	0x2000025c
 8001058:	20000348 	.word	0x20000348

0800105c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <SystemInit+0x20>)
 8001062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001066:	4a05      	ldr	r2, [pc, #20]	; (800107c <SystemInit+0x20>)
 8001068:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800106c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001086:	f107 0310 	add.w	r3, r7, #16
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800109e:	4b20      	ldr	r3, [pc, #128]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010a0:	4a20      	ldr	r2, [pc, #128]	; (8001124 <MX_TIM1_Init+0xa4>)
 80010a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010a6:	222f      	movs	r2, #47	; 0x2f
 80010a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010aa:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80010b0:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b8:	4b19      	ldr	r3, [pc, #100]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010be:	4b18      	ldr	r3, [pc, #96]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c4:	4b16      	ldr	r3, [pc, #88]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010ca:	4815      	ldr	r0, [pc, #84]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010cc:	f001 fffd 	bl	80030ca <HAL_TIM_Base_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80010d6:	f7ff fe30 	bl	8000d3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	4619      	mov	r1, r3
 80010e6:	480e      	ldr	r0, [pc, #56]	; (8001120 <MX_TIM1_Init+0xa0>)
 80010e8:	f002 f846 	bl	8003178 <HAL_TIM_ConfigClockSource>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80010f2:	f7ff fe22 	bl	8000d3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	4619      	mov	r1, r3
 8001106:	4806      	ldr	r0, [pc, #24]	; (8001120 <MX_TIM1_Init+0xa0>)
 8001108:	f002 fa12 	bl	8003530 <HAL_TIMEx_MasterConfigSynchronization>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001112:	f7ff fe12 	bl	8000d3a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	3720      	adds	r7, #32
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000260 	.word	0x20000260
 8001124:	40012c00 	.word	0x40012c00

08001128 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <HAL_TIM_Base_MspInit+0x38>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d10b      	bne.n	8001152 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <HAL_TIM_Base_MspInit+0x3c>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <HAL_TIM_Base_MspInit+0x3c>)
 8001140:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001144:	6193      	str	r3, [r2, #24]
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <HAL_TIM_Base_MspInit+0x3c>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40012c00 	.word	0x40012c00
 8001164:	40021000 	.word	0x40021000

08001168 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800116c:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 800116e:	4a15      	ldr	r2, [pc, #84]	; (80011c4 <MX_USART2_UART_Init+0x5c>)
 8001170:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 8001174:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001178:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 8001182:	2200      	movs	r2, #0
 8001184:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 800118e:	220c      	movs	r2, #12
 8001190:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 800119a:	2200      	movs	r2, #0
 800119c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_USART2_UART_Init+0x58>)
 80011ac:	f002 fa2e 	bl	800360c <HAL_UART_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011b6:	f7ff fdc0 	bl	8000d3a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200002ac 	.word	0x200002ac
 80011c4:	40004400 	.word	0x40004400

080011c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a18      	ldr	r2, [pc, #96]	; (8001248 <HAL_UART_MspInit+0x80>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d129      	bne.n	800123e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ea:	4b18      	ldr	r3, [pc, #96]	; (800124c <HAL_UART_MspInit+0x84>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a17      	ldr	r2, [pc, #92]	; (800124c <HAL_UART_MspInit+0x84>)
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b15      	ldr	r3, [pc, #84]	; (800124c <HAL_UART_MspInit+0x84>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_UART_MspInit+0x84>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	4a11      	ldr	r2, [pc, #68]	; (800124c <HAL_UART_MspInit+0x84>)
 8001208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800120c:	6153      	str	r3, [r2, #20]
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <HAL_UART_MspInit+0x84>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800121a:	f248 0304 	movw	r3, #32772	; 0x8004
 800121e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122c:	2307      	movs	r3, #7
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800123a:	f000 f97f 	bl	800153c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	; 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40004400 	.word	0x40004400
 800124c:	40021000 	.word	0x40021000

08001250 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001288 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001254:	f7ff ff02 	bl	800105c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001258:	480c      	ldr	r0, [pc, #48]	; (800128c <LoopForever+0x6>)
  ldr r1, =_edata
 800125a:	490d      	ldr	r1, [pc, #52]	; (8001290 <LoopForever+0xa>)
  ldr r2, =_sidata
 800125c:	4a0d      	ldr	r2, [pc, #52]	; (8001294 <LoopForever+0xe>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001260:	e002      	b.n	8001268 <LoopCopyDataInit>

08001262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001266:	3304      	adds	r3, #4

08001268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800126c:	d3f9      	bcc.n	8001262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126e:	4a0a      	ldr	r2, [pc, #40]	; (8001298 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001270:	4c0a      	ldr	r4, [pc, #40]	; (800129c <LoopForever+0x16>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001274:	e001      	b.n	800127a <LoopFillZerobss>

08001276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001278:	3204      	adds	r2, #4

0800127a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800127c:	d3fb      	bcc.n	8001276 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800127e:	f002 fdef 	bl	8003e60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001282:	f7ff fcf1 	bl	8000c68 <main>

08001286 <LoopForever>:

LoopForever:
    b LoopForever
 8001286:	e7fe      	b.n	8001286 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001288:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800128c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001290:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001294:	08006d1c 	.word	0x08006d1c
  ldr r2, =_sbss
 8001298:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800129c:	20000348 	.word	0x20000348

080012a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012a0:	e7fe      	b.n	80012a0 <ADC1_2_IRQHandler>
	...

080012a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a8:	4b08      	ldr	r3, [pc, #32]	; (80012cc <HAL_Init+0x28>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <HAL_Init+0x28>)
 80012ae:	f043 0310 	orr.w	r3, r3, #16
 80012b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b4:	2003      	movs	r0, #3
 80012b6:	f000 f90d 	bl	80014d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 f808 	bl	80012d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c0:	f7ff fdc0 	bl	8000e44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40022000 	.word	0x40022000

080012d0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x54>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_InitTick+0x58>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4619      	mov	r1, r3
 80012e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 f917 	bl	8001522 <HAL_SYSTICK_Config>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00e      	b.n	800131c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b0f      	cmp	r3, #15
 8001302:	d80a      	bhi.n	800131a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001304:	2200      	movs	r2, #0
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800130c:	f000 f8ed 	bl	80014ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001310:	4a06      	ldr	r2, [pc, #24]	; (800132c <HAL_InitTick+0x5c>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001316:	2300      	movs	r3, #0
 8001318:	e000      	b.n	800131c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000000 	.word	0x20000000
 8001328:	20000008 	.word	0x20000008
 800132c:	20000004 	.word	0x20000004

08001330 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x20>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_IncTick+0x24>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <HAL_IncTick+0x24>)
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000008 	.word	0x20000008
 8001354:	20000334 	.word	0x20000334

08001358 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;  
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <HAL_GetTick+0x14>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	20000334 	.word	0x20000334

08001370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800138c:	4013      	ands	r3, r2
 800138e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001398:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800139c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013a2:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <__NVIC_SetPriorityGrouping+0x44>)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	60d3      	str	r3, [r2, #12]
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013bc:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <__NVIC_GetPriorityGrouping+0x18>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	0a1b      	lsrs	r3, r3, #8
 80013c2:	f003 0307 	and.w	r3, r3, #7
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	6039      	str	r1, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	db0a      	blt.n	80013fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	490c      	ldr	r1, [pc, #48]	; (8001420 <__NVIC_SetPriority+0x4c>)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	0112      	lsls	r2, r2, #4
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	440b      	add	r3, r1
 80013f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013fc:	e00a      	b.n	8001414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4908      	ldr	r1, [pc, #32]	; (8001424 <__NVIC_SetPriority+0x50>)
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	3b04      	subs	r3, #4
 800140c:	0112      	lsls	r2, r2, #4
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	440b      	add	r3, r1
 8001412:	761a      	strb	r2, [r3, #24]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000e100 	.word	0xe000e100
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001428:	b480      	push	{r7}
 800142a:	b089      	sub	sp, #36	; 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f1c3 0307 	rsb	r3, r3, #7
 8001442:	2b04      	cmp	r3, #4
 8001444:	bf28      	it	cs
 8001446:	2304      	movcs	r3, #4
 8001448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3304      	adds	r3, #4
 800144e:	2b06      	cmp	r3, #6
 8001450:	d902      	bls.n	8001458 <NVIC_EncodePriority+0x30>
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3b03      	subs	r3, #3
 8001456:	e000      	b.n	800145a <NVIC_EncodePriority+0x32>
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800145c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43da      	mvns	r2, r3
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	401a      	ands	r2, r3
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001470:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	43d9      	mvns	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	4313      	orrs	r3, r2
         );
}
 8001482:	4618      	mov	r0, r3
 8001484:	3724      	adds	r7, #36	; 0x24
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014a0:	d301      	bcc.n	80014a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a2:	2301      	movs	r3, #1
 80014a4:	e00f      	b.n	80014c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a6:	4a0a      	ldr	r2, [pc, #40]	; (80014d0 <SysTick_Config+0x40>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ae:	210f      	movs	r1, #15
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014b4:	f7ff ff8e 	bl	80013d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b8:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <SysTick_Config+0x40>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014be:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <SysTick_Config+0x40>)
 80014c0:	2207      	movs	r2, #7
 80014c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	e000e010 	.word	0xe000e010

080014d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f7ff ff47 	bl	8001370 <__NVIC_SetPriorityGrouping>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
 80014f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014fc:	f7ff ff5c 	bl	80013b8 <__NVIC_GetPriorityGrouping>
 8001500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	6978      	ldr	r0, [r7, #20]
 8001508:	f7ff ff8e 	bl	8001428 <NVIC_EncodePriority>
 800150c:	4602      	mov	r2, r0
 800150e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff5d 	bl	80013d4 <__NVIC_SetPriority>
}
 800151a:	bf00      	nop
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ffb0 	bl	8001490 <SysTick_Config>
 8001530:	4603      	mov	r3, r0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800154a:	e14e      	b.n	80017ea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2101      	movs	r1, #1
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 8140 	beq.w	80017e4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b01      	cmp	r3, #1
 800156e:	d005      	beq.n	800157c <HAL_GPIO_Init+0x40>
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d130      	bne.n	80015de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	2203      	movs	r2, #3
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015b2:	2201      	movs	r2, #1
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	f003 0201 	and.w	r2, r3, #1
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	d017      	beq.n	800161a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	2203      	movs	r2, #3
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d123      	bne.n	800166e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	08da      	lsrs	r2, r3, #3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3208      	adds	r2, #8
 800162e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001632:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	220f      	movs	r2, #15
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	691a      	ldr	r2, [r3, #16]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	08da      	lsrs	r2, r3, #3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3208      	adds	r2, #8
 8001668:	6939      	ldr	r1, [r7, #16]
 800166a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	2203      	movs	r2, #3
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f003 0203 	and.w	r2, r3, #3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 809a 	beq.w	80017e4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b0:	4b55      	ldr	r3, [pc, #340]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a54      	ldr	r2, [pc, #336]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b52      	ldr	r3, [pc, #328]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016c8:	4a50      	ldr	r2, [pc, #320]	; (800180c <HAL_GPIO_Init+0x2d0>)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3302      	adds	r3, #2
 80016d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	220f      	movs	r2, #15
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016f2:	d013      	beq.n	800171c <HAL_GPIO_Init+0x1e0>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a46      	ldr	r2, [pc, #280]	; (8001810 <HAL_GPIO_Init+0x2d4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d00d      	beq.n	8001718 <HAL_GPIO_Init+0x1dc>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a45      	ldr	r2, [pc, #276]	; (8001814 <HAL_GPIO_Init+0x2d8>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d007      	beq.n	8001714 <HAL_GPIO_Init+0x1d8>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a44      	ldr	r2, [pc, #272]	; (8001818 <HAL_GPIO_Init+0x2dc>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d101      	bne.n	8001710 <HAL_GPIO_Init+0x1d4>
 800170c:	2303      	movs	r3, #3
 800170e:	e006      	b.n	800171e <HAL_GPIO_Init+0x1e2>
 8001710:	2305      	movs	r3, #5
 8001712:	e004      	b.n	800171e <HAL_GPIO_Init+0x1e2>
 8001714:	2302      	movs	r3, #2
 8001716:	e002      	b.n	800171e <HAL_GPIO_Init+0x1e2>
 8001718:	2301      	movs	r3, #1
 800171a:	e000      	b.n	800171e <HAL_GPIO_Init+0x1e2>
 800171c:	2300      	movs	r3, #0
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	f002 0203 	and.w	r2, r2, #3
 8001724:	0092      	lsls	r2, r2, #2
 8001726:	4093      	lsls	r3, r2
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	4313      	orrs	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800172e:	4937      	ldr	r1, [pc, #220]	; (800180c <HAL_GPIO_Init+0x2d0>)
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	089b      	lsrs	r3, r3, #2
 8001734:	3302      	adds	r3, #2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800173c:	4b37      	ldr	r3, [pc, #220]	; (800181c <HAL_GPIO_Init+0x2e0>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001760:	4a2e      	ldr	r2, [pc, #184]	; (800181c <HAL_GPIO_Init+0x2e0>)
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001766:	4b2d      	ldr	r3, [pc, #180]	; (800181c <HAL_GPIO_Init+0x2e0>)
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43db      	mvns	r3, r3
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800178a:	4a24      	ldr	r2, [pc, #144]	; (800181c <HAL_GPIO_Init+0x2e0>)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001790:	4b22      	ldr	r3, [pc, #136]	; (800181c <HAL_GPIO_Init+0x2e0>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	43db      	mvns	r3, r3
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4013      	ands	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017b4:	4a19      	ldr	r2, [pc, #100]	; (800181c <HAL_GPIO_Init+0x2e0>)
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ba:	4b18      	ldr	r3, [pc, #96]	; (800181c <HAL_GPIO_Init+0x2e0>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	43db      	mvns	r3, r3
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	4013      	ands	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4313      	orrs	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017de:	4a0f      	ldr	r2, [pc, #60]	; (800181c <HAL_GPIO_Init+0x2e0>)
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	3301      	adds	r3, #1
 80017e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	fa22 f303 	lsr.w	r3, r2, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f47f aea9 	bne.w	800154c <HAL_GPIO_Init+0x10>
  }
}
 80017fa:	bf00      	nop
 80017fc:	bf00      	nop
 80017fe:	371c      	adds	r7, #28
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	40021000 	.word	0x40021000
 800180c:	40010000 	.word	0x40010000
 8001810:	48000400 	.word	0x48000400
 8001814:	48000800 	.word	0x48000800
 8001818:	48000c00 	.word	0x48000c00
 800181c:	40010400 	.word	0x40010400

08001820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	807b      	strh	r3, [r7, #2]
 800182c:	4613      	mov	r3, r2
 800182e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001830:	787b      	ldrb	r3, [r7, #1]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001836:	887a      	ldrh	r2, [r7, #2]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800183c:	e002      	b.n	8001844 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800183e:	887a      	ldrh	r2, [r7, #2]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001856:	af00      	add	r7, sp, #0
 8001858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001860:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001866:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	f001 b823 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 817d 	beq.w	8001b86 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800188c:	4bbc      	ldr	r3, [pc, #752]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f003 030c 	and.w	r3, r3, #12
 8001894:	2b04      	cmp	r3, #4
 8001896:	d00c      	beq.n	80018b2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001898:	4bb9      	ldr	r3, [pc, #740]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 030c 	and.w	r3, r3, #12
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d15c      	bne.n	800195e <HAL_RCC_OscConfig+0x10e>
 80018a4:	4bb6      	ldr	r3, [pc, #728]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b0:	d155      	bne.n	800195e <HAL_RCC_OscConfig+0x10e>
 80018b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018b6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80018be:	fa93 f3a3 	rbit	r3, r3
 80018c2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018c6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ca:	fab3 f383 	clz	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	095b      	lsrs	r3, r3, #5
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d102      	bne.n	80018e4 <HAL_RCC_OscConfig+0x94>
 80018de:	4ba8      	ldr	r3, [pc, #672]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	e015      	b.n	8001910 <HAL_RCC_OscConfig+0xc0>
 80018e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018e8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ec:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80018f0:	fa93 f3a3 	rbit	r3, r3
 80018f4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80018f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018fc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001900:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001904:	fa93 f3a3 	rbit	r3, r3
 8001908:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800190c:	4b9c      	ldr	r3, [pc, #624]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 800190e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001910:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001914:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001918:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800191c:	fa92 f2a2 	rbit	r2, r2
 8001920:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001924:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001928:	fab2 f282 	clz	r2, r2
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	f042 0220 	orr.w	r2, r2, #32
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	f002 021f 	and.w	r2, r2, #31
 8001938:	2101      	movs	r1, #1
 800193a:	fa01 f202 	lsl.w	r2, r1, r2
 800193e:	4013      	ands	r3, r2
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 811f 	beq.w	8001b84 <HAL_RCC_OscConfig+0x334>
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f040 8116 	bne.w	8001b84 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	f000 bfaf 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800195e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001962:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800196e:	d106      	bne.n	800197e <HAL_RCC_OscConfig+0x12e>
 8001970:	4b83      	ldr	r3, [pc, #524]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a82      	ldr	r2, [pc, #520]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001976:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	e036      	b.n	80019ec <HAL_RCC_OscConfig+0x19c>
 800197e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001982:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10c      	bne.n	80019a8 <HAL_RCC_OscConfig+0x158>
 800198e:	4b7c      	ldr	r3, [pc, #496]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a7b      	ldr	r2, [pc, #492]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001994:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	4b79      	ldr	r3, [pc, #484]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a78      	ldr	r2, [pc, #480]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e021      	b.n	80019ec <HAL_RCC_OscConfig+0x19c>
 80019a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019b8:	d10c      	bne.n	80019d4 <HAL_RCC_OscConfig+0x184>
 80019ba:	4b71      	ldr	r3, [pc, #452]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a70      	ldr	r2, [pc, #448]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	4b6e      	ldr	r3, [pc, #440]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a6d      	ldr	r2, [pc, #436]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e00b      	b.n	80019ec <HAL_RCC_OscConfig+0x19c>
 80019d4:	4b6a      	ldr	r3, [pc, #424]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a69      	ldr	r2, [pc, #420]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b67      	ldr	r3, [pc, #412]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a66      	ldr	r2, [pc, #408]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019ea:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019ec:	4b64      	ldr	r3, [pc, #400]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	f023 020f 	bic.w	r2, r3, #15
 80019f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	495f      	ldr	r1, [pc, #380]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d059      	beq.n	8001aca <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a16:	f7ff fc9f 	bl	8001358 <HAL_GetTick>
 8001a1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	e00a      	b.n	8001a36 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a20:	f7ff fc9a 	bl	8001358 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b64      	cmp	r3, #100	; 0x64
 8001a2e:	d902      	bls.n	8001a36 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	f000 bf43 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8001a36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a3a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001a42:	fa93 f3a3 	rbit	r3, r3
 8001a46:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001a4a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	fab3 f383 	clz	r3, r3
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	095b      	lsrs	r3, r3, #5
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d102      	bne.n	8001a68 <HAL_RCC_OscConfig+0x218>
 8001a62:	4b47      	ldr	r3, [pc, #284]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	e015      	b.n	8001a94 <HAL_RCC_OscConfig+0x244>
 8001a68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a6c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a70:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001a74:	fa93 f3a3 	rbit	r3, r3
 8001a78:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001a7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a80:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001a84:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001a88:	fa93 f3a3 	rbit	r3, r3
 8001a8c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001a90:	4b3b      	ldr	r3, [pc, #236]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a98:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001a9c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001aa0:	fa92 f2a2 	rbit	r2, r2
 8001aa4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001aa8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001aac:	fab2 f282 	clz	r2, r2
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	f042 0220 	orr.w	r2, r2, #32
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	f002 021f 	and.w	r2, r2, #31
 8001abc:	2101      	movs	r1, #1
 8001abe:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0ab      	beq.n	8001a20 <HAL_RCC_OscConfig+0x1d0>
 8001ac8:	e05d      	b.n	8001b86 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7ff fc45 	bl	8001358 <HAL_GetTick>
 8001ace:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fc40 	bl	8001358 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b64      	cmp	r3, #100	; 0x64
 8001ae2:	d902      	bls.n	8001aea <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	f000 bee9 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8001aea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aee:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001af6:	fa93 f3a3 	rbit	r3, r3
 8001afa:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001afe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b02:	fab3 f383 	clz	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	095b      	lsrs	r3, r3, #5
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d102      	bne.n	8001b1c <HAL_RCC_OscConfig+0x2cc>
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	e015      	b.n	8001b48 <HAL_RCC_OscConfig+0x2f8>
 8001b1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b20:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001b28:	fa93 f3a3 	rbit	r3, r3
 8001b2c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001b30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b34:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001b38:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001b3c:	fa93 f3a3 	rbit	r3, r3
 8001b40:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_RCC_OscConfig+0x330>)
 8001b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b4c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001b50:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001b54:	fa92 f2a2 	rbit	r2, r2
 8001b58:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001b5c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001b60:	fab2 f282 	clz	r2, r2
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	f042 0220 	orr.w	r2, r2, #32
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	f002 021f 	and.w	r2, r2, #31
 8001b70:	2101      	movs	r1, #1
 8001b72:	fa01 f202 	lsl.w	r2, r1, r2
 8001b76:	4013      	ands	r3, r2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1ab      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x284>
 8001b7c:	e003      	b.n	8001b86 <HAL_RCC_OscConfig+0x336>
 8001b7e:	bf00      	nop
 8001b80:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 817d 	beq.w	8001e96 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b9c:	4ba6      	ldr	r3, [pc, #664]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 030c 	and.w	r3, r3, #12
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00b      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ba8:	4ba3      	ldr	r3, [pc, #652]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 030c 	and.w	r3, r3, #12
 8001bb0:	2b08      	cmp	r3, #8
 8001bb2:	d172      	bne.n	8001c9a <HAL_RCC_OscConfig+0x44a>
 8001bb4:	4ba0      	ldr	r3, [pc, #640]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d16c      	bne.n	8001c9a <HAL_RCC_OscConfig+0x44a>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001bca:	fa93 f3a3 	rbit	r3, r3
 8001bce:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001bd2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd6:	fab3 f383 	clz	r3, r3
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	095b      	lsrs	r3, r3, #5
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d102      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x3a0>
 8001bea:	4b93      	ldr	r3, [pc, #588]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	e013      	b.n	8001c18 <HAL_RCC_OscConfig+0x3c8>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001bfa:	fa93 f3a3 	rbit	r3, r3
 8001bfe:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001c02:	2302      	movs	r3, #2
 8001c04:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001c08:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001c0c:	fa93 f3a3 	rbit	r3, r3
 8001c10:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001c14:	4b88      	ldr	r3, [pc, #544]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	2202      	movs	r2, #2
 8001c1a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001c1e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001c22:	fa92 f2a2 	rbit	r2, r2
 8001c26:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001c2a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001c2e:	fab2 f282 	clz	r2, r2
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	f042 0220 	orr.w	r2, r2, #32
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	f002 021f 	and.w	r2, r2, #31
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f202 	lsl.w	r2, r1, r2
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00a      	beq.n	8001c60 <HAL_RCC_OscConfig+0x410>
 8001c4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d002      	beq.n	8001c60 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f000 be2e 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c60:	4b75      	ldr	r3, [pc, #468]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	695b      	ldr	r3, [r3, #20]
 8001c74:	21f8      	movs	r1, #248	; 0xf8
 8001c76:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001c7e:	fa91 f1a1 	rbit	r1, r1
 8001c82:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001c86:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001c8a:	fab1 f181 	clz	r1, r1
 8001c8e:	b2c9      	uxtb	r1, r1
 8001c90:	408b      	lsls	r3, r1
 8001c92:	4969      	ldr	r1, [pc, #420]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c98:	e0fd      	b.n	8001e96 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8088 	beq.w	8001dbc <HAL_RCC_OscConfig+0x56c>
 8001cac:	2301      	movs	r3, #1
 8001cae:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001cbe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc2:	fab3 f383 	clz	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ccc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff fb3e 	bl	8001358 <HAL_GetTick>
 8001cdc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce0:	e00a      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fb39 	bl	8001358 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d902      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	f000 bde2 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001d0a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0e:	fab3 f383 	clz	r3, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	095b      	lsrs	r3, r3, #5
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d102      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4d8>
 8001d22:	4b45      	ldr	r3, [pc, #276]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	e013      	b.n	8001d50 <HAL_RCC_OscConfig+0x500>
 8001d28:	2302      	movs	r3, #2
 8001d2a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001d40:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001d44:	fa93 f3a3 	rbit	r3, r3
 8001d48:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001d4c:	4b3a      	ldr	r3, [pc, #232]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d50:	2202      	movs	r2, #2
 8001d52:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001d56:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001d5a:	fa92 f2a2 	rbit	r2, r2
 8001d5e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001d62:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001d66:	fab2 f282 	clz	r2, r2
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	f042 0220 	orr.w	r2, r2, #32
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	f002 021f 	and.w	r2, r2, #31
 8001d76:	2101      	movs	r1, #1
 8001d78:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0af      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d82:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	21f8      	movs	r1, #248	; 0xf8
 8001d98:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001da0:	fa91 f1a1 	rbit	r1, r1
 8001da4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001da8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001dac:	fab1 f181 	clz	r1, r1
 8001db0:	b2c9      	uxtb	r1, r1
 8001db2:	408b      	lsls	r3, r1
 8001db4:	4920      	ldr	r1, [pc, #128]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	600b      	str	r3, [r1, #0]
 8001dba:	e06c      	b.n	8001e96 <HAL_RCC_OscConfig+0x646>
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001dc6:	fa93 f3a3 	rbit	r3, r3
 8001dca:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001dce:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dd2:	fab3 f383 	clz	r3, r3
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ddc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	461a      	mov	r2, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de8:	f7ff fab6 	bl	8001358 <HAL_GetTick>
 8001dec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df0:	e00a      	b.n	8001e08 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df2:	f7ff fab1 	bl	8001358 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d902      	bls.n	8001e08 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	f000 bd5a 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001e12:	fa93 f3a3 	rbit	r3, r3
 8001e16:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001e1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e1e:	fab3 f383 	clz	r3, r3
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	095b      	lsrs	r3, r3, #5
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d104      	bne.n	8001e3c <HAL_RCC_OscConfig+0x5ec>
 8001e32:	4b01      	ldr	r3, [pc, #4]	; (8001e38 <HAL_RCC_OscConfig+0x5e8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	e015      	b.n	8001e64 <HAL_RCC_OscConfig+0x614>
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e42:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001e46:	fa93 f3a3 	rbit	r3, r3
 8001e4a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001e4e:	2302      	movs	r3, #2
 8001e50:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001e54:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001e58:	fa93 f3a3 	rbit	r3, r3
 8001e5c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001e60:	4bc8      	ldr	r3, [pc, #800]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 8001e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e64:	2202      	movs	r2, #2
 8001e66:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001e6a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001e6e:	fa92 f2a2 	rbit	r2, r2
 8001e72:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001e76:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001e7a:	fab2 f282 	clz	r2, r2
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	f042 0220 	orr.w	r2, r2, #32
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f002 021f 	and.w	r2, r2, #31
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1ad      	bne.n	8001df2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 8110 	beq.w	80020cc <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d079      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x760>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001ec6:	fa93 f3a3 	rbit	r3, r3
 8001eca:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001ece:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4bab      	ldr	r3, [pc, #684]	; (8002188 <HAL_RCC_OscConfig+0x938>)
 8001edc:	4413      	add	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee6:	f7ff fa37 	bl	8001358 <HAL_GetTick>
 8001eea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eee:	e00a      	b.n	8001f06 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ef0:	f7ff fa32 	bl	8001358 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d902      	bls.n	8001f06 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	f000 bcdb 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8001f06:	2302      	movs	r3, #2
 8001f08:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001f10:	fa93 f3a3 	rbit	r3, r3
 8001f14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f1c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001f20:	2202      	movs	r2, #2
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f28:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	fa93 f2a3 	rbit	r2, r3
 8001f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001f44:	2202      	movs	r2, #2
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	fa93 f2a3 	rbit	r2, r3
 8001f56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f5a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f5e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f60:	4b88      	ldr	r3, [pc, #544]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 8001f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f68:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	6019      	str	r1, [r3, #0]
 8001f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f74:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	fa93 f1a3 	rbit	r1, r3
 8001f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f82:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f86:	6019      	str	r1, [r3, #0]
  return result;
 8001f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f8c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	f003 031f 	and.w	r3, r3, #31
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0a0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x6a0>
 8001fae:	e08d      	b.n	80020cc <HAL_RCC_OscConfig+0x87c>
 8001fb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001fb8:	2201      	movs	r2, #1
 8001fba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	fa93 f2a3 	rbit	r2, r3
 8001fca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fce:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001fd2:	601a      	str	r2, [r3, #0]
  return result;
 8001fd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fd8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001fdc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fde:	fab3 f383 	clz	r3, r3
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b68      	ldr	r3, [pc, #416]	; (8002188 <HAL_RCC_OscConfig+0x938>)
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	461a      	mov	r2, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff2:	f7ff f9b1 	bl	8001358 <HAL_GetTick>
 8001ff6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7ff f9ac 	bl	8001358 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d902      	bls.n	8002012 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	f000 bc55 	b.w	80028bc <HAL_RCC_OscConfig+0x106c>
 8002012:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002016:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800201a:	2202      	movs	r2, #2
 800201c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002022:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	fa93 f2a3 	rbit	r2, r3
 800202c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002030:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800203a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800203e:	2202      	movs	r2, #2
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002046:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	fa93 f2a3 	rbit	r2, r3
 8002050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002054:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800205e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002062:	2202      	movs	r2, #2
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800206a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	fa93 f2a3 	rbit	r2, r3
 8002074:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002078:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800207c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800207e:	4b41      	ldr	r3, [pc, #260]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 8002080:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002086:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800208a:	2102      	movs	r1, #2
 800208c:	6019      	str	r1, [r3, #0]
 800208e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002092:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	fa93 f1a3 	rbit	r1, r3
 800209c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80020a4:	6019      	str	r1, [r3, #0]
  return result;
 80020a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020aa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	fab3 f383 	clz	r3, r3
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	2101      	movs	r1, #1
 80020c2:	fa01 f303 	lsl.w	r3, r1, r3
 80020c6:	4013      	ands	r3, r2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d197      	bne.n	8001ffc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 81a1 	beq.w	8002424 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020e8:	4b26      	ldr	r3, [pc, #152]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d116      	bne.n	8002122 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020f4:	4b23      	ldr	r3, [pc, #140]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	4a22      	ldr	r2, [pc, #136]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 80020fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020fe:	61d3      	str	r3, [r2, #28]
 8002100:	4b20      	ldr	r3, [pc, #128]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002108:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800210c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002116:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800211a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800211c:	2301      	movs	r3, #1
 800211e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002122:	4b1a      	ldr	r3, [pc, #104]	; (800218c <HAL_RCC_OscConfig+0x93c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800212a:	2b00      	cmp	r3, #0
 800212c:	d11a      	bne.n	8002164 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800212e:	4b17      	ldr	r3, [pc, #92]	; (800218c <HAL_RCC_OscConfig+0x93c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a16      	ldr	r2, [pc, #88]	; (800218c <HAL_RCC_OscConfig+0x93c>)
 8002134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002138:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800213a:	f7ff f90d 	bl	8001358 <HAL_GetTick>
 800213e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002142:	e009      	b.n	8002158 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002144:	f7ff f908 	bl	8001358 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b64      	cmp	r3, #100	; 0x64
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e3b1      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <HAL_RCC_OscConfig+0x93c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0ef      	beq.n	8002144 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002164:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002168:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d10d      	bne.n	8002190 <HAL_RCC_OscConfig+0x940>
 8002174:	4b03      	ldr	r3, [pc, #12]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	4a02      	ldr	r2, [pc, #8]	; (8002184 <HAL_RCC_OscConfig+0x934>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6213      	str	r3, [r2, #32]
 8002180:	e03c      	b.n	80021fc <HAL_RCC_OscConfig+0x9ac>
 8002182:	bf00      	nop
 8002184:	40021000 	.word	0x40021000
 8002188:	10908120 	.word	0x10908120
 800218c:	40007000 	.word	0x40007000
 8002190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002194:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d10c      	bne.n	80021ba <HAL_RCC_OscConfig+0x96a>
 80021a0:	4bc1      	ldr	r3, [pc, #772]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	4ac0      	ldr	r2, [pc, #768]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021a6:	f023 0301 	bic.w	r3, r3, #1
 80021aa:	6213      	str	r3, [r2, #32]
 80021ac:	4bbe      	ldr	r3, [pc, #760]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	4abd      	ldr	r2, [pc, #756]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021b2:	f023 0304 	bic.w	r3, r3, #4
 80021b6:	6213      	str	r3, [r2, #32]
 80021b8:	e020      	b.n	80021fc <HAL_RCC_OscConfig+0x9ac>
 80021ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b05      	cmp	r3, #5
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x994>
 80021ca:	4bb7      	ldr	r3, [pc, #732]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	4ab6      	ldr	r2, [pc, #728]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	6213      	str	r3, [r2, #32]
 80021d6:	4bb4      	ldr	r3, [pc, #720]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4ab3      	ldr	r2, [pc, #716]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6213      	str	r3, [r2, #32]
 80021e2:	e00b      	b.n	80021fc <HAL_RCC_OscConfig+0x9ac>
 80021e4:	4bb0      	ldr	r3, [pc, #704]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	4aaf      	ldr	r2, [pc, #700]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021ea:	f023 0301 	bic.w	r3, r3, #1
 80021ee:	6213      	str	r3, [r2, #32]
 80021f0:	4bad      	ldr	r3, [pc, #692]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	4aac      	ldr	r2, [pc, #688]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80021f6:	f023 0304 	bic.w	r3, r3, #4
 80021fa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002200:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 8081 	beq.w	8002310 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220e:	f7ff f8a3 	bl	8001358 <HAL_GetTick>
 8002212:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002218:	f7ff f89e 	bl	8001358 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f241 3288 	movw	r2, #5000	; 0x1388
 8002228:	4293      	cmp	r3, r2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e345      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
 8002230:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002234:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002238:	2202      	movs	r2, #2
 800223a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002240:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	fa93 f2a3 	rbit	r2, r3
 800224a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800224e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002258:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800225c:	2202      	movs	r2, #2
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002264:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	fa93 f2a3 	rbit	r2, r3
 800226e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002272:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002276:	601a      	str	r2, [r3, #0]
  return result;
 8002278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800227c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002280:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002282:	fab3 f383 	clz	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	095b      	lsrs	r3, r3, #5
 800228a:	b2db      	uxtb	r3, r3
 800228c:	f043 0302 	orr.w	r3, r3, #2
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d102      	bne.n	800229c <HAL_RCC_OscConfig+0xa4c>
 8002296:	4b84      	ldr	r3, [pc, #528]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	e013      	b.n	80022c4 <HAL_RCC_OscConfig+0xa74>
 800229c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022a0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80022a4:	2202      	movs	r2, #2
 80022a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ac:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	fa93 f2a3 	rbit	r2, r3
 80022b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ba:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	4b79      	ldr	r3, [pc, #484]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022c8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80022cc:	2102      	movs	r1, #2
 80022ce:	6011      	str	r1, [r2, #0]
 80022d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022d4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80022d8:	6812      	ldr	r2, [r2, #0]
 80022da:	fa92 f1a2 	rbit	r1, r2
 80022de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022e2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80022e6:	6011      	str	r1, [r2, #0]
  return result;
 80022e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022ec:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	fab2 f282 	clz	r2, r2
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	f002 021f 	and.w	r2, r2, #31
 8002302:	2101      	movs	r1, #1
 8002304:	fa01 f202 	lsl.w	r2, r1, r2
 8002308:	4013      	ands	r3, r2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d084      	beq.n	8002218 <HAL_RCC_OscConfig+0x9c8>
 800230e:	e07f      	b.n	8002410 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002310:	f7ff f822 	bl	8001358 <HAL_GetTick>
 8002314:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002318:	e00b      	b.n	8002332 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800231a:	f7ff f81d 	bl	8001358 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	; 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e2c4      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
 8002332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002336:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800233a:	2202      	movs	r2, #2
 800233c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002342:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	fa93 f2a3 	rbit	r2, r3
 800234c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002350:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800235e:	2202      	movs	r2, #2
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002366:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	fa93 f2a3 	rbit	r2, r3
 8002370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002374:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002378:	601a      	str	r2, [r3, #0]
  return result;
 800237a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800237e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002382:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002384:	fab3 f383 	clz	r3, r3
 8002388:	b2db      	uxtb	r3, r3
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f043 0302 	orr.w	r3, r3, #2
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d102      	bne.n	800239e <HAL_RCC_OscConfig+0xb4e>
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	e013      	b.n	80023c6 <HAL_RCC_OscConfig+0xb76>
 800239e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023a2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80023a6:	2202      	movs	r2, #2
 80023a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ae:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	fa93 f2a3 	rbit	r2, r3
 80023b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023bc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	4b39      	ldr	r3, [pc, #228]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023ca:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80023ce:	2102      	movs	r1, #2
 80023d0:	6011      	str	r1, [r2, #0]
 80023d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023d6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	fa92 f1a2 	rbit	r1, r2
 80023e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023e4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80023e8:	6011      	str	r1, [r2, #0]
  return result;
 80023ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023ee:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	fab2 f282 	clz	r2, r2
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	f002 021f 	and.w	r2, r2, #31
 8002404:	2101      	movs	r1, #1
 8002406:	fa01 f202 	lsl.w	r2, r1, r2
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d184      	bne.n	800231a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002410:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002414:	2b01      	cmp	r3, #1
 8002416:	d105      	bne.n	8002424 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002418:	4b23      	ldr	r3, [pc, #140]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	4a22      	ldr	r2, [pc, #136]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 800241e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002422:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002428:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	2b00      	cmp	r3, #0
 8002432:	f000 8242 	beq.w	80028ba <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002436:	4b1c      	ldr	r3, [pc, #112]	; (80024a8 <HAL_RCC_OscConfig+0xc58>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f003 030c 	and.w	r3, r3, #12
 800243e:	2b08      	cmp	r3, #8
 8002440:	f000 8213 	beq.w	800286a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002448:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	2b02      	cmp	r3, #2
 8002452:	f040 8162 	bne.w	800271a <HAL_RCC_OscConfig+0xeca>
 8002456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800245a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800245e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002468:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	fa93 f2a3 	rbit	r2, r3
 8002472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002476:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800247a:	601a      	str	r2, [r3, #0]
  return result;
 800247c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002480:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002484:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002490:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	461a      	mov	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249c:	f7fe ff5c 	bl	8001358 <HAL_GetTick>
 80024a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a4:	e00c      	b.n	80024c0 <HAL_RCC_OscConfig+0xc70>
 80024a6:	bf00      	nop
 80024a8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ac:	f7fe ff54 	bl	8001358 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e1fd      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
 80024c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024c4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80024c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024d2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	fa93 f2a3 	rbit	r2, r3
 80024dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024e0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80024e4:	601a      	str	r2, [r3, #0]
  return result;
 80024e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ea:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80024ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024f0:	fab3 f383 	clz	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	095b      	lsrs	r3, r3, #5
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b01      	cmp	r3, #1
 8002502:	d102      	bne.n	800250a <HAL_RCC_OscConfig+0xcba>
 8002504:	4bb0      	ldr	r3, [pc, #704]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	e027      	b.n	800255a <HAL_RCC_OscConfig+0xd0a>
 800250a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800250e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002512:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002516:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800251c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	fa93 f2a3 	rbit	r2, r3
 8002526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800252a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002534:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002538:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002542:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	fa93 f2a3 	rbit	r2, r3
 800254c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002550:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	4b9c      	ldr	r3, [pc, #624]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800255e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002562:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002566:	6011      	str	r1, [r2, #0]
 8002568:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800256c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002570:	6812      	ldr	r2, [r2, #0]
 8002572:	fa92 f1a2 	rbit	r1, r2
 8002576:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800257a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800257e:	6011      	str	r1, [r2, #0]
  return result;
 8002580:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002584:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	fab2 f282 	clz	r2, r2
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	f042 0220 	orr.w	r2, r2, #32
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	f002 021f 	and.w	r2, r2, #31
 800259a:	2101      	movs	r1, #1
 800259c:	fa01 f202 	lsl.w	r2, r1, r2
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d182      	bne.n	80024ac <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a6:	4b88      	ldr	r3, [pc, #544]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80025ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	430b      	orrs	r3, r1
 80025c8:	497f      	ldr	r1, [pc, #508]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	604b      	str	r3, [r1, #4]
 80025ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80025d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	fa93 f2a3 	rbit	r2, r3
 80025ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ee:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80025f2:	601a      	str	r2, [r3, #0]
  return result;
 80025f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80025fc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002608:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	461a      	mov	r2, r3
 8002610:	2301      	movs	r3, #1
 8002612:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fea0 	bl	8001358 <HAL_GetTick>
 8002618:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800261c:	e009      	b.n	8002632 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800261e:	f7fe fe9b 	bl	8001358 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e144      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
 8002632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002636:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800263a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800263e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002644:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	fa93 f2a3 	rbit	r2, r3
 800264e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002652:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002656:	601a      	str	r2, [r3, #0]
  return result;
 8002658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800265c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002660:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002662:	fab3 f383 	clz	r3, r3
 8002666:	b2db      	uxtb	r3, r3
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b01      	cmp	r3, #1
 8002674:	d102      	bne.n	800267c <HAL_RCC_OscConfig+0xe2c>
 8002676:	4b54      	ldr	r3, [pc, #336]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	e027      	b.n	80026cc <HAL_RCC_OscConfig+0xe7c>
 800267c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002680:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002684:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	fa93 f2a3 	rbit	r2, r3
 8002698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80026aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026b4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	fa93 f2a3 	rbit	r2, r3
 80026be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	4b3f      	ldr	r3, [pc, #252]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80026d0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80026d4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80026d8:	6011      	str	r1, [r2, #0]
 80026da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80026de:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	fa92 f1a2 	rbit	r1, r2
 80026e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80026ec:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80026f0:	6011      	str	r1, [r2, #0]
  return result;
 80026f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80026f6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	fab2 f282 	clz	r2, r2
 8002700:	b2d2      	uxtb	r2, r2
 8002702:	f042 0220 	orr.w	r2, r2, #32
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	f002 021f 	and.w	r2, r2, #31
 800270c:	2101      	movs	r1, #1
 800270e:	fa01 f202 	lsl.w	r2, r1, r2
 8002712:	4013      	ands	r3, r2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d082      	beq.n	800261e <HAL_RCC_OscConfig+0xdce>
 8002718:	e0cf      	b.n	80028ba <HAL_RCC_OscConfig+0x106a>
 800271a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002722:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	fa93 f2a3 	rbit	r2, r3
 8002736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800273a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800273e:	601a      	str	r2, [r3, #0]
  return result;
 8002740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002744:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002748:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274a:	fab3 f383 	clz	r3, r3
 800274e:	b2db      	uxtb	r3, r3
 8002750:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002754:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	461a      	mov	r2, r3
 800275c:	2300      	movs	r3, #0
 800275e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002760:	f7fe fdfa 	bl	8001358 <HAL_GetTick>
 8002764:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002768:	e009      	b.n	800277e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800276a:	f7fe fdf5 	bl	8001358 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e09e      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
 800277e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002782:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002786:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800278a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002790:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	fa93 f2a3 	rbit	r2, r3
 800279a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800279e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80027a2:	601a      	str	r2, [r3, #0]
  return result;
 80027a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80027ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	095b      	lsrs	r3, r3, #5
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d104      	bne.n	80027cc <HAL_RCC_OscConfig+0xf7c>
 80027c2:	4b01      	ldr	r3, [pc, #4]	; (80027c8 <HAL_RCC_OscConfig+0xf78>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	e029      	b.n	800281c <HAL_RCC_OscConfig+0xfcc>
 80027c8:	40021000 	.word	0x40021000
 80027cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80027d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027de:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	fa93 f2a3 	rbit	r2, r3
 80027e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ec:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027f6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80027fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002804:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	fa93 f2a3 	rbit	r2, r3
 800280e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002812:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	4b2b      	ldr	r3, [pc, #172]	; (80028c8 <HAL_RCC_OscConfig+0x1078>)
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002820:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002824:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002828:	6011      	str	r1, [r2, #0]
 800282a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800282e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	fa92 f1a2 	rbit	r1, r2
 8002838:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800283c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002840:	6011      	str	r1, [r2, #0]
  return result;
 8002842:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002846:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	fab2 f282 	clz	r2, r2
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	f042 0220 	orr.w	r2, r2, #32
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f002 021f 	and.w	r2, r2, #31
 800285c:	2101      	movs	r1, #1
 800285e:	fa01 f202 	lsl.w	r2, r1, r2
 8002862:	4013      	ands	r3, r2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d180      	bne.n	800276a <HAL_RCC_OscConfig+0xf1a>
 8002868:	e027      	b.n	80028ba <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800286a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e01e      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800287e:	4b12      	ldr	r3, [pc, #72]	; (80028c8 <HAL_RCC_OscConfig+0x1078>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002886:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800288a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800288e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002892:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	429a      	cmp	r2, r3
 800289c:	d10b      	bne.n	80028b6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800289e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80028a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d001      	beq.n	80028ba <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40021000 	.word	0x40021000

080028cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b09e      	sub	sp, #120	; 0x78
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e162      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028e4:	4b90      	ldr	r3, [pc, #576]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d910      	bls.n	8002914 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b8d      	ldr	r3, [pc, #564]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 0207 	bic.w	r2, r3, #7
 80028fa:	498b      	ldr	r1, [pc, #556]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002902:	4b89      	ldr	r3, [pc, #548]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d001      	beq.n	8002914 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e14a      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d008      	beq.n	8002932 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002920:	4b82      	ldr	r3, [pc, #520]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	497f      	ldr	r1, [pc, #508]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 800292e:	4313      	orrs	r3, r2
 8002930:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80dc 	beq.w	8002af8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d13c      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xf6>
 8002948:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800294c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002950:	fa93 f3a3 	rbit	r3, r3
 8002954:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002958:	fab3 f383 	clz	r3, r3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	b2db      	uxtb	r3, r3
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b01      	cmp	r3, #1
 800296a:	d102      	bne.n	8002972 <HAL_RCC_ClockConfig+0xa6>
 800296c:	4b6f      	ldr	r3, [pc, #444]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	e00f      	b.n	8002992 <HAL_RCC_ClockConfig+0xc6>
 8002972:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002976:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002978:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800297a:	fa93 f3a3 	rbit	r3, r3
 800297e:	667b      	str	r3, [r7, #100]	; 0x64
 8002980:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002984:	663b      	str	r3, [r7, #96]	; 0x60
 8002986:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800298e:	4b67      	ldr	r3, [pc, #412]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002996:	65ba      	str	r2, [r7, #88]	; 0x58
 8002998:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800299a:	fa92 f2a2 	rbit	r2, r2
 800299e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80029a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80029a2:	fab2 f282 	clz	r2, r2
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	f042 0220 	orr.w	r2, r2, #32
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	f002 021f 	and.w	r2, r2, #31
 80029b2:	2101      	movs	r1, #1
 80029b4:	fa01 f202 	lsl.w	r2, r1, r2
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d17b      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0f3      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d13c      	bne.n	8002a44 <HAL_RCC_ClockConfig+0x178>
 80029ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029ce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80029d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029da:	fab3 f383 	clz	r3, r3
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d102      	bne.n	80029f4 <HAL_RCC_ClockConfig+0x128>
 80029ee:	4b4f      	ldr	r3, [pc, #316]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	e00f      	b.n	8002a14 <HAL_RCC_ClockConfig+0x148>
 80029f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029f8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029fc:	fa93 f3a3 	rbit	r3, r3
 8002a00:	647b      	str	r3, [r7, #68]	; 0x44
 8002a02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a06:	643b      	str	r3, [r7, #64]	; 0x40
 8002a08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a10:	4b46      	ldr	r3, [pc, #280]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a18:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a1c:	fa92 f2a2 	rbit	r2, r2
 8002a20:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002a22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a24:	fab2 f282 	clz	r2, r2
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	f042 0220 	orr.w	r2, r2, #32
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f002 021f 	and.w	r2, r2, #31
 8002a34:	2101      	movs	r1, #1
 8002a36:	fa01 f202 	lsl.w	r2, r1, r2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d13a      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0b2      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
 8002a44:	2302      	movs	r3, #2
 8002a46:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a52:	fab3 f383 	clz	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	095b      	lsrs	r3, r3, #5
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d102      	bne.n	8002a6c <HAL_RCC_ClockConfig+0x1a0>
 8002a66:	4b31      	ldr	r3, [pc, #196]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	e00d      	b.n	8002a88 <HAL_RCC_ClockConfig+0x1bc>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24
 8002a78:	2302      	movs	r3, #2
 8002a7a:	623b      	str	r3, [r7, #32]
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	61fb      	str	r3, [r7, #28]
 8002a84:	4b29      	ldr	r3, [pc, #164]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	2202      	movs	r2, #2
 8002a8a:	61ba      	str	r2, [r7, #24]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	fa92 f2a2 	rbit	r2, r2
 8002a92:	617a      	str	r2, [r7, #20]
  return result;
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	fab2 f282 	clz	r2, r2
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	f042 0220 	orr.w	r2, r2, #32
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	f002 021f 	and.w	r2, r2, #31
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aac:	4013      	ands	r3, r2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e079      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ab6:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f023 0203 	bic.w	r2, r3, #3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	491a      	ldr	r1, [pc, #104]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ac8:	f7fe fc46 	bl	8001358 <HAL_GetTick>
 8002acc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ace:	e00a      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad0:	f7fe fc42 	bl	8001358 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e061      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae6:	4b11      	ldr	r3, [pc, #68]	; (8002b2c <HAL_RCC_ClockConfig+0x260>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 020c 	and.w	r2, r3, #12
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d1eb      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002af8:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d214      	bcs.n	8002b30 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 0207 	bic.w	r2, r3, #7
 8002b0e:	4906      	ldr	r1, [pc, #24]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b16:	4b04      	ldr	r3, [pc, #16]	; (8002b28 <HAL_RCC_ClockConfig+0x25c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d005      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e040      	b.n	8002baa <HAL_RCC_ClockConfig+0x2de>
 8002b28:	40022000 	.word	0x40022000
 8002b2c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b3c:	4b1d      	ldr	r3, [pc, #116]	; (8002bb4 <HAL_RCC_ClockConfig+0x2e8>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	491a      	ldr	r1, [pc, #104]	; (8002bb4 <HAL_RCC_ClockConfig+0x2e8>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b5a:	4b16      	ldr	r3, [pc, #88]	; (8002bb4 <HAL_RCC_ClockConfig+0x2e8>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	4912      	ldr	r1, [pc, #72]	; (8002bb4 <HAL_RCC_ClockConfig+0x2e8>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b6e:	f000 f829 	bl	8002bc4 <HAL_RCC_GetSysClockFreq>
 8002b72:	4601      	mov	r1, r0
 8002b74:	4b0f      	ldr	r3, [pc, #60]	; (8002bb4 <HAL_RCC_ClockConfig+0x2e8>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b7c:	22f0      	movs	r2, #240	; 0xf0
 8002b7e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	fa92 f2a2 	rbit	r2, r2
 8002b86:	60fa      	str	r2, [r7, #12]
  return result;
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	fab2 f282 	clz	r2, r2
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	40d3      	lsrs	r3, r2
 8002b92:	4a09      	ldr	r2, [pc, #36]	; (8002bb8 <HAL_RCC_ClockConfig+0x2ec>)
 8002b94:	5cd3      	ldrb	r3, [r2, r3]
 8002b96:	fa21 f303 	lsr.w	r3, r1, r3
 8002b9a:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <HAL_RCC_ClockConfig+0x2f0>)
 8002b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002b9e:	4b08      	ldr	r3, [pc, #32]	; (8002bc0 <HAL_RCC_ClockConfig+0x2f4>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fe fb94 	bl	80012d0 <HAL_InitTick>
  
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3778      	adds	r7, #120	; 0x78
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	08006900 	.word	0x08006900
 8002bbc:	20000000 	.word	0x20000000
 8002bc0:	20000004 	.word	0x20000004

08002bc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b08b      	sub	sp, #44	; 0x2c
 8002bc8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61fb      	str	r3, [r7, #28]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002bde:	4b29      	ldr	r3, [pc, #164]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f003 030c 	and.w	r3, r3, #12
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d002      	beq.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x30>
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d003      	beq.n	8002bfa <HAL_RCC_GetSysClockFreq+0x36>
 8002bf2:	e03c      	b.n	8002c6e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bf4:	4b24      	ldr	r3, [pc, #144]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002bf6:	623b      	str	r3, [r7, #32]
      break;
 8002bf8:	e03c      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c00:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002c04:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	fa92 f2a2 	rbit	r2, r2
 8002c0c:	607a      	str	r2, [r7, #4]
  return result;
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	fab2 f282 	clz	r2, r2
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	40d3      	lsrs	r3, r2
 8002c18:	4a1c      	ldr	r2, [pc, #112]	; (8002c8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c1a:	5cd3      	ldrb	r3, [r2, r3]
 8002c1c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002c1e:	4b19      	ldr	r3, [pc, #100]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	220f      	movs	r2, #15
 8002c28:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	fa92 f2a2 	rbit	r2, r2
 8002c30:	60fa      	str	r2, [r7, #12]
  return result;
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	fab2 f282 	clz	r2, r2
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	40d3      	lsrs	r3, r2
 8002c3c:	4a14      	ldr	r2, [pc, #80]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c3e:	5cd3      	ldrb	r3, [r2, r3]
 8002c40:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c4c:	4a0e      	ldr	r2, [pc, #56]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	fb02 f303 	mul.w	r3, r2, r3
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5c:	e004      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	4a0c      	ldr	r2, [pc, #48]	; (8002c94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c62:	fb02 f303 	mul.w	r3, r2, r3
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6a:	623b      	str	r3, [r7, #32]
      break;
 8002c6c:	e002      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c70:	623b      	str	r3, [r7, #32]
      break;
 8002c72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c74:	6a3b      	ldr	r3, [r7, #32]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	372c      	adds	r7, #44	; 0x2c
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	40021000 	.word	0x40021000
 8002c88:	007a1200 	.word	0x007a1200
 8002c8c:	08006918 	.word	0x08006918
 8002c90:	08006928 	.word	0x08006928
 8002c94:	003d0900 	.word	0x003d0900

08002c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c9c:	4b03      	ldr	r3, [pc, #12]	; (8002cac <HAL_RCC_GetHCLKFreq+0x14>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	20000000 	.word	0x20000000

08002cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002cb6:	f7ff ffef 	bl	8002c98 <HAL_RCC_GetHCLKFreq>
 8002cba:	4601      	mov	r1, r0
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cc4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002cc8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	fa92 f2a2 	rbit	r2, r2
 8002cd0:	603a      	str	r2, [r7, #0]
  return result;
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	fab2 f282 	clz	r2, r2
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	40d3      	lsrs	r3, r2
 8002cdc:	4a04      	ldr	r2, [pc, #16]	; (8002cf0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002cde:	5cd3      	ldrb	r3, [r2, r3]
 8002ce0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	08006910 	.word	0x08006910

08002cf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002cfa:	f7ff ffcd 	bl	8002c98 <HAL_RCC_GetHCLKFreq>
 8002cfe:	4601      	mov	r1, r0
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002d08:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002d0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	fa92 f2a2 	rbit	r2, r2
 8002d14:	603a      	str	r2, [r7, #0]
  return result;
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	fab2 f282 	clz	r2, r2
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	40d3      	lsrs	r3, r2
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000
 8002d34:	08006910 	.word	0x08006910

08002d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b092      	sub	sp, #72	; 0x48
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 80cd 	beq.w	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5c:	4b86      	ldr	r3, [pc, #536]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10e      	bne.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d68:	4b83      	ldr	r3, [pc, #524]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	4a82      	ldr	r2, [pc, #520]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d72:	61d3      	str	r3, [r2, #28]
 8002d74:	4b80      	ldr	r3, [pc, #512]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	60bb      	str	r3, [r7, #8]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d80:	2301      	movs	r3, #1
 8002d82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d86:	4b7d      	ldr	r3, [pc, #500]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d118      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d92:	4b7a      	ldr	r3, [pc, #488]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a79      	ldr	r2, [pc, #484]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d9c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe fadb 	bl	8001358 <HAL_GetTick>
 8002da2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da4:	e008      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da6:	f7fe fad7 	bl	8001358 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b64      	cmp	r3, #100	; 0x64
 8002db2:	d901      	bls.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e0db      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db8:	4b70      	ldr	r3, [pc, #448]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0f0      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dc4:	4b6c      	ldr	r3, [pc, #432]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d07d      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ddc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d076      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002de2:	4b65      	ldr	r3, [pc, #404]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df4:	fa93 f3a3 	rbit	r3, r3
 8002df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dfc:	fab3 f383 	clz	r3, r3
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	461a      	mov	r2, r3
 8002e04:	4b5e      	ldr	r3, [pc, #376]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e06:	4413      	add	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e18:	fa93 f3a3 	rbit	r3, r3
 8002e1c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	4b55      	ldr	r3, [pc, #340]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e2a:	4413      	add	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	461a      	mov	r2, r3
 8002e30:	2300      	movs	r3, #0
 8002e32:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e34:	4a50      	ldr	r2, [pc, #320]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e38:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d045      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7fe fa88 	bl	8001358 <HAL_GetTick>
 8002e48:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4a:	e00a      	b.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4c:	f7fe fa84 	bl	8001358 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e086      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002e62:	2302      	movs	r3, #2
 8002e64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6e:	2302      	movs	r3, #2
 8002e70:	623b      	str	r3, [r7, #32]
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	61fb      	str	r3, [r7, #28]
  return result;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e7c:	fab3 f383 	clz	r3, r3
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f043 0302 	orr.w	r3, r3, #2
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d102      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002e90:	4b39      	ldr	r3, [pc, #228]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	e007      	b.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002e96:	2302      	movs	r3, #2
 8002e98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	617b      	str	r3, [r7, #20]
 8002ea2:	4b35      	ldr	r3, [pc, #212]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	613a      	str	r2, [r7, #16]
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	fa92 f2a2 	rbit	r2, r2
 8002eb0:	60fa      	str	r2, [r7, #12]
  return result;
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	fab2 f282 	clz	r2, r2
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	f002 021f 	and.w	r2, r2, #31
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eca:	4013      	ands	r3, r2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0bd      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ed0:	4b29      	ldr	r3, [pc, #164]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	4926      	ldr	r1, [pc, #152]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ee2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d105      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eea:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4a22      	ldr	r2, [pc, #136]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ef0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d008      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f02:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	f023 0203 	bic.w	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	491a      	ldr	r1, [pc, #104]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f20:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f24:	f023 0210 	bic.w	r2, r3, #16
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	4912      	ldr	r1, [pc, #72]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d008      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f3e:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f42:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	490b      	ldr	r1, [pc, #44]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d008      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002f5c:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	4903      	ldr	r1, [pc, #12]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3748      	adds	r7, #72	; 0x48
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40007000 	.word	0x40007000
 8002f80:	10908100 	.word	0x10908100

08002f84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e095      	b.n	80030c2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d108      	bne.n	8002fb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fa6:	d009      	beq.n	8002fbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	61da      	str	r2, [r3, #28]
 8002fae:	e005      	b.n	8002fbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fd fef2 	bl	8000dc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002ffc:	d902      	bls.n	8003004 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	e002      	b.n	800300a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003008:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003012:	d007      	beq.n	8003024 <HAL_SPI_Init+0xa0>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800301c:	d002      	beq.n	8003024 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003066:	ea42 0103 	orr.w	r1, r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	0c1b      	lsrs	r3, r3, #16
 8003080:	f003 0204 	and.w	r2, r3, #4
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80030a0:	ea42 0103 	orr.w	r1, r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e049      	b.n	8003170 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d106      	bne.n	80030f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7fe f819 	bl	8001128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2202      	movs	r2, #2
 80030fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3304      	adds	r3, #4
 8003106:	4619      	mov	r1, r3
 8003108:	4610      	mov	r0, r2
 800310a:	f000 f8ff 	bl	800330c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIM_ConfigClockSource+0x1c>
 8003190:	2302      	movs	r3, #2
 8003192:	e0b6      	b.n	8003302 <HAL_TIM_ConfigClockSource+0x18a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80031b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031d0:	d03e      	beq.n	8003250 <HAL_TIM_ConfigClockSource+0xd8>
 80031d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031d6:	f200 8087 	bhi.w	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 80031da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031de:	f000 8086 	beq.w	80032ee <HAL_TIM_ConfigClockSource+0x176>
 80031e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e6:	d87f      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 80031e8:	2b70      	cmp	r3, #112	; 0x70
 80031ea:	d01a      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0xaa>
 80031ec:	2b70      	cmp	r3, #112	; 0x70
 80031ee:	d87b      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 80031f0:	2b60      	cmp	r3, #96	; 0x60
 80031f2:	d050      	beq.n	8003296 <HAL_TIM_ConfigClockSource+0x11e>
 80031f4:	2b60      	cmp	r3, #96	; 0x60
 80031f6:	d877      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 80031f8:	2b50      	cmp	r3, #80	; 0x50
 80031fa:	d03c      	beq.n	8003276 <HAL_TIM_ConfigClockSource+0xfe>
 80031fc:	2b50      	cmp	r3, #80	; 0x50
 80031fe:	d873      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 8003200:	2b40      	cmp	r3, #64	; 0x40
 8003202:	d058      	beq.n	80032b6 <HAL_TIM_ConfigClockSource+0x13e>
 8003204:	2b40      	cmp	r3, #64	; 0x40
 8003206:	d86f      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 8003208:	2b30      	cmp	r3, #48	; 0x30
 800320a:	d064      	beq.n	80032d6 <HAL_TIM_ConfigClockSource+0x15e>
 800320c:	2b30      	cmp	r3, #48	; 0x30
 800320e:	d86b      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 8003210:	2b20      	cmp	r3, #32
 8003212:	d060      	beq.n	80032d6 <HAL_TIM_ConfigClockSource+0x15e>
 8003214:	2b20      	cmp	r3, #32
 8003216:	d867      	bhi.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
 8003218:	2b00      	cmp	r3, #0
 800321a:	d05c      	beq.n	80032d6 <HAL_TIM_ConfigClockSource+0x15e>
 800321c:	2b10      	cmp	r3, #16
 800321e:	d05a      	beq.n	80032d6 <HAL_TIM_ConfigClockSource+0x15e>
 8003220:	e062      	b.n	80032e8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6818      	ldr	r0, [r3, #0]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	f000 f95d 	bl	80034f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003244:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	609a      	str	r2, [r3, #8]
      break;
 800324e:	e04f      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	6899      	ldr	r1, [r3, #8]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f000 f946 	bl	80034f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003272:	609a      	str	r2, [r3, #8]
      break;
 8003274:	e03c      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6818      	ldr	r0, [r3, #0]
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	6859      	ldr	r1, [r3, #4]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	461a      	mov	r2, r3
 8003284:	f000 f8ba 	bl	80033fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2150      	movs	r1, #80	; 0x50
 800328e:	4618      	mov	r0, r3
 8003290:	f000 f913 	bl	80034ba <TIM_ITRx_SetConfig>
      break;
 8003294:	e02c      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	6859      	ldr	r1, [r3, #4]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f000 f8d9 	bl	800345a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2160      	movs	r1, #96	; 0x60
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 f903 	bl	80034ba <TIM_ITRx_SetConfig>
      break;
 80032b4:	e01c      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	6859      	ldr	r1, [r3, #4]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	461a      	mov	r2, r3
 80032c4:	f000 f89a 	bl	80033fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2140      	movs	r1, #64	; 0x40
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 f8f3 	bl	80034ba <TIM_ITRx_SetConfig>
      break;
 80032d4:	e00c      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4619      	mov	r1, r3
 80032e0:	4610      	mov	r0, r2
 80032e2:	f000 f8ea 	bl	80034ba <TIM_ITRx_SetConfig>
      break;
 80032e6:	e003      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
      break;
 80032ec:	e000      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80032ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003300:	7bfb      	ldrb	r3, [r7, #15]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a32      	ldr	r2, [pc, #200]	; (80033e8 <TIM_Base_SetConfig+0xdc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d007      	beq.n	8003334 <TIM_Base_SetConfig+0x28>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800332a:	d003      	beq.n	8003334 <TIM_Base_SetConfig+0x28>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a2f      	ldr	r2, [pc, #188]	; (80033ec <TIM_Base_SetConfig+0xe0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d108      	bne.n	8003346 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	4313      	orrs	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a27      	ldr	r2, [pc, #156]	; (80033e8 <TIM_Base_SetConfig+0xdc>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d013      	beq.n	8003376 <TIM_Base_SetConfig+0x6a>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003354:	d00f      	beq.n	8003376 <TIM_Base_SetConfig+0x6a>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a24      	ldr	r2, [pc, #144]	; (80033ec <TIM_Base_SetConfig+0xe0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d00b      	beq.n	8003376 <TIM_Base_SetConfig+0x6a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a23      	ldr	r2, [pc, #140]	; (80033f0 <TIM_Base_SetConfig+0xe4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d007      	beq.n	8003376 <TIM_Base_SetConfig+0x6a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a22      	ldr	r2, [pc, #136]	; (80033f4 <TIM_Base_SetConfig+0xe8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d003      	beq.n	8003376 <TIM_Base_SetConfig+0x6a>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a21      	ldr	r2, [pc, #132]	; (80033f8 <TIM_Base_SetConfig+0xec>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d108      	bne.n	8003388 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800337c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a0e      	ldr	r2, [pc, #56]	; (80033e8 <TIM_Base_SetConfig+0xdc>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d00b      	beq.n	80033cc <TIM_Base_SetConfig+0xc0>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a0e      	ldr	r2, [pc, #56]	; (80033f0 <TIM_Base_SetConfig+0xe4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <TIM_Base_SetConfig+0xc0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a0d      	ldr	r2, [pc, #52]	; (80033f4 <TIM_Base_SetConfig+0xe8>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d003      	beq.n	80033cc <TIM_Base_SetConfig+0xc0>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a0c      	ldr	r2, [pc, #48]	; (80033f8 <TIM_Base_SetConfig+0xec>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d103      	bne.n	80033d4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	691a      	ldr	r2, [r3, #16]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	615a      	str	r2, [r3, #20]
}
 80033da:	bf00      	nop
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40012c00 	.word	0x40012c00
 80033ec:	40000400 	.word	0x40000400
 80033f0:	40014000 	.word	0x40014000
 80033f4:	40014400 	.word	0x40014400
 80033f8:	40014800 	.word	0x40014800

080033fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b087      	sub	sp, #28
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	f023 0201 	bic.w	r2, r3, #1
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003426:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 030a 	bic.w	r3, r3, #10
 8003438:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	4313      	orrs	r3, r2
 8003440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	621a      	str	r2, [r3, #32]
}
 800344e:	bf00      	nop
 8003450:	371c      	adds	r7, #28
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800345a:	b480      	push	{r7}
 800345c:	b087      	sub	sp, #28
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	f023 0210 	bic.w	r2, r3, #16
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003484:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	031b      	lsls	r3, r3, #12
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003496:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	621a      	str	r2, [r3, #32]
}
 80034ae:	bf00      	nop
 80034b0:	371c      	adds	r7, #28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b085      	sub	sp, #20
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	f043 0307 	orr.w	r3, r3, #7
 80034dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	609a      	str	r2, [r3, #8]
}
 80034e4:	bf00      	nop
 80034e6:	3714      	adds	r7, #20
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b087      	sub	sp, #28
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
 80034fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800350a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	021a      	lsls	r2, r3, #8
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	431a      	orrs	r2, r3
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4313      	orrs	r3, r2
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	609a      	str	r2, [r3, #8]
}
 8003524:	bf00      	nop
 8003526:	371c      	adds	r7, #28
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003544:	2302      	movs	r3, #2
 8003546:	e054      	b.n	80035f2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2202      	movs	r2, #2
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a24      	ldr	r2, [pc, #144]	; (8003600 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d108      	bne.n	8003584 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003578:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800358a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a17      	ldr	r2, [pc, #92]	; (8003600 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00e      	beq.n	80035c6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035b0:	d009      	beq.n	80035c6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a13      	ldr	r2, [pc, #76]	; (8003604 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d004      	beq.n	80035c6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a11      	ldr	r2, [pc, #68]	; (8003608 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d10c      	bne.n	80035e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40000400 	.word	0x40000400
 8003608:	40014000 	.word	0x40014000

0800360c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e040      	b.n	80036a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fd fdca 	bl	80011c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2224      	movs	r2, #36	; 0x24
 8003638:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f8b6 	bl	80037bc <UART_SetConfig>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e022      	b.n	80036a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f9e0 	bl	8003a28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003676:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003686:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fa67 	bl	8003b6c <UART_CheckIdleState>
 800369e:	4603      	mov	r3, r0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08a      	sub	sp, #40	; 0x28
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d178      	bne.n	80037b2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_UART_Transmit+0x24>
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e071      	b.n	80037b4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2221      	movs	r2, #33	; 0x21
 80036dc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036de:	f7fd fe3b 	bl	8001358 <HAL_GetTick>
 80036e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036fc:	d108      	bne.n	8003710 <HAL_UART_Transmit+0x68>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d104      	bne.n	8003710 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	e003      	b.n	8003718 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003714:	2300      	movs	r3, #0
 8003716:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003718:	e030      	b.n	800377c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2200      	movs	r2, #0
 8003722:	2180      	movs	r1, #128	; 0x80
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 fac9 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d004      	beq.n	800373a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2220      	movs	r2, #32
 8003734:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e03c      	b.n	80037b4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10b      	bne.n	8003758 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	881a      	ldrh	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800374c:	b292      	uxth	r2, r2
 800374e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	3302      	adds	r3, #2
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	e008      	b.n	800376a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	781a      	ldrb	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	b292      	uxth	r2, r2
 8003762:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003770:	b29b      	uxth	r3, r3
 8003772:	3b01      	subs	r3, #1
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003782:	b29b      	uxth	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1c8      	bne.n	800371a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2200      	movs	r2, #0
 8003790:	2140      	movs	r1, #64	; 0x40
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fa92 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d004      	beq.n	80037a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e005      	b.n	80037b4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2220      	movs	r2, #32
 80037ac:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e000      	b.n	80037b4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80037b2:	2302      	movs	r3, #2
  }
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3720      	adds	r7, #32
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	4b8a      	ldr	r3, [pc, #552]	; (8003a10 <UART_SetConfig+0x254>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	6979      	ldr	r1, [r7, #20]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	4313      	orrs	r3, r2
 8003818:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	430a      	orrs	r2, r1
 800382c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a78      	ldr	r2, [pc, #480]	; (8003a14 <UART_SetConfig+0x258>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d120      	bne.n	800387a <UART_SetConfig+0xbe>
 8003838:	4b77      	ldr	r3, [pc, #476]	; (8003a18 <UART_SetConfig+0x25c>)
 800383a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	2b03      	cmp	r3, #3
 8003842:	d817      	bhi.n	8003874 <UART_SetConfig+0xb8>
 8003844:	a201      	add	r2, pc, #4	; (adr r2, 800384c <UART_SetConfig+0x90>)
 8003846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384a:	bf00      	nop
 800384c:	0800385d 	.word	0x0800385d
 8003850:	08003869 	.word	0x08003869
 8003854:	0800386f 	.word	0x0800386f
 8003858:	08003863 	.word	0x08003863
 800385c:	2300      	movs	r3, #0
 800385e:	77fb      	strb	r3, [r7, #31]
 8003860:	e01d      	b.n	800389e <UART_SetConfig+0xe2>
 8003862:	2302      	movs	r3, #2
 8003864:	77fb      	strb	r3, [r7, #31]
 8003866:	e01a      	b.n	800389e <UART_SetConfig+0xe2>
 8003868:	2304      	movs	r3, #4
 800386a:	77fb      	strb	r3, [r7, #31]
 800386c:	e017      	b.n	800389e <UART_SetConfig+0xe2>
 800386e:	2308      	movs	r3, #8
 8003870:	77fb      	strb	r3, [r7, #31]
 8003872:	e014      	b.n	800389e <UART_SetConfig+0xe2>
 8003874:	2310      	movs	r3, #16
 8003876:	77fb      	strb	r3, [r7, #31]
 8003878:	e011      	b.n	800389e <UART_SetConfig+0xe2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a67      	ldr	r2, [pc, #412]	; (8003a1c <UART_SetConfig+0x260>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d102      	bne.n	800388a <UART_SetConfig+0xce>
 8003884:	2300      	movs	r3, #0
 8003886:	77fb      	strb	r3, [r7, #31]
 8003888:	e009      	b.n	800389e <UART_SetConfig+0xe2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a64      	ldr	r2, [pc, #400]	; (8003a20 <UART_SetConfig+0x264>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d102      	bne.n	800389a <UART_SetConfig+0xde>
 8003894:	2300      	movs	r3, #0
 8003896:	77fb      	strb	r3, [r7, #31]
 8003898:	e001      	b.n	800389e <UART_SetConfig+0xe2>
 800389a:	2310      	movs	r3, #16
 800389c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038a6:	d15a      	bne.n	800395e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80038a8:	7ffb      	ldrb	r3, [r7, #31]
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d827      	bhi.n	80038fe <UART_SetConfig+0x142>
 80038ae:	a201      	add	r2, pc, #4	; (adr r2, 80038b4 <UART_SetConfig+0xf8>)
 80038b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b4:	080038d9 	.word	0x080038d9
 80038b8:	080038e1 	.word	0x080038e1
 80038bc:	080038e9 	.word	0x080038e9
 80038c0:	080038ff 	.word	0x080038ff
 80038c4:	080038ef 	.word	0x080038ef
 80038c8:	080038ff 	.word	0x080038ff
 80038cc:	080038ff 	.word	0x080038ff
 80038d0:	080038ff 	.word	0x080038ff
 80038d4:	080038f7 	.word	0x080038f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038d8:	f7ff f9ea 	bl	8002cb0 <HAL_RCC_GetPCLK1Freq>
 80038dc:	61b8      	str	r0, [r7, #24]
        break;
 80038de:	e013      	b.n	8003908 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038e0:	f7ff fa08 	bl	8002cf4 <HAL_RCC_GetPCLK2Freq>
 80038e4:	61b8      	str	r0, [r7, #24]
        break;
 80038e6:	e00f      	b.n	8003908 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038e8:	4b4e      	ldr	r3, [pc, #312]	; (8003a24 <UART_SetConfig+0x268>)
 80038ea:	61bb      	str	r3, [r7, #24]
        break;
 80038ec:	e00c      	b.n	8003908 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ee:	f7ff f969 	bl	8002bc4 <HAL_RCC_GetSysClockFreq>
 80038f2:	61b8      	str	r0, [r7, #24]
        break;
 80038f4:	e008      	b.n	8003908 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038fa:	61bb      	str	r3, [r7, #24]
        break;
 80038fc:	e004      	b.n	8003908 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	77bb      	strb	r3, [r7, #30]
        break;
 8003906:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d074      	beq.n	80039f8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	005a      	lsls	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	085b      	lsrs	r3, r3, #1
 8003918:	441a      	add	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003922:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	2b0f      	cmp	r3, #15
 8003928:	d916      	bls.n	8003958 <UART_SetConfig+0x19c>
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003930:	d212      	bcs.n	8003958 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	b29b      	uxth	r3, r3
 8003936:	f023 030f 	bic.w	r3, r3, #15
 800393a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	085b      	lsrs	r3, r3, #1
 8003940:	b29b      	uxth	r3, r3
 8003942:	f003 0307 	and.w	r3, r3, #7
 8003946:	b29a      	uxth	r2, r3
 8003948:	89fb      	ldrh	r3, [r7, #14]
 800394a:	4313      	orrs	r3, r2
 800394c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	89fa      	ldrh	r2, [r7, #14]
 8003954:	60da      	str	r2, [r3, #12]
 8003956:	e04f      	b.n	80039f8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	77bb      	strb	r3, [r7, #30]
 800395c:	e04c      	b.n	80039f8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800395e:	7ffb      	ldrb	r3, [r7, #31]
 8003960:	2b08      	cmp	r3, #8
 8003962:	d828      	bhi.n	80039b6 <UART_SetConfig+0x1fa>
 8003964:	a201      	add	r2, pc, #4	; (adr r2, 800396c <UART_SetConfig+0x1b0>)
 8003966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396a:	bf00      	nop
 800396c:	08003991 	.word	0x08003991
 8003970:	08003999 	.word	0x08003999
 8003974:	080039a1 	.word	0x080039a1
 8003978:	080039b7 	.word	0x080039b7
 800397c:	080039a7 	.word	0x080039a7
 8003980:	080039b7 	.word	0x080039b7
 8003984:	080039b7 	.word	0x080039b7
 8003988:	080039b7 	.word	0x080039b7
 800398c:	080039af 	.word	0x080039af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003990:	f7ff f98e 	bl	8002cb0 <HAL_RCC_GetPCLK1Freq>
 8003994:	61b8      	str	r0, [r7, #24]
        break;
 8003996:	e013      	b.n	80039c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003998:	f7ff f9ac 	bl	8002cf4 <HAL_RCC_GetPCLK2Freq>
 800399c:	61b8      	str	r0, [r7, #24]
        break;
 800399e:	e00f      	b.n	80039c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039a0:	4b20      	ldr	r3, [pc, #128]	; (8003a24 <UART_SetConfig+0x268>)
 80039a2:	61bb      	str	r3, [r7, #24]
        break;
 80039a4:	e00c      	b.n	80039c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039a6:	f7ff f90d 	bl	8002bc4 <HAL_RCC_GetSysClockFreq>
 80039aa:	61b8      	str	r0, [r7, #24]
        break;
 80039ac:	e008      	b.n	80039c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039b2:	61bb      	str	r3, [r7, #24]
        break;
 80039b4:	e004      	b.n	80039c0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	77bb      	strb	r3, [r7, #30]
        break;
 80039be:	bf00      	nop
    }

    if (pclk != 0U)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d018      	beq.n	80039f8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	085a      	lsrs	r2, r3, #1
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	441a      	add	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b0f      	cmp	r3, #15
 80039de:	d909      	bls.n	80039f4 <UART_SetConfig+0x238>
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e6:	d205      	bcs.n	80039f4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	e001      	b.n	80039f8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003a04:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3720      	adds	r7, #32
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	efff69f3 	.word	0xefff69f3
 8003a14:	40013800 	.word	0x40013800
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40004400 	.word	0x40004400
 8003a20:	40004800 	.word	0x40004800
 8003a24:	007a1200 	.word	0x007a1200

08003a28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01a      	beq.n	8003b3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b26:	d10a      	bne.n	8003b3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	605a      	str	r2, [r3, #4]
  }
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b098      	sub	sp, #96	; 0x60
 8003b70:	af02      	add	r7, sp, #8
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b7c:	f7fd fbec 	bl	8001358 <HAL_GetTick>
 8003b80:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d12e      	bne.n	8003bee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f88c 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d021      	beq.n	8003bee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bb2:	e853 3f00 	ldrex	r3, [r3]
 8003bb6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bbe:	653b      	str	r3, [r7, #80]	; 0x50
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bc8:	647b      	str	r3, [r7, #68]	; 0x44
 8003bca:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003bce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003bd0:	e841 2300 	strex	r3, r2, [r1]
 8003bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e6      	bne.n	8003baa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2220      	movs	r2, #32
 8003be0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e062      	b.n	8003cb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d149      	bne.n	8003c90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c04:	2200      	movs	r2, #0
 8003c06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f856 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d03c      	beq.n	8003c90 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	e853 3f00 	ldrex	r3, [r3]
 8003c22:	623b      	str	r3, [r7, #32]
   return(result);
 8003c24:	6a3b      	ldr	r3, [r7, #32]
 8003c26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	461a      	mov	r2, r3
 8003c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c34:	633b      	str	r3, [r7, #48]	; 0x30
 8003c36:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c3c:	e841 2300 	strex	r3, r2, [r1]
 8003c40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e6      	bne.n	8003c16 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3308      	adds	r3, #8
 8003c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	e853 3f00 	ldrex	r3, [r3]
 8003c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f023 0301 	bic.w	r3, r3, #1
 8003c5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	3308      	adds	r3, #8
 8003c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c68:	61fa      	str	r2, [r7, #28]
 8003c6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6c:	69b9      	ldr	r1, [r7, #24]
 8003c6e:	69fa      	ldr	r2, [r7, #28]
 8003c70:	e841 2300 	strex	r3, r2, [r1]
 8003c74:	617b      	str	r3, [r7, #20]
   return(result);
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1e5      	bne.n	8003c48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e011      	b.n	8003cb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2220      	movs	r2, #32
 8003c94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3758      	adds	r7, #88	; 0x58
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ccc:	e049      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cd4:	d045      	beq.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd6:	f7fd fb3f 	bl	8001358 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d302      	bcc.n	8003cec <UART_WaitOnFlagUntilTimeout+0x30>
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e048      	b.n	8003d82 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d031      	beq.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	d110      	bne.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2208      	movs	r2, #8
 8003d12:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f838 	bl	8003d8a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2208      	movs	r2, #8
 8003d1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e029      	b.n	8003d82 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d3c:	d111      	bne.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f81e 	bl	8003d8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e00f      	b.n	8003d82 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69da      	ldr	r2, [r3, #28]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d0a6      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b095      	sub	sp, #84	; 0x54
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003da6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	461a      	mov	r2, r3
 8003dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003db0:	643b      	str	r3, [r7, #64]	; 0x40
 8003db2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003db6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e6      	bne.n	8003d92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	3308      	adds	r3, #8
 8003dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	e853 3f00 	ldrex	r3, [r3]
 8003dd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f023 0301 	bic.w	r3, r3, #1
 8003dda:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3308      	adds	r3, #8
 8003de2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003de4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003de6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dec:	e841 2300 	strex	r3, r2, [r1]
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1e5      	bne.n	8003dc4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d118      	bne.n	8003e32 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	e853 3f00 	ldrex	r3, [r3]
 8003e0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f023 0310 	bic.w	r3, r3, #16
 8003e14:	647b      	str	r3, [r7, #68]	; 0x44
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e22:	6979      	ldr	r1, [r7, #20]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	e841 2300 	strex	r3, r2, [r1]
 8003e2a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1e6      	bne.n	8003e00 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003e46:	bf00      	nop
 8003e48:	3754      	adds	r7, #84	; 0x54
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
	...

08003e54 <__errno>:
 8003e54:	4b01      	ldr	r3, [pc, #4]	; (8003e5c <__errno+0x8>)
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	2000000c 	.word	0x2000000c

08003e60 <__libc_init_array>:
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	4d0d      	ldr	r5, [pc, #52]	; (8003e98 <__libc_init_array+0x38>)
 8003e64:	4c0d      	ldr	r4, [pc, #52]	; (8003e9c <__libc_init_array+0x3c>)
 8003e66:	1b64      	subs	r4, r4, r5
 8003e68:	10a4      	asrs	r4, r4, #2
 8003e6a:	2600      	movs	r6, #0
 8003e6c:	42a6      	cmp	r6, r4
 8003e6e:	d109      	bne.n	8003e84 <__libc_init_array+0x24>
 8003e70:	4d0b      	ldr	r5, [pc, #44]	; (8003ea0 <__libc_init_array+0x40>)
 8003e72:	4c0c      	ldr	r4, [pc, #48]	; (8003ea4 <__libc_init_array+0x44>)
 8003e74:	f002 fd38 	bl	80068e8 <_init>
 8003e78:	1b64      	subs	r4, r4, r5
 8003e7a:	10a4      	asrs	r4, r4, #2
 8003e7c:	2600      	movs	r6, #0
 8003e7e:	42a6      	cmp	r6, r4
 8003e80:	d105      	bne.n	8003e8e <__libc_init_array+0x2e>
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e88:	4798      	blx	r3
 8003e8a:	3601      	adds	r6, #1
 8003e8c:	e7ee      	b.n	8003e6c <__libc_init_array+0xc>
 8003e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e92:	4798      	blx	r3
 8003e94:	3601      	adds	r6, #1
 8003e96:	e7f2      	b.n	8003e7e <__libc_init_array+0x1e>
 8003e98:	08006d14 	.word	0x08006d14
 8003e9c:	08006d14 	.word	0x08006d14
 8003ea0:	08006d14 	.word	0x08006d14
 8003ea4:	08006d18 	.word	0x08006d18

08003ea8 <memset>:
 8003ea8:	4402      	add	r2, r0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d100      	bne.n	8003eb2 <memset+0xa>
 8003eb0:	4770      	bx	lr
 8003eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8003eb6:	e7f9      	b.n	8003eac <memset+0x4>

08003eb8 <__cvt>:
 8003eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ebc:	ec55 4b10 	vmov	r4, r5, d0
 8003ec0:	2d00      	cmp	r5, #0
 8003ec2:	460e      	mov	r6, r1
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	462b      	mov	r3, r5
 8003ec8:	bfbb      	ittet	lt
 8003eca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003ece:	461d      	movlt	r5, r3
 8003ed0:	2300      	movge	r3, #0
 8003ed2:	232d      	movlt	r3, #45	; 0x2d
 8003ed4:	700b      	strb	r3, [r1, #0]
 8003ed6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ed8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003edc:	4691      	mov	r9, r2
 8003ede:	f023 0820 	bic.w	r8, r3, #32
 8003ee2:	bfbc      	itt	lt
 8003ee4:	4622      	movlt	r2, r4
 8003ee6:	4614      	movlt	r4, r2
 8003ee8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003eec:	d005      	beq.n	8003efa <__cvt+0x42>
 8003eee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003ef2:	d100      	bne.n	8003ef6 <__cvt+0x3e>
 8003ef4:	3601      	adds	r6, #1
 8003ef6:	2102      	movs	r1, #2
 8003ef8:	e000      	b.n	8003efc <__cvt+0x44>
 8003efa:	2103      	movs	r1, #3
 8003efc:	ab03      	add	r3, sp, #12
 8003efe:	9301      	str	r3, [sp, #4]
 8003f00:	ab02      	add	r3, sp, #8
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	ec45 4b10 	vmov	d0, r4, r5
 8003f08:	4653      	mov	r3, sl
 8003f0a:	4632      	mov	r2, r6
 8003f0c:	f000 fccc 	bl	80048a8 <_dtoa_r>
 8003f10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f14:	4607      	mov	r7, r0
 8003f16:	d102      	bne.n	8003f1e <__cvt+0x66>
 8003f18:	f019 0f01 	tst.w	r9, #1
 8003f1c:	d022      	beq.n	8003f64 <__cvt+0xac>
 8003f1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f22:	eb07 0906 	add.w	r9, r7, r6
 8003f26:	d110      	bne.n	8003f4a <__cvt+0x92>
 8003f28:	783b      	ldrb	r3, [r7, #0]
 8003f2a:	2b30      	cmp	r3, #48	; 0x30
 8003f2c:	d10a      	bne.n	8003f44 <__cvt+0x8c>
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2300      	movs	r3, #0
 8003f32:	4620      	mov	r0, r4
 8003f34:	4629      	mov	r1, r5
 8003f36:	f7fc fdc7 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f3a:	b918      	cbnz	r0, 8003f44 <__cvt+0x8c>
 8003f3c:	f1c6 0601 	rsb	r6, r6, #1
 8003f40:	f8ca 6000 	str.w	r6, [sl]
 8003f44:	f8da 3000 	ldr.w	r3, [sl]
 8003f48:	4499      	add	r9, r3
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	4620      	mov	r0, r4
 8003f50:	4629      	mov	r1, r5
 8003f52:	f7fc fdb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f56:	b108      	cbz	r0, 8003f5c <__cvt+0xa4>
 8003f58:	f8cd 900c 	str.w	r9, [sp, #12]
 8003f5c:	2230      	movs	r2, #48	; 0x30
 8003f5e:	9b03      	ldr	r3, [sp, #12]
 8003f60:	454b      	cmp	r3, r9
 8003f62:	d307      	bcc.n	8003f74 <__cvt+0xbc>
 8003f64:	9b03      	ldr	r3, [sp, #12]
 8003f66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f68:	1bdb      	subs	r3, r3, r7
 8003f6a:	4638      	mov	r0, r7
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	b004      	add	sp, #16
 8003f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f74:	1c59      	adds	r1, r3, #1
 8003f76:	9103      	str	r1, [sp, #12]
 8003f78:	701a      	strb	r2, [r3, #0]
 8003f7a:	e7f0      	b.n	8003f5e <__cvt+0xa6>

08003f7c <__exponent>:
 8003f7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2900      	cmp	r1, #0
 8003f82:	bfb8      	it	lt
 8003f84:	4249      	neglt	r1, r1
 8003f86:	f803 2b02 	strb.w	r2, [r3], #2
 8003f8a:	bfb4      	ite	lt
 8003f8c:	222d      	movlt	r2, #45	; 0x2d
 8003f8e:	222b      	movge	r2, #43	; 0x2b
 8003f90:	2909      	cmp	r1, #9
 8003f92:	7042      	strb	r2, [r0, #1]
 8003f94:	dd2a      	ble.n	8003fec <__exponent+0x70>
 8003f96:	f10d 0407 	add.w	r4, sp, #7
 8003f9a:	46a4      	mov	ip, r4
 8003f9c:	270a      	movs	r7, #10
 8003f9e:	46a6      	mov	lr, r4
 8003fa0:	460a      	mov	r2, r1
 8003fa2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fa6:	fb07 1516 	mls	r5, r7, r6, r1
 8003faa:	3530      	adds	r5, #48	; 0x30
 8003fac:	2a63      	cmp	r2, #99	; 0x63
 8003fae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003fb2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003fb6:	4631      	mov	r1, r6
 8003fb8:	dcf1      	bgt.n	8003f9e <__exponent+0x22>
 8003fba:	3130      	adds	r1, #48	; 0x30
 8003fbc:	f1ae 0502 	sub.w	r5, lr, #2
 8003fc0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003fc4:	1c44      	adds	r4, r0, #1
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	4561      	cmp	r1, ip
 8003fca:	d30a      	bcc.n	8003fe2 <__exponent+0x66>
 8003fcc:	f10d 0209 	add.w	r2, sp, #9
 8003fd0:	eba2 020e 	sub.w	r2, r2, lr
 8003fd4:	4565      	cmp	r5, ip
 8003fd6:	bf88      	it	hi
 8003fd8:	2200      	movhi	r2, #0
 8003fda:	4413      	add	r3, r2
 8003fdc:	1a18      	subs	r0, r3, r0
 8003fde:	b003      	add	sp, #12
 8003fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003fe6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003fea:	e7ed      	b.n	8003fc8 <__exponent+0x4c>
 8003fec:	2330      	movs	r3, #48	; 0x30
 8003fee:	3130      	adds	r1, #48	; 0x30
 8003ff0:	7083      	strb	r3, [r0, #2]
 8003ff2:	70c1      	strb	r1, [r0, #3]
 8003ff4:	1d03      	adds	r3, r0, #4
 8003ff6:	e7f1      	b.n	8003fdc <__exponent+0x60>

08003ff8 <_printf_float>:
 8003ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ffc:	ed2d 8b02 	vpush	{d8}
 8004000:	b08d      	sub	sp, #52	; 0x34
 8004002:	460c      	mov	r4, r1
 8004004:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004008:	4616      	mov	r6, r2
 800400a:	461f      	mov	r7, r3
 800400c:	4605      	mov	r5, r0
 800400e:	f001 fa39 	bl	8005484 <_localeconv_r>
 8004012:	f8d0 a000 	ldr.w	sl, [r0]
 8004016:	4650      	mov	r0, sl
 8004018:	f7fc f8da 	bl	80001d0 <strlen>
 800401c:	2300      	movs	r3, #0
 800401e:	930a      	str	r3, [sp, #40]	; 0x28
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	9305      	str	r3, [sp, #20]
 8004024:	f8d8 3000 	ldr.w	r3, [r8]
 8004028:	f894 b018 	ldrb.w	fp, [r4, #24]
 800402c:	3307      	adds	r3, #7
 800402e:	f023 0307 	bic.w	r3, r3, #7
 8004032:	f103 0208 	add.w	r2, r3, #8
 8004036:	f8c8 2000 	str.w	r2, [r8]
 800403a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004042:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004046:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800404a:	9307      	str	r3, [sp, #28]
 800404c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004050:	ee08 0a10 	vmov	s16, r0
 8004054:	4b9f      	ldr	r3, [pc, #636]	; (80042d4 <_printf_float+0x2dc>)
 8004056:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800405a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800405e:	f7fc fd65 	bl	8000b2c <__aeabi_dcmpun>
 8004062:	bb88      	cbnz	r0, 80040c8 <_printf_float+0xd0>
 8004064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004068:	4b9a      	ldr	r3, [pc, #616]	; (80042d4 <_printf_float+0x2dc>)
 800406a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800406e:	f7fc fd3f 	bl	8000af0 <__aeabi_dcmple>
 8004072:	bb48      	cbnz	r0, 80040c8 <_printf_float+0xd0>
 8004074:	2200      	movs	r2, #0
 8004076:	2300      	movs	r3, #0
 8004078:	4640      	mov	r0, r8
 800407a:	4649      	mov	r1, r9
 800407c:	f7fc fd2e 	bl	8000adc <__aeabi_dcmplt>
 8004080:	b110      	cbz	r0, 8004088 <_printf_float+0x90>
 8004082:	232d      	movs	r3, #45	; 0x2d
 8004084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004088:	4b93      	ldr	r3, [pc, #588]	; (80042d8 <_printf_float+0x2e0>)
 800408a:	4894      	ldr	r0, [pc, #592]	; (80042dc <_printf_float+0x2e4>)
 800408c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004090:	bf94      	ite	ls
 8004092:	4698      	movls	r8, r3
 8004094:	4680      	movhi	r8, r0
 8004096:	2303      	movs	r3, #3
 8004098:	6123      	str	r3, [r4, #16]
 800409a:	9b05      	ldr	r3, [sp, #20]
 800409c:	f023 0204 	bic.w	r2, r3, #4
 80040a0:	6022      	str	r2, [r4, #0]
 80040a2:	f04f 0900 	mov.w	r9, #0
 80040a6:	9700      	str	r7, [sp, #0]
 80040a8:	4633      	mov	r3, r6
 80040aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80040ac:	4621      	mov	r1, r4
 80040ae:	4628      	mov	r0, r5
 80040b0:	f000 f9d8 	bl	8004464 <_printf_common>
 80040b4:	3001      	adds	r0, #1
 80040b6:	f040 8090 	bne.w	80041da <_printf_float+0x1e2>
 80040ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80040be:	b00d      	add	sp, #52	; 0x34
 80040c0:	ecbd 8b02 	vpop	{d8}
 80040c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040c8:	4642      	mov	r2, r8
 80040ca:	464b      	mov	r3, r9
 80040cc:	4640      	mov	r0, r8
 80040ce:	4649      	mov	r1, r9
 80040d0:	f7fc fd2c 	bl	8000b2c <__aeabi_dcmpun>
 80040d4:	b140      	cbz	r0, 80040e8 <_printf_float+0xf0>
 80040d6:	464b      	mov	r3, r9
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bfbc      	itt	lt
 80040dc:	232d      	movlt	r3, #45	; 0x2d
 80040de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80040e2:	487f      	ldr	r0, [pc, #508]	; (80042e0 <_printf_float+0x2e8>)
 80040e4:	4b7f      	ldr	r3, [pc, #508]	; (80042e4 <_printf_float+0x2ec>)
 80040e6:	e7d1      	b.n	800408c <_printf_float+0x94>
 80040e8:	6863      	ldr	r3, [r4, #4]
 80040ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80040ee:	9206      	str	r2, [sp, #24]
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	d13f      	bne.n	8004174 <_printf_float+0x17c>
 80040f4:	2306      	movs	r3, #6
 80040f6:	6063      	str	r3, [r4, #4]
 80040f8:	9b05      	ldr	r3, [sp, #20]
 80040fa:	6861      	ldr	r1, [r4, #4]
 80040fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004100:	2300      	movs	r3, #0
 8004102:	9303      	str	r3, [sp, #12]
 8004104:	ab0a      	add	r3, sp, #40	; 0x28
 8004106:	e9cd b301 	strd	fp, r3, [sp, #4]
 800410a:	ab09      	add	r3, sp, #36	; 0x24
 800410c:	ec49 8b10 	vmov	d0, r8, r9
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	6022      	str	r2, [r4, #0]
 8004114:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004118:	4628      	mov	r0, r5
 800411a:	f7ff fecd 	bl	8003eb8 <__cvt>
 800411e:	9b06      	ldr	r3, [sp, #24]
 8004120:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004122:	2b47      	cmp	r3, #71	; 0x47
 8004124:	4680      	mov	r8, r0
 8004126:	d108      	bne.n	800413a <_printf_float+0x142>
 8004128:	1cc8      	adds	r0, r1, #3
 800412a:	db02      	blt.n	8004132 <_printf_float+0x13a>
 800412c:	6863      	ldr	r3, [r4, #4]
 800412e:	4299      	cmp	r1, r3
 8004130:	dd41      	ble.n	80041b6 <_printf_float+0x1be>
 8004132:	f1ab 0b02 	sub.w	fp, fp, #2
 8004136:	fa5f fb8b 	uxtb.w	fp, fp
 800413a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800413e:	d820      	bhi.n	8004182 <_printf_float+0x18a>
 8004140:	3901      	subs	r1, #1
 8004142:	465a      	mov	r2, fp
 8004144:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004148:	9109      	str	r1, [sp, #36]	; 0x24
 800414a:	f7ff ff17 	bl	8003f7c <__exponent>
 800414e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004150:	1813      	adds	r3, r2, r0
 8004152:	2a01      	cmp	r2, #1
 8004154:	4681      	mov	r9, r0
 8004156:	6123      	str	r3, [r4, #16]
 8004158:	dc02      	bgt.n	8004160 <_printf_float+0x168>
 800415a:	6822      	ldr	r2, [r4, #0]
 800415c:	07d2      	lsls	r2, r2, #31
 800415e:	d501      	bpl.n	8004164 <_printf_float+0x16c>
 8004160:	3301      	adds	r3, #1
 8004162:	6123      	str	r3, [r4, #16]
 8004164:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004168:	2b00      	cmp	r3, #0
 800416a:	d09c      	beq.n	80040a6 <_printf_float+0xae>
 800416c:	232d      	movs	r3, #45	; 0x2d
 800416e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004172:	e798      	b.n	80040a6 <_printf_float+0xae>
 8004174:	9a06      	ldr	r2, [sp, #24]
 8004176:	2a47      	cmp	r2, #71	; 0x47
 8004178:	d1be      	bne.n	80040f8 <_printf_float+0x100>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1bc      	bne.n	80040f8 <_printf_float+0x100>
 800417e:	2301      	movs	r3, #1
 8004180:	e7b9      	b.n	80040f6 <_printf_float+0xfe>
 8004182:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004186:	d118      	bne.n	80041ba <_printf_float+0x1c2>
 8004188:	2900      	cmp	r1, #0
 800418a:	6863      	ldr	r3, [r4, #4]
 800418c:	dd0b      	ble.n	80041a6 <_printf_float+0x1ae>
 800418e:	6121      	str	r1, [r4, #16]
 8004190:	b913      	cbnz	r3, 8004198 <_printf_float+0x1a0>
 8004192:	6822      	ldr	r2, [r4, #0]
 8004194:	07d0      	lsls	r0, r2, #31
 8004196:	d502      	bpl.n	800419e <_printf_float+0x1a6>
 8004198:	3301      	adds	r3, #1
 800419a:	440b      	add	r3, r1
 800419c:	6123      	str	r3, [r4, #16]
 800419e:	65a1      	str	r1, [r4, #88]	; 0x58
 80041a0:	f04f 0900 	mov.w	r9, #0
 80041a4:	e7de      	b.n	8004164 <_printf_float+0x16c>
 80041a6:	b913      	cbnz	r3, 80041ae <_printf_float+0x1b6>
 80041a8:	6822      	ldr	r2, [r4, #0]
 80041aa:	07d2      	lsls	r2, r2, #31
 80041ac:	d501      	bpl.n	80041b2 <_printf_float+0x1ba>
 80041ae:	3302      	adds	r3, #2
 80041b0:	e7f4      	b.n	800419c <_printf_float+0x1a4>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e7f2      	b.n	800419c <_printf_float+0x1a4>
 80041b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80041ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041bc:	4299      	cmp	r1, r3
 80041be:	db05      	blt.n	80041cc <_printf_float+0x1d4>
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	6121      	str	r1, [r4, #16]
 80041c4:	07d8      	lsls	r0, r3, #31
 80041c6:	d5ea      	bpl.n	800419e <_printf_float+0x1a6>
 80041c8:	1c4b      	adds	r3, r1, #1
 80041ca:	e7e7      	b.n	800419c <_printf_float+0x1a4>
 80041cc:	2900      	cmp	r1, #0
 80041ce:	bfd4      	ite	le
 80041d0:	f1c1 0202 	rsble	r2, r1, #2
 80041d4:	2201      	movgt	r2, #1
 80041d6:	4413      	add	r3, r2
 80041d8:	e7e0      	b.n	800419c <_printf_float+0x1a4>
 80041da:	6823      	ldr	r3, [r4, #0]
 80041dc:	055a      	lsls	r2, r3, #21
 80041de:	d407      	bmi.n	80041f0 <_printf_float+0x1f8>
 80041e0:	6923      	ldr	r3, [r4, #16]
 80041e2:	4642      	mov	r2, r8
 80041e4:	4631      	mov	r1, r6
 80041e6:	4628      	mov	r0, r5
 80041e8:	47b8      	blx	r7
 80041ea:	3001      	adds	r0, #1
 80041ec:	d12c      	bne.n	8004248 <_printf_float+0x250>
 80041ee:	e764      	b.n	80040ba <_printf_float+0xc2>
 80041f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80041f4:	f240 80e0 	bls.w	80043b8 <_printf_float+0x3c0>
 80041f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80041fc:	2200      	movs	r2, #0
 80041fe:	2300      	movs	r3, #0
 8004200:	f7fc fc62 	bl	8000ac8 <__aeabi_dcmpeq>
 8004204:	2800      	cmp	r0, #0
 8004206:	d034      	beq.n	8004272 <_printf_float+0x27a>
 8004208:	4a37      	ldr	r2, [pc, #220]	; (80042e8 <_printf_float+0x2f0>)
 800420a:	2301      	movs	r3, #1
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f af51 	beq.w	80040ba <_printf_float+0xc2>
 8004218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800421c:	429a      	cmp	r2, r3
 800421e:	db02      	blt.n	8004226 <_printf_float+0x22e>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	07d8      	lsls	r0, r3, #31
 8004224:	d510      	bpl.n	8004248 <_printf_float+0x250>
 8004226:	ee18 3a10 	vmov	r3, s16
 800422a:	4652      	mov	r2, sl
 800422c:	4631      	mov	r1, r6
 800422e:	4628      	mov	r0, r5
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	f43f af41 	beq.w	80040ba <_printf_float+0xc2>
 8004238:	f04f 0800 	mov.w	r8, #0
 800423c:	f104 091a 	add.w	r9, r4, #26
 8004240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004242:	3b01      	subs	r3, #1
 8004244:	4543      	cmp	r3, r8
 8004246:	dc09      	bgt.n	800425c <_printf_float+0x264>
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	079b      	lsls	r3, r3, #30
 800424c:	f100 8105 	bmi.w	800445a <_printf_float+0x462>
 8004250:	68e0      	ldr	r0, [r4, #12]
 8004252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004254:	4298      	cmp	r0, r3
 8004256:	bfb8      	it	lt
 8004258:	4618      	movlt	r0, r3
 800425a:	e730      	b.n	80040be <_printf_float+0xc6>
 800425c:	2301      	movs	r3, #1
 800425e:	464a      	mov	r2, r9
 8004260:	4631      	mov	r1, r6
 8004262:	4628      	mov	r0, r5
 8004264:	47b8      	blx	r7
 8004266:	3001      	adds	r0, #1
 8004268:	f43f af27 	beq.w	80040ba <_printf_float+0xc2>
 800426c:	f108 0801 	add.w	r8, r8, #1
 8004270:	e7e6      	b.n	8004240 <_printf_float+0x248>
 8004272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004274:	2b00      	cmp	r3, #0
 8004276:	dc39      	bgt.n	80042ec <_printf_float+0x2f4>
 8004278:	4a1b      	ldr	r2, [pc, #108]	; (80042e8 <_printf_float+0x2f0>)
 800427a:	2301      	movs	r3, #1
 800427c:	4631      	mov	r1, r6
 800427e:	4628      	mov	r0, r5
 8004280:	47b8      	blx	r7
 8004282:	3001      	adds	r0, #1
 8004284:	f43f af19 	beq.w	80040ba <_printf_float+0xc2>
 8004288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800428c:	4313      	orrs	r3, r2
 800428e:	d102      	bne.n	8004296 <_printf_float+0x29e>
 8004290:	6823      	ldr	r3, [r4, #0]
 8004292:	07d9      	lsls	r1, r3, #31
 8004294:	d5d8      	bpl.n	8004248 <_printf_float+0x250>
 8004296:	ee18 3a10 	vmov	r3, s16
 800429a:	4652      	mov	r2, sl
 800429c:	4631      	mov	r1, r6
 800429e:	4628      	mov	r0, r5
 80042a0:	47b8      	blx	r7
 80042a2:	3001      	adds	r0, #1
 80042a4:	f43f af09 	beq.w	80040ba <_printf_float+0xc2>
 80042a8:	f04f 0900 	mov.w	r9, #0
 80042ac:	f104 0a1a 	add.w	sl, r4, #26
 80042b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042b2:	425b      	negs	r3, r3
 80042b4:	454b      	cmp	r3, r9
 80042b6:	dc01      	bgt.n	80042bc <_printf_float+0x2c4>
 80042b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042ba:	e792      	b.n	80041e2 <_printf_float+0x1ea>
 80042bc:	2301      	movs	r3, #1
 80042be:	4652      	mov	r2, sl
 80042c0:	4631      	mov	r1, r6
 80042c2:	4628      	mov	r0, r5
 80042c4:	47b8      	blx	r7
 80042c6:	3001      	adds	r0, #1
 80042c8:	f43f aef7 	beq.w	80040ba <_printf_float+0xc2>
 80042cc:	f109 0901 	add.w	r9, r9, #1
 80042d0:	e7ee      	b.n	80042b0 <_printf_float+0x2b8>
 80042d2:	bf00      	nop
 80042d4:	7fefffff 	.word	0x7fefffff
 80042d8:	0800693c 	.word	0x0800693c
 80042dc:	08006940 	.word	0x08006940
 80042e0:	08006948 	.word	0x08006948
 80042e4:	08006944 	.word	0x08006944
 80042e8:	0800694c 	.word	0x0800694c
 80042ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042f0:	429a      	cmp	r2, r3
 80042f2:	bfa8      	it	ge
 80042f4:	461a      	movge	r2, r3
 80042f6:	2a00      	cmp	r2, #0
 80042f8:	4691      	mov	r9, r2
 80042fa:	dc37      	bgt.n	800436c <_printf_float+0x374>
 80042fc:	f04f 0b00 	mov.w	fp, #0
 8004300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004304:	f104 021a 	add.w	r2, r4, #26
 8004308:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800430a:	9305      	str	r3, [sp, #20]
 800430c:	eba3 0309 	sub.w	r3, r3, r9
 8004310:	455b      	cmp	r3, fp
 8004312:	dc33      	bgt.n	800437c <_printf_float+0x384>
 8004314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004318:	429a      	cmp	r2, r3
 800431a:	db3b      	blt.n	8004394 <_printf_float+0x39c>
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	07da      	lsls	r2, r3, #31
 8004320:	d438      	bmi.n	8004394 <_printf_float+0x39c>
 8004322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004324:	9a05      	ldr	r2, [sp, #20]
 8004326:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004328:	1a9a      	subs	r2, r3, r2
 800432a:	eba3 0901 	sub.w	r9, r3, r1
 800432e:	4591      	cmp	r9, r2
 8004330:	bfa8      	it	ge
 8004332:	4691      	movge	r9, r2
 8004334:	f1b9 0f00 	cmp.w	r9, #0
 8004338:	dc35      	bgt.n	80043a6 <_printf_float+0x3ae>
 800433a:	f04f 0800 	mov.w	r8, #0
 800433e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004342:	f104 0a1a 	add.w	sl, r4, #26
 8004346:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	eba3 0309 	sub.w	r3, r3, r9
 8004350:	4543      	cmp	r3, r8
 8004352:	f77f af79 	ble.w	8004248 <_printf_float+0x250>
 8004356:	2301      	movs	r3, #1
 8004358:	4652      	mov	r2, sl
 800435a:	4631      	mov	r1, r6
 800435c:	4628      	mov	r0, r5
 800435e:	47b8      	blx	r7
 8004360:	3001      	adds	r0, #1
 8004362:	f43f aeaa 	beq.w	80040ba <_printf_float+0xc2>
 8004366:	f108 0801 	add.w	r8, r8, #1
 800436a:	e7ec      	b.n	8004346 <_printf_float+0x34e>
 800436c:	4613      	mov	r3, r2
 800436e:	4631      	mov	r1, r6
 8004370:	4642      	mov	r2, r8
 8004372:	4628      	mov	r0, r5
 8004374:	47b8      	blx	r7
 8004376:	3001      	adds	r0, #1
 8004378:	d1c0      	bne.n	80042fc <_printf_float+0x304>
 800437a:	e69e      	b.n	80040ba <_printf_float+0xc2>
 800437c:	2301      	movs	r3, #1
 800437e:	4631      	mov	r1, r6
 8004380:	4628      	mov	r0, r5
 8004382:	9205      	str	r2, [sp, #20]
 8004384:	47b8      	blx	r7
 8004386:	3001      	adds	r0, #1
 8004388:	f43f ae97 	beq.w	80040ba <_printf_float+0xc2>
 800438c:	9a05      	ldr	r2, [sp, #20]
 800438e:	f10b 0b01 	add.w	fp, fp, #1
 8004392:	e7b9      	b.n	8004308 <_printf_float+0x310>
 8004394:	ee18 3a10 	vmov	r3, s16
 8004398:	4652      	mov	r2, sl
 800439a:	4631      	mov	r1, r6
 800439c:	4628      	mov	r0, r5
 800439e:	47b8      	blx	r7
 80043a0:	3001      	adds	r0, #1
 80043a2:	d1be      	bne.n	8004322 <_printf_float+0x32a>
 80043a4:	e689      	b.n	80040ba <_printf_float+0xc2>
 80043a6:	9a05      	ldr	r2, [sp, #20]
 80043a8:	464b      	mov	r3, r9
 80043aa:	4442      	add	r2, r8
 80043ac:	4631      	mov	r1, r6
 80043ae:	4628      	mov	r0, r5
 80043b0:	47b8      	blx	r7
 80043b2:	3001      	adds	r0, #1
 80043b4:	d1c1      	bne.n	800433a <_printf_float+0x342>
 80043b6:	e680      	b.n	80040ba <_printf_float+0xc2>
 80043b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043ba:	2a01      	cmp	r2, #1
 80043bc:	dc01      	bgt.n	80043c2 <_printf_float+0x3ca>
 80043be:	07db      	lsls	r3, r3, #31
 80043c0:	d538      	bpl.n	8004434 <_printf_float+0x43c>
 80043c2:	2301      	movs	r3, #1
 80043c4:	4642      	mov	r2, r8
 80043c6:	4631      	mov	r1, r6
 80043c8:	4628      	mov	r0, r5
 80043ca:	47b8      	blx	r7
 80043cc:	3001      	adds	r0, #1
 80043ce:	f43f ae74 	beq.w	80040ba <_printf_float+0xc2>
 80043d2:	ee18 3a10 	vmov	r3, s16
 80043d6:	4652      	mov	r2, sl
 80043d8:	4631      	mov	r1, r6
 80043da:	4628      	mov	r0, r5
 80043dc:	47b8      	blx	r7
 80043de:	3001      	adds	r0, #1
 80043e0:	f43f ae6b 	beq.w	80040ba <_printf_float+0xc2>
 80043e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80043e8:	2200      	movs	r2, #0
 80043ea:	2300      	movs	r3, #0
 80043ec:	f7fc fb6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80043f0:	b9d8      	cbnz	r0, 800442a <_printf_float+0x432>
 80043f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043f4:	f108 0201 	add.w	r2, r8, #1
 80043f8:	3b01      	subs	r3, #1
 80043fa:	4631      	mov	r1, r6
 80043fc:	4628      	mov	r0, r5
 80043fe:	47b8      	blx	r7
 8004400:	3001      	adds	r0, #1
 8004402:	d10e      	bne.n	8004422 <_printf_float+0x42a>
 8004404:	e659      	b.n	80040ba <_printf_float+0xc2>
 8004406:	2301      	movs	r3, #1
 8004408:	4652      	mov	r2, sl
 800440a:	4631      	mov	r1, r6
 800440c:	4628      	mov	r0, r5
 800440e:	47b8      	blx	r7
 8004410:	3001      	adds	r0, #1
 8004412:	f43f ae52 	beq.w	80040ba <_printf_float+0xc2>
 8004416:	f108 0801 	add.w	r8, r8, #1
 800441a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800441c:	3b01      	subs	r3, #1
 800441e:	4543      	cmp	r3, r8
 8004420:	dcf1      	bgt.n	8004406 <_printf_float+0x40e>
 8004422:	464b      	mov	r3, r9
 8004424:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004428:	e6dc      	b.n	80041e4 <_printf_float+0x1ec>
 800442a:	f04f 0800 	mov.w	r8, #0
 800442e:	f104 0a1a 	add.w	sl, r4, #26
 8004432:	e7f2      	b.n	800441a <_printf_float+0x422>
 8004434:	2301      	movs	r3, #1
 8004436:	4642      	mov	r2, r8
 8004438:	e7df      	b.n	80043fa <_printf_float+0x402>
 800443a:	2301      	movs	r3, #1
 800443c:	464a      	mov	r2, r9
 800443e:	4631      	mov	r1, r6
 8004440:	4628      	mov	r0, r5
 8004442:	47b8      	blx	r7
 8004444:	3001      	adds	r0, #1
 8004446:	f43f ae38 	beq.w	80040ba <_printf_float+0xc2>
 800444a:	f108 0801 	add.w	r8, r8, #1
 800444e:	68e3      	ldr	r3, [r4, #12]
 8004450:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004452:	1a5b      	subs	r3, r3, r1
 8004454:	4543      	cmp	r3, r8
 8004456:	dcf0      	bgt.n	800443a <_printf_float+0x442>
 8004458:	e6fa      	b.n	8004250 <_printf_float+0x258>
 800445a:	f04f 0800 	mov.w	r8, #0
 800445e:	f104 0919 	add.w	r9, r4, #25
 8004462:	e7f4      	b.n	800444e <_printf_float+0x456>

08004464 <_printf_common>:
 8004464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004468:	4616      	mov	r6, r2
 800446a:	4699      	mov	r9, r3
 800446c:	688a      	ldr	r2, [r1, #8]
 800446e:	690b      	ldr	r3, [r1, #16]
 8004470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004474:	4293      	cmp	r3, r2
 8004476:	bfb8      	it	lt
 8004478:	4613      	movlt	r3, r2
 800447a:	6033      	str	r3, [r6, #0]
 800447c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004480:	4607      	mov	r7, r0
 8004482:	460c      	mov	r4, r1
 8004484:	b10a      	cbz	r2, 800448a <_printf_common+0x26>
 8004486:	3301      	adds	r3, #1
 8004488:	6033      	str	r3, [r6, #0]
 800448a:	6823      	ldr	r3, [r4, #0]
 800448c:	0699      	lsls	r1, r3, #26
 800448e:	bf42      	ittt	mi
 8004490:	6833      	ldrmi	r3, [r6, #0]
 8004492:	3302      	addmi	r3, #2
 8004494:	6033      	strmi	r3, [r6, #0]
 8004496:	6825      	ldr	r5, [r4, #0]
 8004498:	f015 0506 	ands.w	r5, r5, #6
 800449c:	d106      	bne.n	80044ac <_printf_common+0x48>
 800449e:	f104 0a19 	add.w	sl, r4, #25
 80044a2:	68e3      	ldr	r3, [r4, #12]
 80044a4:	6832      	ldr	r2, [r6, #0]
 80044a6:	1a9b      	subs	r3, r3, r2
 80044a8:	42ab      	cmp	r3, r5
 80044aa:	dc26      	bgt.n	80044fa <_printf_common+0x96>
 80044ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044b0:	1e13      	subs	r3, r2, #0
 80044b2:	6822      	ldr	r2, [r4, #0]
 80044b4:	bf18      	it	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	0692      	lsls	r2, r2, #26
 80044ba:	d42b      	bmi.n	8004514 <_printf_common+0xb0>
 80044bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044c0:	4649      	mov	r1, r9
 80044c2:	4638      	mov	r0, r7
 80044c4:	47c0      	blx	r8
 80044c6:	3001      	adds	r0, #1
 80044c8:	d01e      	beq.n	8004508 <_printf_common+0xa4>
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	68e5      	ldr	r5, [r4, #12]
 80044ce:	6832      	ldr	r2, [r6, #0]
 80044d0:	f003 0306 	and.w	r3, r3, #6
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	bf08      	it	eq
 80044d8:	1aad      	subeq	r5, r5, r2
 80044da:	68a3      	ldr	r3, [r4, #8]
 80044dc:	6922      	ldr	r2, [r4, #16]
 80044de:	bf0c      	ite	eq
 80044e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044e4:	2500      	movne	r5, #0
 80044e6:	4293      	cmp	r3, r2
 80044e8:	bfc4      	itt	gt
 80044ea:	1a9b      	subgt	r3, r3, r2
 80044ec:	18ed      	addgt	r5, r5, r3
 80044ee:	2600      	movs	r6, #0
 80044f0:	341a      	adds	r4, #26
 80044f2:	42b5      	cmp	r5, r6
 80044f4:	d11a      	bne.n	800452c <_printf_common+0xc8>
 80044f6:	2000      	movs	r0, #0
 80044f8:	e008      	b.n	800450c <_printf_common+0xa8>
 80044fa:	2301      	movs	r3, #1
 80044fc:	4652      	mov	r2, sl
 80044fe:	4649      	mov	r1, r9
 8004500:	4638      	mov	r0, r7
 8004502:	47c0      	blx	r8
 8004504:	3001      	adds	r0, #1
 8004506:	d103      	bne.n	8004510 <_printf_common+0xac>
 8004508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800450c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004510:	3501      	adds	r5, #1
 8004512:	e7c6      	b.n	80044a2 <_printf_common+0x3e>
 8004514:	18e1      	adds	r1, r4, r3
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	2030      	movs	r0, #48	; 0x30
 800451a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800451e:	4422      	add	r2, r4
 8004520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004528:	3302      	adds	r3, #2
 800452a:	e7c7      	b.n	80044bc <_printf_common+0x58>
 800452c:	2301      	movs	r3, #1
 800452e:	4622      	mov	r2, r4
 8004530:	4649      	mov	r1, r9
 8004532:	4638      	mov	r0, r7
 8004534:	47c0      	blx	r8
 8004536:	3001      	adds	r0, #1
 8004538:	d0e6      	beq.n	8004508 <_printf_common+0xa4>
 800453a:	3601      	adds	r6, #1
 800453c:	e7d9      	b.n	80044f2 <_printf_common+0x8e>
	...

08004540 <_printf_i>:
 8004540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004544:	7e0f      	ldrb	r7, [r1, #24]
 8004546:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004548:	2f78      	cmp	r7, #120	; 0x78
 800454a:	4691      	mov	r9, r2
 800454c:	4680      	mov	r8, r0
 800454e:	460c      	mov	r4, r1
 8004550:	469a      	mov	sl, r3
 8004552:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004556:	d807      	bhi.n	8004568 <_printf_i+0x28>
 8004558:	2f62      	cmp	r7, #98	; 0x62
 800455a:	d80a      	bhi.n	8004572 <_printf_i+0x32>
 800455c:	2f00      	cmp	r7, #0
 800455e:	f000 80d8 	beq.w	8004712 <_printf_i+0x1d2>
 8004562:	2f58      	cmp	r7, #88	; 0x58
 8004564:	f000 80a3 	beq.w	80046ae <_printf_i+0x16e>
 8004568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800456c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004570:	e03a      	b.n	80045e8 <_printf_i+0xa8>
 8004572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004576:	2b15      	cmp	r3, #21
 8004578:	d8f6      	bhi.n	8004568 <_printf_i+0x28>
 800457a:	a101      	add	r1, pc, #4	; (adr r1, 8004580 <_printf_i+0x40>)
 800457c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004580:	080045d9 	.word	0x080045d9
 8004584:	080045ed 	.word	0x080045ed
 8004588:	08004569 	.word	0x08004569
 800458c:	08004569 	.word	0x08004569
 8004590:	08004569 	.word	0x08004569
 8004594:	08004569 	.word	0x08004569
 8004598:	080045ed 	.word	0x080045ed
 800459c:	08004569 	.word	0x08004569
 80045a0:	08004569 	.word	0x08004569
 80045a4:	08004569 	.word	0x08004569
 80045a8:	08004569 	.word	0x08004569
 80045ac:	080046f9 	.word	0x080046f9
 80045b0:	0800461d 	.word	0x0800461d
 80045b4:	080046db 	.word	0x080046db
 80045b8:	08004569 	.word	0x08004569
 80045bc:	08004569 	.word	0x08004569
 80045c0:	0800471b 	.word	0x0800471b
 80045c4:	08004569 	.word	0x08004569
 80045c8:	0800461d 	.word	0x0800461d
 80045cc:	08004569 	.word	0x08004569
 80045d0:	08004569 	.word	0x08004569
 80045d4:	080046e3 	.word	0x080046e3
 80045d8:	682b      	ldr	r3, [r5, #0]
 80045da:	1d1a      	adds	r2, r3, #4
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	602a      	str	r2, [r5, #0]
 80045e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045e8:	2301      	movs	r3, #1
 80045ea:	e0a3      	b.n	8004734 <_printf_i+0x1f4>
 80045ec:	6820      	ldr	r0, [r4, #0]
 80045ee:	6829      	ldr	r1, [r5, #0]
 80045f0:	0606      	lsls	r6, r0, #24
 80045f2:	f101 0304 	add.w	r3, r1, #4
 80045f6:	d50a      	bpl.n	800460e <_printf_i+0xce>
 80045f8:	680e      	ldr	r6, [r1, #0]
 80045fa:	602b      	str	r3, [r5, #0]
 80045fc:	2e00      	cmp	r6, #0
 80045fe:	da03      	bge.n	8004608 <_printf_i+0xc8>
 8004600:	232d      	movs	r3, #45	; 0x2d
 8004602:	4276      	negs	r6, r6
 8004604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004608:	485e      	ldr	r0, [pc, #376]	; (8004784 <_printf_i+0x244>)
 800460a:	230a      	movs	r3, #10
 800460c:	e019      	b.n	8004642 <_printf_i+0x102>
 800460e:	680e      	ldr	r6, [r1, #0]
 8004610:	602b      	str	r3, [r5, #0]
 8004612:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004616:	bf18      	it	ne
 8004618:	b236      	sxthne	r6, r6
 800461a:	e7ef      	b.n	80045fc <_printf_i+0xbc>
 800461c:	682b      	ldr	r3, [r5, #0]
 800461e:	6820      	ldr	r0, [r4, #0]
 8004620:	1d19      	adds	r1, r3, #4
 8004622:	6029      	str	r1, [r5, #0]
 8004624:	0601      	lsls	r1, r0, #24
 8004626:	d501      	bpl.n	800462c <_printf_i+0xec>
 8004628:	681e      	ldr	r6, [r3, #0]
 800462a:	e002      	b.n	8004632 <_printf_i+0xf2>
 800462c:	0646      	lsls	r6, r0, #25
 800462e:	d5fb      	bpl.n	8004628 <_printf_i+0xe8>
 8004630:	881e      	ldrh	r6, [r3, #0]
 8004632:	4854      	ldr	r0, [pc, #336]	; (8004784 <_printf_i+0x244>)
 8004634:	2f6f      	cmp	r7, #111	; 0x6f
 8004636:	bf0c      	ite	eq
 8004638:	2308      	moveq	r3, #8
 800463a:	230a      	movne	r3, #10
 800463c:	2100      	movs	r1, #0
 800463e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004642:	6865      	ldr	r5, [r4, #4]
 8004644:	60a5      	str	r5, [r4, #8]
 8004646:	2d00      	cmp	r5, #0
 8004648:	bfa2      	ittt	ge
 800464a:	6821      	ldrge	r1, [r4, #0]
 800464c:	f021 0104 	bicge.w	r1, r1, #4
 8004650:	6021      	strge	r1, [r4, #0]
 8004652:	b90e      	cbnz	r6, 8004658 <_printf_i+0x118>
 8004654:	2d00      	cmp	r5, #0
 8004656:	d04d      	beq.n	80046f4 <_printf_i+0x1b4>
 8004658:	4615      	mov	r5, r2
 800465a:	fbb6 f1f3 	udiv	r1, r6, r3
 800465e:	fb03 6711 	mls	r7, r3, r1, r6
 8004662:	5dc7      	ldrb	r7, [r0, r7]
 8004664:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004668:	4637      	mov	r7, r6
 800466a:	42bb      	cmp	r3, r7
 800466c:	460e      	mov	r6, r1
 800466e:	d9f4      	bls.n	800465a <_printf_i+0x11a>
 8004670:	2b08      	cmp	r3, #8
 8004672:	d10b      	bne.n	800468c <_printf_i+0x14c>
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	07de      	lsls	r6, r3, #31
 8004678:	d508      	bpl.n	800468c <_printf_i+0x14c>
 800467a:	6923      	ldr	r3, [r4, #16]
 800467c:	6861      	ldr	r1, [r4, #4]
 800467e:	4299      	cmp	r1, r3
 8004680:	bfde      	ittt	le
 8004682:	2330      	movle	r3, #48	; 0x30
 8004684:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004688:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800468c:	1b52      	subs	r2, r2, r5
 800468e:	6122      	str	r2, [r4, #16]
 8004690:	f8cd a000 	str.w	sl, [sp]
 8004694:	464b      	mov	r3, r9
 8004696:	aa03      	add	r2, sp, #12
 8004698:	4621      	mov	r1, r4
 800469a:	4640      	mov	r0, r8
 800469c:	f7ff fee2 	bl	8004464 <_printf_common>
 80046a0:	3001      	adds	r0, #1
 80046a2:	d14c      	bne.n	800473e <_printf_i+0x1fe>
 80046a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046a8:	b004      	add	sp, #16
 80046aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ae:	4835      	ldr	r0, [pc, #212]	; (8004784 <_printf_i+0x244>)
 80046b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046b4:	6829      	ldr	r1, [r5, #0]
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80046bc:	6029      	str	r1, [r5, #0]
 80046be:	061d      	lsls	r5, r3, #24
 80046c0:	d514      	bpl.n	80046ec <_printf_i+0x1ac>
 80046c2:	07df      	lsls	r7, r3, #31
 80046c4:	bf44      	itt	mi
 80046c6:	f043 0320 	orrmi.w	r3, r3, #32
 80046ca:	6023      	strmi	r3, [r4, #0]
 80046cc:	b91e      	cbnz	r6, 80046d6 <_printf_i+0x196>
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	f023 0320 	bic.w	r3, r3, #32
 80046d4:	6023      	str	r3, [r4, #0]
 80046d6:	2310      	movs	r3, #16
 80046d8:	e7b0      	b.n	800463c <_printf_i+0xfc>
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	f043 0320 	orr.w	r3, r3, #32
 80046e0:	6023      	str	r3, [r4, #0]
 80046e2:	2378      	movs	r3, #120	; 0x78
 80046e4:	4828      	ldr	r0, [pc, #160]	; (8004788 <_printf_i+0x248>)
 80046e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046ea:	e7e3      	b.n	80046b4 <_printf_i+0x174>
 80046ec:	0659      	lsls	r1, r3, #25
 80046ee:	bf48      	it	mi
 80046f0:	b2b6      	uxthmi	r6, r6
 80046f2:	e7e6      	b.n	80046c2 <_printf_i+0x182>
 80046f4:	4615      	mov	r5, r2
 80046f6:	e7bb      	b.n	8004670 <_printf_i+0x130>
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	6826      	ldr	r6, [r4, #0]
 80046fc:	6961      	ldr	r1, [r4, #20]
 80046fe:	1d18      	adds	r0, r3, #4
 8004700:	6028      	str	r0, [r5, #0]
 8004702:	0635      	lsls	r5, r6, #24
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	d501      	bpl.n	800470c <_printf_i+0x1cc>
 8004708:	6019      	str	r1, [r3, #0]
 800470a:	e002      	b.n	8004712 <_printf_i+0x1d2>
 800470c:	0670      	lsls	r0, r6, #25
 800470e:	d5fb      	bpl.n	8004708 <_printf_i+0x1c8>
 8004710:	8019      	strh	r1, [r3, #0]
 8004712:	2300      	movs	r3, #0
 8004714:	6123      	str	r3, [r4, #16]
 8004716:	4615      	mov	r5, r2
 8004718:	e7ba      	b.n	8004690 <_printf_i+0x150>
 800471a:	682b      	ldr	r3, [r5, #0]
 800471c:	1d1a      	adds	r2, r3, #4
 800471e:	602a      	str	r2, [r5, #0]
 8004720:	681d      	ldr	r5, [r3, #0]
 8004722:	6862      	ldr	r2, [r4, #4]
 8004724:	2100      	movs	r1, #0
 8004726:	4628      	mov	r0, r5
 8004728:	f7fb fd5a 	bl	80001e0 <memchr>
 800472c:	b108      	cbz	r0, 8004732 <_printf_i+0x1f2>
 800472e:	1b40      	subs	r0, r0, r5
 8004730:	6060      	str	r0, [r4, #4]
 8004732:	6863      	ldr	r3, [r4, #4]
 8004734:	6123      	str	r3, [r4, #16]
 8004736:	2300      	movs	r3, #0
 8004738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800473c:	e7a8      	b.n	8004690 <_printf_i+0x150>
 800473e:	6923      	ldr	r3, [r4, #16]
 8004740:	462a      	mov	r2, r5
 8004742:	4649      	mov	r1, r9
 8004744:	4640      	mov	r0, r8
 8004746:	47d0      	blx	sl
 8004748:	3001      	adds	r0, #1
 800474a:	d0ab      	beq.n	80046a4 <_printf_i+0x164>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	079b      	lsls	r3, r3, #30
 8004750:	d413      	bmi.n	800477a <_printf_i+0x23a>
 8004752:	68e0      	ldr	r0, [r4, #12]
 8004754:	9b03      	ldr	r3, [sp, #12]
 8004756:	4298      	cmp	r0, r3
 8004758:	bfb8      	it	lt
 800475a:	4618      	movlt	r0, r3
 800475c:	e7a4      	b.n	80046a8 <_printf_i+0x168>
 800475e:	2301      	movs	r3, #1
 8004760:	4632      	mov	r2, r6
 8004762:	4649      	mov	r1, r9
 8004764:	4640      	mov	r0, r8
 8004766:	47d0      	blx	sl
 8004768:	3001      	adds	r0, #1
 800476a:	d09b      	beq.n	80046a4 <_printf_i+0x164>
 800476c:	3501      	adds	r5, #1
 800476e:	68e3      	ldr	r3, [r4, #12]
 8004770:	9903      	ldr	r1, [sp, #12]
 8004772:	1a5b      	subs	r3, r3, r1
 8004774:	42ab      	cmp	r3, r5
 8004776:	dcf2      	bgt.n	800475e <_printf_i+0x21e>
 8004778:	e7eb      	b.n	8004752 <_printf_i+0x212>
 800477a:	2500      	movs	r5, #0
 800477c:	f104 0619 	add.w	r6, r4, #25
 8004780:	e7f5      	b.n	800476e <_printf_i+0x22e>
 8004782:	bf00      	nop
 8004784:	0800694e 	.word	0x0800694e
 8004788:	0800695f 	.word	0x0800695f

0800478c <quorem>:
 800478c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004790:	6903      	ldr	r3, [r0, #16]
 8004792:	690c      	ldr	r4, [r1, #16]
 8004794:	42a3      	cmp	r3, r4
 8004796:	4607      	mov	r7, r0
 8004798:	f2c0 8081 	blt.w	800489e <quorem+0x112>
 800479c:	3c01      	subs	r4, #1
 800479e:	f101 0814 	add.w	r8, r1, #20
 80047a2:	f100 0514 	add.w	r5, r0, #20
 80047a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80047b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80047b4:	3301      	adds	r3, #1
 80047b6:	429a      	cmp	r2, r3
 80047b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80047bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80047c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80047c4:	d331      	bcc.n	800482a <quorem+0x9e>
 80047c6:	f04f 0e00 	mov.w	lr, #0
 80047ca:	4640      	mov	r0, r8
 80047cc:	46ac      	mov	ip, r5
 80047ce:	46f2      	mov	sl, lr
 80047d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80047d4:	b293      	uxth	r3, r2
 80047d6:	fb06 e303 	mla	r3, r6, r3, lr
 80047da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047de:	b29b      	uxth	r3, r3
 80047e0:	ebaa 0303 	sub.w	r3, sl, r3
 80047e4:	f8dc a000 	ldr.w	sl, [ip]
 80047e8:	0c12      	lsrs	r2, r2, #16
 80047ea:	fa13 f38a 	uxtah	r3, r3, sl
 80047ee:	fb06 e202 	mla	r2, r6, r2, lr
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	9b00      	ldr	r3, [sp, #0]
 80047f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047fa:	b292      	uxth	r2, r2
 80047fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004800:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004804:	f8bd 3000 	ldrh.w	r3, [sp]
 8004808:	4581      	cmp	r9, r0
 800480a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800480e:	f84c 3b04 	str.w	r3, [ip], #4
 8004812:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004816:	d2db      	bcs.n	80047d0 <quorem+0x44>
 8004818:	f855 300b 	ldr.w	r3, [r5, fp]
 800481c:	b92b      	cbnz	r3, 800482a <quorem+0x9e>
 800481e:	9b01      	ldr	r3, [sp, #4]
 8004820:	3b04      	subs	r3, #4
 8004822:	429d      	cmp	r5, r3
 8004824:	461a      	mov	r2, r3
 8004826:	d32e      	bcc.n	8004886 <quorem+0xfa>
 8004828:	613c      	str	r4, [r7, #16]
 800482a:	4638      	mov	r0, r7
 800482c:	f001 f8c6 	bl	80059bc <__mcmp>
 8004830:	2800      	cmp	r0, #0
 8004832:	db24      	blt.n	800487e <quorem+0xf2>
 8004834:	3601      	adds	r6, #1
 8004836:	4628      	mov	r0, r5
 8004838:	f04f 0c00 	mov.w	ip, #0
 800483c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004840:	f8d0 e000 	ldr.w	lr, [r0]
 8004844:	b293      	uxth	r3, r2
 8004846:	ebac 0303 	sub.w	r3, ip, r3
 800484a:	0c12      	lsrs	r2, r2, #16
 800484c:	fa13 f38e 	uxtah	r3, r3, lr
 8004850:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004854:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004858:	b29b      	uxth	r3, r3
 800485a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800485e:	45c1      	cmp	r9, r8
 8004860:	f840 3b04 	str.w	r3, [r0], #4
 8004864:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004868:	d2e8      	bcs.n	800483c <quorem+0xb0>
 800486a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800486e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004872:	b922      	cbnz	r2, 800487e <quorem+0xf2>
 8004874:	3b04      	subs	r3, #4
 8004876:	429d      	cmp	r5, r3
 8004878:	461a      	mov	r2, r3
 800487a:	d30a      	bcc.n	8004892 <quorem+0x106>
 800487c:	613c      	str	r4, [r7, #16]
 800487e:	4630      	mov	r0, r6
 8004880:	b003      	add	sp, #12
 8004882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	3b04      	subs	r3, #4
 800488a:	2a00      	cmp	r2, #0
 800488c:	d1cc      	bne.n	8004828 <quorem+0x9c>
 800488e:	3c01      	subs	r4, #1
 8004890:	e7c7      	b.n	8004822 <quorem+0x96>
 8004892:	6812      	ldr	r2, [r2, #0]
 8004894:	3b04      	subs	r3, #4
 8004896:	2a00      	cmp	r2, #0
 8004898:	d1f0      	bne.n	800487c <quorem+0xf0>
 800489a:	3c01      	subs	r4, #1
 800489c:	e7eb      	b.n	8004876 <quorem+0xea>
 800489e:	2000      	movs	r0, #0
 80048a0:	e7ee      	b.n	8004880 <quorem+0xf4>
 80048a2:	0000      	movs	r0, r0
 80048a4:	0000      	movs	r0, r0
	...

080048a8 <_dtoa_r>:
 80048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ac:	ed2d 8b04 	vpush	{d8-d9}
 80048b0:	ec57 6b10 	vmov	r6, r7, d0
 80048b4:	b093      	sub	sp, #76	; 0x4c
 80048b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80048b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80048bc:	9106      	str	r1, [sp, #24]
 80048be:	ee10 aa10 	vmov	sl, s0
 80048c2:	4604      	mov	r4, r0
 80048c4:	9209      	str	r2, [sp, #36]	; 0x24
 80048c6:	930c      	str	r3, [sp, #48]	; 0x30
 80048c8:	46bb      	mov	fp, r7
 80048ca:	b975      	cbnz	r5, 80048ea <_dtoa_r+0x42>
 80048cc:	2010      	movs	r0, #16
 80048ce:	f000 fddd 	bl	800548c <malloc>
 80048d2:	4602      	mov	r2, r0
 80048d4:	6260      	str	r0, [r4, #36]	; 0x24
 80048d6:	b920      	cbnz	r0, 80048e2 <_dtoa_r+0x3a>
 80048d8:	4ba7      	ldr	r3, [pc, #668]	; (8004b78 <_dtoa_r+0x2d0>)
 80048da:	21ea      	movs	r1, #234	; 0xea
 80048dc:	48a7      	ldr	r0, [pc, #668]	; (8004b7c <_dtoa_r+0x2d4>)
 80048de:	f001 fa75 	bl	8005dcc <__assert_func>
 80048e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80048e6:	6005      	str	r5, [r0, #0]
 80048e8:	60c5      	str	r5, [r0, #12]
 80048ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048ec:	6819      	ldr	r1, [r3, #0]
 80048ee:	b151      	cbz	r1, 8004906 <_dtoa_r+0x5e>
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	604a      	str	r2, [r1, #4]
 80048f4:	2301      	movs	r3, #1
 80048f6:	4093      	lsls	r3, r2
 80048f8:	608b      	str	r3, [r1, #8]
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 fe1c 	bl	8005538 <_Bfree>
 8004900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004902:	2200      	movs	r2, #0
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	1e3b      	subs	r3, r7, #0
 8004908:	bfaa      	itet	ge
 800490a:	2300      	movge	r3, #0
 800490c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004910:	f8c8 3000 	strge.w	r3, [r8]
 8004914:	4b9a      	ldr	r3, [pc, #616]	; (8004b80 <_dtoa_r+0x2d8>)
 8004916:	bfbc      	itt	lt
 8004918:	2201      	movlt	r2, #1
 800491a:	f8c8 2000 	strlt.w	r2, [r8]
 800491e:	ea33 030b 	bics.w	r3, r3, fp
 8004922:	d11b      	bne.n	800495c <_dtoa_r+0xb4>
 8004924:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004926:	f242 730f 	movw	r3, #9999	; 0x270f
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004930:	4333      	orrs	r3, r6
 8004932:	f000 8592 	beq.w	800545a <_dtoa_r+0xbb2>
 8004936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004938:	b963      	cbnz	r3, 8004954 <_dtoa_r+0xac>
 800493a:	4b92      	ldr	r3, [pc, #584]	; (8004b84 <_dtoa_r+0x2dc>)
 800493c:	e022      	b.n	8004984 <_dtoa_r+0xdc>
 800493e:	4b92      	ldr	r3, [pc, #584]	; (8004b88 <_dtoa_r+0x2e0>)
 8004940:	9301      	str	r3, [sp, #4]
 8004942:	3308      	adds	r3, #8
 8004944:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004946:	6013      	str	r3, [r2, #0]
 8004948:	9801      	ldr	r0, [sp, #4]
 800494a:	b013      	add	sp, #76	; 0x4c
 800494c:	ecbd 8b04 	vpop	{d8-d9}
 8004950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004954:	4b8b      	ldr	r3, [pc, #556]	; (8004b84 <_dtoa_r+0x2dc>)
 8004956:	9301      	str	r3, [sp, #4]
 8004958:	3303      	adds	r3, #3
 800495a:	e7f3      	b.n	8004944 <_dtoa_r+0x9c>
 800495c:	2200      	movs	r2, #0
 800495e:	2300      	movs	r3, #0
 8004960:	4650      	mov	r0, sl
 8004962:	4659      	mov	r1, fp
 8004964:	f7fc f8b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004968:	ec4b ab19 	vmov	d9, sl, fp
 800496c:	4680      	mov	r8, r0
 800496e:	b158      	cbz	r0, 8004988 <_dtoa_r+0xe0>
 8004970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004972:	2301      	movs	r3, #1
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 856b 	beq.w	8005454 <_dtoa_r+0xbac>
 800497e:	4883      	ldr	r0, [pc, #524]	; (8004b8c <_dtoa_r+0x2e4>)
 8004980:	6018      	str	r0, [r3, #0]
 8004982:	1e43      	subs	r3, r0, #1
 8004984:	9301      	str	r3, [sp, #4]
 8004986:	e7df      	b.n	8004948 <_dtoa_r+0xa0>
 8004988:	ec4b ab10 	vmov	d0, sl, fp
 800498c:	aa10      	add	r2, sp, #64	; 0x40
 800498e:	a911      	add	r1, sp, #68	; 0x44
 8004990:	4620      	mov	r0, r4
 8004992:	f001 f8b9 	bl	8005b08 <__d2b>
 8004996:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800499a:	ee08 0a10 	vmov	s16, r0
 800499e:	2d00      	cmp	r5, #0
 80049a0:	f000 8084 	beq.w	8004aac <_dtoa_r+0x204>
 80049a4:	ee19 3a90 	vmov	r3, s19
 80049a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80049b0:	4656      	mov	r6, sl
 80049b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80049b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80049ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80049be:	4b74      	ldr	r3, [pc, #464]	; (8004b90 <_dtoa_r+0x2e8>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	4630      	mov	r0, r6
 80049c4:	4639      	mov	r1, r7
 80049c6:	f7fb fc5f 	bl	8000288 <__aeabi_dsub>
 80049ca:	a365      	add	r3, pc, #404	; (adr r3, 8004b60 <_dtoa_r+0x2b8>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fe12 	bl	80005f8 <__aeabi_dmul>
 80049d4:	a364      	add	r3, pc, #400	; (adr r3, 8004b68 <_dtoa_r+0x2c0>)
 80049d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049da:	f7fb fc57 	bl	800028c <__adddf3>
 80049de:	4606      	mov	r6, r0
 80049e0:	4628      	mov	r0, r5
 80049e2:	460f      	mov	r7, r1
 80049e4:	f7fb fd9e 	bl	8000524 <__aeabi_i2d>
 80049e8:	a361      	add	r3, pc, #388	; (adr r3, 8004b70 <_dtoa_r+0x2c8>)
 80049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ee:	f7fb fe03 	bl	80005f8 <__aeabi_dmul>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4630      	mov	r0, r6
 80049f8:	4639      	mov	r1, r7
 80049fa:	f7fb fc47 	bl	800028c <__adddf3>
 80049fe:	4606      	mov	r6, r0
 8004a00:	460f      	mov	r7, r1
 8004a02:	f7fc f8a9 	bl	8000b58 <__aeabi_d2iz>
 8004a06:	2200      	movs	r2, #0
 8004a08:	9000      	str	r0, [sp, #0]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	4639      	mov	r1, r7
 8004a10:	f7fc f864 	bl	8000adc <__aeabi_dcmplt>
 8004a14:	b150      	cbz	r0, 8004a2c <_dtoa_r+0x184>
 8004a16:	9800      	ldr	r0, [sp, #0]
 8004a18:	f7fb fd84 	bl	8000524 <__aeabi_i2d>
 8004a1c:	4632      	mov	r2, r6
 8004a1e:	463b      	mov	r3, r7
 8004a20:	f7fc f852 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a24:	b910      	cbnz	r0, 8004a2c <_dtoa_r+0x184>
 8004a26:	9b00      	ldr	r3, [sp, #0]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	9b00      	ldr	r3, [sp, #0]
 8004a2e:	2b16      	cmp	r3, #22
 8004a30:	d85a      	bhi.n	8004ae8 <_dtoa_r+0x240>
 8004a32:	9a00      	ldr	r2, [sp, #0]
 8004a34:	4b57      	ldr	r3, [pc, #348]	; (8004b94 <_dtoa_r+0x2ec>)
 8004a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3e:	ec51 0b19 	vmov	r0, r1, d9
 8004a42:	f7fc f84b 	bl	8000adc <__aeabi_dcmplt>
 8004a46:	2800      	cmp	r0, #0
 8004a48:	d050      	beq.n	8004aec <_dtoa_r+0x244>
 8004a4a:	9b00      	ldr	r3, [sp, #0]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	2300      	movs	r3, #0
 8004a52:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a56:	1b5d      	subs	r5, r3, r5
 8004a58:	1e6b      	subs	r3, r5, #1
 8004a5a:	9305      	str	r3, [sp, #20]
 8004a5c:	bf45      	ittet	mi
 8004a5e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004a62:	9304      	strmi	r3, [sp, #16]
 8004a64:	2300      	movpl	r3, #0
 8004a66:	2300      	movmi	r3, #0
 8004a68:	bf4c      	ite	mi
 8004a6a:	9305      	strmi	r3, [sp, #20]
 8004a6c:	9304      	strpl	r3, [sp, #16]
 8004a6e:	9b00      	ldr	r3, [sp, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	db3d      	blt.n	8004af0 <_dtoa_r+0x248>
 8004a74:	9b05      	ldr	r3, [sp, #20]
 8004a76:	9a00      	ldr	r2, [sp, #0]
 8004a78:	920a      	str	r2, [sp, #40]	; 0x28
 8004a7a:	4413      	add	r3, r2
 8004a7c:	9305      	str	r3, [sp, #20]
 8004a7e:	2300      	movs	r3, #0
 8004a80:	9307      	str	r3, [sp, #28]
 8004a82:	9b06      	ldr	r3, [sp, #24]
 8004a84:	2b09      	cmp	r3, #9
 8004a86:	f200 8089 	bhi.w	8004b9c <_dtoa_r+0x2f4>
 8004a8a:	2b05      	cmp	r3, #5
 8004a8c:	bfc4      	itt	gt
 8004a8e:	3b04      	subgt	r3, #4
 8004a90:	9306      	strgt	r3, [sp, #24]
 8004a92:	9b06      	ldr	r3, [sp, #24]
 8004a94:	f1a3 0302 	sub.w	r3, r3, #2
 8004a98:	bfcc      	ite	gt
 8004a9a:	2500      	movgt	r5, #0
 8004a9c:	2501      	movle	r5, #1
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	f200 8087 	bhi.w	8004bb2 <_dtoa_r+0x30a>
 8004aa4:	e8df f003 	tbb	[pc, r3]
 8004aa8:	59383a2d 	.word	0x59383a2d
 8004aac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004ab0:	441d      	add	r5, r3
 8004ab2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004ab6:	2b20      	cmp	r3, #32
 8004ab8:	bfc1      	itttt	gt
 8004aba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004abe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004ac2:	fa0b f303 	lslgt.w	r3, fp, r3
 8004ac6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004aca:	bfda      	itte	le
 8004acc:	f1c3 0320 	rsble	r3, r3, #32
 8004ad0:	fa06 f003 	lslle.w	r0, r6, r3
 8004ad4:	4318      	orrgt	r0, r3
 8004ad6:	f7fb fd15 	bl	8000504 <__aeabi_ui2d>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4606      	mov	r6, r0
 8004ade:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ae2:	3d01      	subs	r5, #1
 8004ae4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ae6:	e76a      	b.n	80049be <_dtoa_r+0x116>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e7b2      	b.n	8004a52 <_dtoa_r+0x1aa>
 8004aec:	900b      	str	r0, [sp, #44]	; 0x2c
 8004aee:	e7b1      	b.n	8004a54 <_dtoa_r+0x1ac>
 8004af0:	9b04      	ldr	r3, [sp, #16]
 8004af2:	9a00      	ldr	r2, [sp, #0]
 8004af4:	1a9b      	subs	r3, r3, r2
 8004af6:	9304      	str	r3, [sp, #16]
 8004af8:	4253      	negs	r3, r2
 8004afa:	9307      	str	r3, [sp, #28]
 8004afc:	2300      	movs	r3, #0
 8004afe:	930a      	str	r3, [sp, #40]	; 0x28
 8004b00:	e7bf      	b.n	8004a82 <_dtoa_r+0x1da>
 8004b02:	2300      	movs	r3, #0
 8004b04:	9308      	str	r3, [sp, #32]
 8004b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	dc55      	bgt.n	8004bb8 <_dtoa_r+0x310>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b12:	461a      	mov	r2, r3
 8004b14:	9209      	str	r2, [sp, #36]	; 0x24
 8004b16:	e00c      	b.n	8004b32 <_dtoa_r+0x28a>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e7f3      	b.n	8004b04 <_dtoa_r+0x25c>
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b20:	9308      	str	r3, [sp, #32]
 8004b22:	9b00      	ldr	r3, [sp, #0]
 8004b24:	4413      	add	r3, r2
 8004b26:	9302      	str	r3, [sp, #8]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	9303      	str	r3, [sp, #12]
 8004b2e:	bfb8      	it	lt
 8004b30:	2301      	movlt	r3, #1
 8004b32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004b34:	2200      	movs	r2, #0
 8004b36:	6042      	str	r2, [r0, #4]
 8004b38:	2204      	movs	r2, #4
 8004b3a:	f102 0614 	add.w	r6, r2, #20
 8004b3e:	429e      	cmp	r6, r3
 8004b40:	6841      	ldr	r1, [r0, #4]
 8004b42:	d93d      	bls.n	8004bc0 <_dtoa_r+0x318>
 8004b44:	4620      	mov	r0, r4
 8004b46:	f000 fcb7 	bl	80054b8 <_Balloc>
 8004b4a:	9001      	str	r0, [sp, #4]
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d13b      	bne.n	8004bc8 <_dtoa_r+0x320>
 8004b50:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <_dtoa_r+0x2f0>)
 8004b52:	4602      	mov	r2, r0
 8004b54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b58:	e6c0      	b.n	80048dc <_dtoa_r+0x34>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e7df      	b.n	8004b1e <_dtoa_r+0x276>
 8004b5e:	bf00      	nop
 8004b60:	636f4361 	.word	0x636f4361
 8004b64:	3fd287a7 	.word	0x3fd287a7
 8004b68:	8b60c8b3 	.word	0x8b60c8b3
 8004b6c:	3fc68a28 	.word	0x3fc68a28
 8004b70:	509f79fb 	.word	0x509f79fb
 8004b74:	3fd34413 	.word	0x3fd34413
 8004b78:	0800697d 	.word	0x0800697d
 8004b7c:	08006994 	.word	0x08006994
 8004b80:	7ff00000 	.word	0x7ff00000
 8004b84:	08006979 	.word	0x08006979
 8004b88:	08006970 	.word	0x08006970
 8004b8c:	0800694d 	.word	0x0800694d
 8004b90:	3ff80000 	.word	0x3ff80000
 8004b94:	08006a88 	.word	0x08006a88
 8004b98:	080069ef 	.word	0x080069ef
 8004b9c:	2501      	movs	r5, #1
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	9306      	str	r3, [sp, #24]
 8004ba2:	9508      	str	r5, [sp, #32]
 8004ba4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ba8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004bac:	2200      	movs	r2, #0
 8004bae:	2312      	movs	r3, #18
 8004bb0:	e7b0      	b.n	8004b14 <_dtoa_r+0x26c>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	9308      	str	r3, [sp, #32]
 8004bb6:	e7f5      	b.n	8004ba4 <_dtoa_r+0x2fc>
 8004bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004bbe:	e7b8      	b.n	8004b32 <_dtoa_r+0x28a>
 8004bc0:	3101      	adds	r1, #1
 8004bc2:	6041      	str	r1, [r0, #4]
 8004bc4:	0052      	lsls	r2, r2, #1
 8004bc6:	e7b8      	b.n	8004b3a <_dtoa_r+0x292>
 8004bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bca:	9a01      	ldr	r2, [sp, #4]
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	2b0e      	cmp	r3, #14
 8004bd2:	f200 809d 	bhi.w	8004d10 <_dtoa_r+0x468>
 8004bd6:	2d00      	cmp	r5, #0
 8004bd8:	f000 809a 	beq.w	8004d10 <_dtoa_r+0x468>
 8004bdc:	9b00      	ldr	r3, [sp, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	dd32      	ble.n	8004c48 <_dtoa_r+0x3a0>
 8004be2:	4ab7      	ldr	r2, [pc, #732]	; (8004ec0 <_dtoa_r+0x618>)
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004bf0:	9b00      	ldr	r3, [sp, #0]
 8004bf2:	05d8      	lsls	r0, r3, #23
 8004bf4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004bf8:	d516      	bpl.n	8004c28 <_dtoa_r+0x380>
 8004bfa:	4bb2      	ldr	r3, [pc, #712]	; (8004ec4 <_dtoa_r+0x61c>)
 8004bfc:	ec51 0b19 	vmov	r0, r1, d9
 8004c00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c04:	f7fb fe22 	bl	800084c <__aeabi_ddiv>
 8004c08:	f007 070f 	and.w	r7, r7, #15
 8004c0c:	4682      	mov	sl, r0
 8004c0e:	468b      	mov	fp, r1
 8004c10:	2503      	movs	r5, #3
 8004c12:	4eac      	ldr	r6, [pc, #688]	; (8004ec4 <_dtoa_r+0x61c>)
 8004c14:	b957      	cbnz	r7, 8004c2c <_dtoa_r+0x384>
 8004c16:	4642      	mov	r2, r8
 8004c18:	464b      	mov	r3, r9
 8004c1a:	4650      	mov	r0, sl
 8004c1c:	4659      	mov	r1, fp
 8004c1e:	f7fb fe15 	bl	800084c <__aeabi_ddiv>
 8004c22:	4682      	mov	sl, r0
 8004c24:	468b      	mov	fp, r1
 8004c26:	e028      	b.n	8004c7a <_dtoa_r+0x3d2>
 8004c28:	2502      	movs	r5, #2
 8004c2a:	e7f2      	b.n	8004c12 <_dtoa_r+0x36a>
 8004c2c:	07f9      	lsls	r1, r7, #31
 8004c2e:	d508      	bpl.n	8004c42 <_dtoa_r+0x39a>
 8004c30:	4640      	mov	r0, r8
 8004c32:	4649      	mov	r1, r9
 8004c34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c38:	f7fb fcde 	bl	80005f8 <__aeabi_dmul>
 8004c3c:	3501      	adds	r5, #1
 8004c3e:	4680      	mov	r8, r0
 8004c40:	4689      	mov	r9, r1
 8004c42:	107f      	asrs	r7, r7, #1
 8004c44:	3608      	adds	r6, #8
 8004c46:	e7e5      	b.n	8004c14 <_dtoa_r+0x36c>
 8004c48:	f000 809b 	beq.w	8004d82 <_dtoa_r+0x4da>
 8004c4c:	9b00      	ldr	r3, [sp, #0]
 8004c4e:	4f9d      	ldr	r7, [pc, #628]	; (8004ec4 <_dtoa_r+0x61c>)
 8004c50:	425e      	negs	r6, r3
 8004c52:	4b9b      	ldr	r3, [pc, #620]	; (8004ec0 <_dtoa_r+0x618>)
 8004c54:	f006 020f 	and.w	r2, r6, #15
 8004c58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	ec51 0b19 	vmov	r0, r1, d9
 8004c64:	f7fb fcc8 	bl	80005f8 <__aeabi_dmul>
 8004c68:	1136      	asrs	r6, r6, #4
 8004c6a:	4682      	mov	sl, r0
 8004c6c:	468b      	mov	fp, r1
 8004c6e:	2300      	movs	r3, #0
 8004c70:	2502      	movs	r5, #2
 8004c72:	2e00      	cmp	r6, #0
 8004c74:	d17a      	bne.n	8004d6c <_dtoa_r+0x4c4>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1d3      	bne.n	8004c22 <_dtoa_r+0x37a>
 8004c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 8082 	beq.w	8004d86 <_dtoa_r+0x4de>
 8004c82:	4b91      	ldr	r3, [pc, #580]	; (8004ec8 <_dtoa_r+0x620>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	4650      	mov	r0, sl
 8004c88:	4659      	mov	r1, fp
 8004c8a:	f7fb ff27 	bl	8000adc <__aeabi_dcmplt>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d079      	beq.n	8004d86 <_dtoa_r+0x4de>
 8004c92:	9b03      	ldr	r3, [sp, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d076      	beq.n	8004d86 <_dtoa_r+0x4de>
 8004c98:	9b02      	ldr	r3, [sp, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	dd36      	ble.n	8004d0c <_dtoa_r+0x464>
 8004c9e:	9b00      	ldr	r3, [sp, #0]
 8004ca0:	4650      	mov	r0, sl
 8004ca2:	4659      	mov	r1, fp
 8004ca4:	1e5f      	subs	r7, r3, #1
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	4b88      	ldr	r3, [pc, #544]	; (8004ecc <_dtoa_r+0x624>)
 8004caa:	f7fb fca5 	bl	80005f8 <__aeabi_dmul>
 8004cae:	9e02      	ldr	r6, [sp, #8]
 8004cb0:	4682      	mov	sl, r0
 8004cb2:	468b      	mov	fp, r1
 8004cb4:	3501      	adds	r5, #1
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f7fb fc34 	bl	8000524 <__aeabi_i2d>
 8004cbc:	4652      	mov	r2, sl
 8004cbe:	465b      	mov	r3, fp
 8004cc0:	f7fb fc9a 	bl	80005f8 <__aeabi_dmul>
 8004cc4:	4b82      	ldr	r3, [pc, #520]	; (8004ed0 <_dtoa_r+0x628>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f7fb fae0 	bl	800028c <__adddf3>
 8004ccc:	46d0      	mov	r8, sl
 8004cce:	46d9      	mov	r9, fp
 8004cd0:	4682      	mov	sl, r0
 8004cd2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004cd6:	2e00      	cmp	r6, #0
 8004cd8:	d158      	bne.n	8004d8c <_dtoa_r+0x4e4>
 8004cda:	4b7e      	ldr	r3, [pc, #504]	; (8004ed4 <_dtoa_r+0x62c>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	4640      	mov	r0, r8
 8004ce0:	4649      	mov	r1, r9
 8004ce2:	f7fb fad1 	bl	8000288 <__aeabi_dsub>
 8004ce6:	4652      	mov	r2, sl
 8004ce8:	465b      	mov	r3, fp
 8004cea:	4680      	mov	r8, r0
 8004cec:	4689      	mov	r9, r1
 8004cee:	f7fb ff13 	bl	8000b18 <__aeabi_dcmpgt>
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f040 8295 	bne.w	8005222 <_dtoa_r+0x97a>
 8004cf8:	4652      	mov	r2, sl
 8004cfa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004cfe:	4640      	mov	r0, r8
 8004d00:	4649      	mov	r1, r9
 8004d02:	f7fb feeb 	bl	8000adc <__aeabi_dcmplt>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	f040 8289 	bne.w	800521e <_dtoa_r+0x976>
 8004d0c:	ec5b ab19 	vmov	sl, fp, d9
 8004d10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f2c0 8148 	blt.w	8004fa8 <_dtoa_r+0x700>
 8004d18:	9a00      	ldr	r2, [sp, #0]
 8004d1a:	2a0e      	cmp	r2, #14
 8004d1c:	f300 8144 	bgt.w	8004fa8 <_dtoa_r+0x700>
 8004d20:	4b67      	ldr	r3, [pc, #412]	; (8004ec0 <_dtoa_r+0x618>)
 8004d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f280 80d5 	bge.w	8004edc <_dtoa_r+0x634>
 8004d32:	9b03      	ldr	r3, [sp, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f300 80d1 	bgt.w	8004edc <_dtoa_r+0x634>
 8004d3a:	f040 826f 	bne.w	800521c <_dtoa_r+0x974>
 8004d3e:	4b65      	ldr	r3, [pc, #404]	; (8004ed4 <_dtoa_r+0x62c>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	4640      	mov	r0, r8
 8004d44:	4649      	mov	r1, r9
 8004d46:	f7fb fc57 	bl	80005f8 <__aeabi_dmul>
 8004d4a:	4652      	mov	r2, sl
 8004d4c:	465b      	mov	r3, fp
 8004d4e:	f7fb fed9 	bl	8000b04 <__aeabi_dcmpge>
 8004d52:	9e03      	ldr	r6, [sp, #12]
 8004d54:	4637      	mov	r7, r6
 8004d56:	2800      	cmp	r0, #0
 8004d58:	f040 8245 	bne.w	80051e6 <_dtoa_r+0x93e>
 8004d5c:	9d01      	ldr	r5, [sp, #4]
 8004d5e:	2331      	movs	r3, #49	; 0x31
 8004d60:	f805 3b01 	strb.w	r3, [r5], #1
 8004d64:	9b00      	ldr	r3, [sp, #0]
 8004d66:	3301      	adds	r3, #1
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	e240      	b.n	80051ee <_dtoa_r+0x946>
 8004d6c:	07f2      	lsls	r2, r6, #31
 8004d6e:	d505      	bpl.n	8004d7c <_dtoa_r+0x4d4>
 8004d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d74:	f7fb fc40 	bl	80005f8 <__aeabi_dmul>
 8004d78:	3501      	adds	r5, #1
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	1076      	asrs	r6, r6, #1
 8004d7e:	3708      	adds	r7, #8
 8004d80:	e777      	b.n	8004c72 <_dtoa_r+0x3ca>
 8004d82:	2502      	movs	r5, #2
 8004d84:	e779      	b.n	8004c7a <_dtoa_r+0x3d2>
 8004d86:	9f00      	ldr	r7, [sp, #0]
 8004d88:	9e03      	ldr	r6, [sp, #12]
 8004d8a:	e794      	b.n	8004cb6 <_dtoa_r+0x40e>
 8004d8c:	9901      	ldr	r1, [sp, #4]
 8004d8e:	4b4c      	ldr	r3, [pc, #304]	; (8004ec0 <_dtoa_r+0x618>)
 8004d90:	4431      	add	r1, r6
 8004d92:	910d      	str	r1, [sp, #52]	; 0x34
 8004d94:	9908      	ldr	r1, [sp, #32]
 8004d96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004d9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d9e:	2900      	cmp	r1, #0
 8004da0:	d043      	beq.n	8004e2a <_dtoa_r+0x582>
 8004da2:	494d      	ldr	r1, [pc, #308]	; (8004ed8 <_dtoa_r+0x630>)
 8004da4:	2000      	movs	r0, #0
 8004da6:	f7fb fd51 	bl	800084c <__aeabi_ddiv>
 8004daa:	4652      	mov	r2, sl
 8004dac:	465b      	mov	r3, fp
 8004dae:	f7fb fa6b 	bl	8000288 <__aeabi_dsub>
 8004db2:	9d01      	ldr	r5, [sp, #4]
 8004db4:	4682      	mov	sl, r0
 8004db6:	468b      	mov	fp, r1
 8004db8:	4649      	mov	r1, r9
 8004dba:	4640      	mov	r0, r8
 8004dbc:	f7fb fecc 	bl	8000b58 <__aeabi_d2iz>
 8004dc0:	4606      	mov	r6, r0
 8004dc2:	f7fb fbaf 	bl	8000524 <__aeabi_i2d>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4640      	mov	r0, r8
 8004dcc:	4649      	mov	r1, r9
 8004dce:	f7fb fa5b 	bl	8000288 <__aeabi_dsub>
 8004dd2:	3630      	adds	r6, #48	; 0x30
 8004dd4:	f805 6b01 	strb.w	r6, [r5], #1
 8004dd8:	4652      	mov	r2, sl
 8004dda:	465b      	mov	r3, fp
 8004ddc:	4680      	mov	r8, r0
 8004dde:	4689      	mov	r9, r1
 8004de0:	f7fb fe7c 	bl	8000adc <__aeabi_dcmplt>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d163      	bne.n	8004eb0 <_dtoa_r+0x608>
 8004de8:	4642      	mov	r2, r8
 8004dea:	464b      	mov	r3, r9
 8004dec:	4936      	ldr	r1, [pc, #216]	; (8004ec8 <_dtoa_r+0x620>)
 8004dee:	2000      	movs	r0, #0
 8004df0:	f7fb fa4a 	bl	8000288 <__aeabi_dsub>
 8004df4:	4652      	mov	r2, sl
 8004df6:	465b      	mov	r3, fp
 8004df8:	f7fb fe70 	bl	8000adc <__aeabi_dcmplt>
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	f040 80b5 	bne.w	8004f6c <_dtoa_r+0x6c4>
 8004e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e04:	429d      	cmp	r5, r3
 8004e06:	d081      	beq.n	8004d0c <_dtoa_r+0x464>
 8004e08:	4b30      	ldr	r3, [pc, #192]	; (8004ecc <_dtoa_r+0x624>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	4659      	mov	r1, fp
 8004e10:	f7fb fbf2 	bl	80005f8 <__aeabi_dmul>
 8004e14:	4b2d      	ldr	r3, [pc, #180]	; (8004ecc <_dtoa_r+0x624>)
 8004e16:	4682      	mov	sl, r0
 8004e18:	468b      	mov	fp, r1
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f7fb fbea 	bl	80005f8 <__aeabi_dmul>
 8004e24:	4680      	mov	r8, r0
 8004e26:	4689      	mov	r9, r1
 8004e28:	e7c6      	b.n	8004db8 <_dtoa_r+0x510>
 8004e2a:	4650      	mov	r0, sl
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	f7fb fbe3 	bl	80005f8 <__aeabi_dmul>
 8004e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e34:	9d01      	ldr	r5, [sp, #4]
 8004e36:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e38:	4682      	mov	sl, r0
 8004e3a:	468b      	mov	fp, r1
 8004e3c:	4649      	mov	r1, r9
 8004e3e:	4640      	mov	r0, r8
 8004e40:	f7fb fe8a 	bl	8000b58 <__aeabi_d2iz>
 8004e44:	4606      	mov	r6, r0
 8004e46:	f7fb fb6d 	bl	8000524 <__aeabi_i2d>
 8004e4a:	3630      	adds	r6, #48	; 0x30
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4640      	mov	r0, r8
 8004e52:	4649      	mov	r1, r9
 8004e54:	f7fb fa18 	bl	8000288 <__aeabi_dsub>
 8004e58:	f805 6b01 	strb.w	r6, [r5], #1
 8004e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e5e:	429d      	cmp	r5, r3
 8004e60:	4680      	mov	r8, r0
 8004e62:	4689      	mov	r9, r1
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	d124      	bne.n	8004eb4 <_dtoa_r+0x60c>
 8004e6a:	4b1b      	ldr	r3, [pc, #108]	; (8004ed8 <_dtoa_r+0x630>)
 8004e6c:	4650      	mov	r0, sl
 8004e6e:	4659      	mov	r1, fp
 8004e70:	f7fb fa0c 	bl	800028c <__adddf3>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4640      	mov	r0, r8
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	f7fb fe4c 	bl	8000b18 <__aeabi_dcmpgt>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d173      	bne.n	8004f6c <_dtoa_r+0x6c4>
 8004e84:	4652      	mov	r2, sl
 8004e86:	465b      	mov	r3, fp
 8004e88:	4913      	ldr	r1, [pc, #76]	; (8004ed8 <_dtoa_r+0x630>)
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	f7fb f9fc 	bl	8000288 <__aeabi_dsub>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4640      	mov	r0, r8
 8004e96:	4649      	mov	r1, r9
 8004e98:	f7fb fe20 	bl	8000adc <__aeabi_dcmplt>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f43f af35 	beq.w	8004d0c <_dtoa_r+0x464>
 8004ea2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004ea4:	1e6b      	subs	r3, r5, #1
 8004ea6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ea8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004eac:	2b30      	cmp	r3, #48	; 0x30
 8004eae:	d0f8      	beq.n	8004ea2 <_dtoa_r+0x5fa>
 8004eb0:	9700      	str	r7, [sp, #0]
 8004eb2:	e049      	b.n	8004f48 <_dtoa_r+0x6a0>
 8004eb4:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <_dtoa_r+0x624>)
 8004eb6:	f7fb fb9f 	bl	80005f8 <__aeabi_dmul>
 8004eba:	4680      	mov	r8, r0
 8004ebc:	4689      	mov	r9, r1
 8004ebe:	e7bd      	b.n	8004e3c <_dtoa_r+0x594>
 8004ec0:	08006a88 	.word	0x08006a88
 8004ec4:	08006a60 	.word	0x08006a60
 8004ec8:	3ff00000 	.word	0x3ff00000
 8004ecc:	40240000 	.word	0x40240000
 8004ed0:	401c0000 	.word	0x401c0000
 8004ed4:	40140000 	.word	0x40140000
 8004ed8:	3fe00000 	.word	0x3fe00000
 8004edc:	9d01      	ldr	r5, [sp, #4]
 8004ede:	4656      	mov	r6, sl
 8004ee0:	465f      	mov	r7, fp
 8004ee2:	4642      	mov	r2, r8
 8004ee4:	464b      	mov	r3, r9
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	4639      	mov	r1, r7
 8004eea:	f7fb fcaf 	bl	800084c <__aeabi_ddiv>
 8004eee:	f7fb fe33 	bl	8000b58 <__aeabi_d2iz>
 8004ef2:	4682      	mov	sl, r0
 8004ef4:	f7fb fb16 	bl	8000524 <__aeabi_i2d>
 8004ef8:	4642      	mov	r2, r8
 8004efa:	464b      	mov	r3, r9
 8004efc:	f7fb fb7c 	bl	80005f8 <__aeabi_dmul>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4630      	mov	r0, r6
 8004f06:	4639      	mov	r1, r7
 8004f08:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004f0c:	f7fb f9bc 	bl	8000288 <__aeabi_dsub>
 8004f10:	f805 6b01 	strb.w	r6, [r5], #1
 8004f14:	9e01      	ldr	r6, [sp, #4]
 8004f16:	9f03      	ldr	r7, [sp, #12]
 8004f18:	1bae      	subs	r6, r5, r6
 8004f1a:	42b7      	cmp	r7, r6
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	d135      	bne.n	8004f8e <_dtoa_r+0x6e6>
 8004f22:	f7fb f9b3 	bl	800028c <__adddf3>
 8004f26:	4642      	mov	r2, r8
 8004f28:	464b      	mov	r3, r9
 8004f2a:	4606      	mov	r6, r0
 8004f2c:	460f      	mov	r7, r1
 8004f2e:	f7fb fdf3 	bl	8000b18 <__aeabi_dcmpgt>
 8004f32:	b9d0      	cbnz	r0, 8004f6a <_dtoa_r+0x6c2>
 8004f34:	4642      	mov	r2, r8
 8004f36:	464b      	mov	r3, r9
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f40:	b110      	cbz	r0, 8004f48 <_dtoa_r+0x6a0>
 8004f42:	f01a 0f01 	tst.w	sl, #1
 8004f46:	d110      	bne.n	8004f6a <_dtoa_r+0x6c2>
 8004f48:	4620      	mov	r0, r4
 8004f4a:	ee18 1a10 	vmov	r1, s16
 8004f4e:	f000 faf3 	bl	8005538 <_Bfree>
 8004f52:	2300      	movs	r3, #0
 8004f54:	9800      	ldr	r0, [sp, #0]
 8004f56:	702b      	strb	r3, [r5, #0]
 8004f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	6018      	str	r0, [r3, #0]
 8004f5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f43f acf1 	beq.w	8004948 <_dtoa_r+0xa0>
 8004f66:	601d      	str	r5, [r3, #0]
 8004f68:	e4ee      	b.n	8004948 <_dtoa_r+0xa0>
 8004f6a:	9f00      	ldr	r7, [sp, #0]
 8004f6c:	462b      	mov	r3, r5
 8004f6e:	461d      	mov	r5, r3
 8004f70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f74:	2a39      	cmp	r2, #57	; 0x39
 8004f76:	d106      	bne.n	8004f86 <_dtoa_r+0x6de>
 8004f78:	9a01      	ldr	r2, [sp, #4]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d1f7      	bne.n	8004f6e <_dtoa_r+0x6c6>
 8004f7e:	9901      	ldr	r1, [sp, #4]
 8004f80:	2230      	movs	r2, #48	; 0x30
 8004f82:	3701      	adds	r7, #1
 8004f84:	700a      	strb	r2, [r1, #0]
 8004f86:	781a      	ldrb	r2, [r3, #0]
 8004f88:	3201      	adds	r2, #1
 8004f8a:	701a      	strb	r2, [r3, #0]
 8004f8c:	e790      	b.n	8004eb0 <_dtoa_r+0x608>
 8004f8e:	4ba6      	ldr	r3, [pc, #664]	; (8005228 <_dtoa_r+0x980>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	f7fb fb31 	bl	80005f8 <__aeabi_dmul>
 8004f96:	2200      	movs	r2, #0
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4606      	mov	r6, r0
 8004f9c:	460f      	mov	r7, r1
 8004f9e:	f7fb fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d09d      	beq.n	8004ee2 <_dtoa_r+0x63a>
 8004fa6:	e7cf      	b.n	8004f48 <_dtoa_r+0x6a0>
 8004fa8:	9a08      	ldr	r2, [sp, #32]
 8004faa:	2a00      	cmp	r2, #0
 8004fac:	f000 80d7 	beq.w	800515e <_dtoa_r+0x8b6>
 8004fb0:	9a06      	ldr	r2, [sp, #24]
 8004fb2:	2a01      	cmp	r2, #1
 8004fb4:	f300 80ba 	bgt.w	800512c <_dtoa_r+0x884>
 8004fb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fba:	2a00      	cmp	r2, #0
 8004fbc:	f000 80b2 	beq.w	8005124 <_dtoa_r+0x87c>
 8004fc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fc4:	9e07      	ldr	r6, [sp, #28]
 8004fc6:	9d04      	ldr	r5, [sp, #16]
 8004fc8:	9a04      	ldr	r2, [sp, #16]
 8004fca:	441a      	add	r2, r3
 8004fcc:	9204      	str	r2, [sp, #16]
 8004fce:	9a05      	ldr	r2, [sp, #20]
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	441a      	add	r2, r3
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	9205      	str	r2, [sp, #20]
 8004fd8:	f000 fb66 	bl	80056a8 <__i2b>
 8004fdc:	4607      	mov	r7, r0
 8004fde:	2d00      	cmp	r5, #0
 8004fe0:	dd0c      	ble.n	8004ffc <_dtoa_r+0x754>
 8004fe2:	9b05      	ldr	r3, [sp, #20]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	dd09      	ble.n	8004ffc <_dtoa_r+0x754>
 8004fe8:	42ab      	cmp	r3, r5
 8004fea:	9a04      	ldr	r2, [sp, #16]
 8004fec:	bfa8      	it	ge
 8004fee:	462b      	movge	r3, r5
 8004ff0:	1ad2      	subs	r2, r2, r3
 8004ff2:	9204      	str	r2, [sp, #16]
 8004ff4:	9a05      	ldr	r2, [sp, #20]
 8004ff6:	1aed      	subs	r5, r5, r3
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	9305      	str	r3, [sp, #20]
 8004ffc:	9b07      	ldr	r3, [sp, #28]
 8004ffe:	b31b      	cbz	r3, 8005048 <_dtoa_r+0x7a0>
 8005000:	9b08      	ldr	r3, [sp, #32]
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80af 	beq.w	8005166 <_dtoa_r+0x8be>
 8005008:	2e00      	cmp	r6, #0
 800500a:	dd13      	ble.n	8005034 <_dtoa_r+0x78c>
 800500c:	4639      	mov	r1, r7
 800500e:	4632      	mov	r2, r6
 8005010:	4620      	mov	r0, r4
 8005012:	f000 fc09 	bl	8005828 <__pow5mult>
 8005016:	ee18 2a10 	vmov	r2, s16
 800501a:	4601      	mov	r1, r0
 800501c:	4607      	mov	r7, r0
 800501e:	4620      	mov	r0, r4
 8005020:	f000 fb58 	bl	80056d4 <__multiply>
 8005024:	ee18 1a10 	vmov	r1, s16
 8005028:	4680      	mov	r8, r0
 800502a:	4620      	mov	r0, r4
 800502c:	f000 fa84 	bl	8005538 <_Bfree>
 8005030:	ee08 8a10 	vmov	s16, r8
 8005034:	9b07      	ldr	r3, [sp, #28]
 8005036:	1b9a      	subs	r2, r3, r6
 8005038:	d006      	beq.n	8005048 <_dtoa_r+0x7a0>
 800503a:	ee18 1a10 	vmov	r1, s16
 800503e:	4620      	mov	r0, r4
 8005040:	f000 fbf2 	bl	8005828 <__pow5mult>
 8005044:	ee08 0a10 	vmov	s16, r0
 8005048:	2101      	movs	r1, #1
 800504a:	4620      	mov	r0, r4
 800504c:	f000 fb2c 	bl	80056a8 <__i2b>
 8005050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005052:	2b00      	cmp	r3, #0
 8005054:	4606      	mov	r6, r0
 8005056:	f340 8088 	ble.w	800516a <_dtoa_r+0x8c2>
 800505a:	461a      	mov	r2, r3
 800505c:	4601      	mov	r1, r0
 800505e:	4620      	mov	r0, r4
 8005060:	f000 fbe2 	bl	8005828 <__pow5mult>
 8005064:	9b06      	ldr	r3, [sp, #24]
 8005066:	2b01      	cmp	r3, #1
 8005068:	4606      	mov	r6, r0
 800506a:	f340 8081 	ble.w	8005170 <_dtoa_r+0x8c8>
 800506e:	f04f 0800 	mov.w	r8, #0
 8005072:	6933      	ldr	r3, [r6, #16]
 8005074:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005078:	6918      	ldr	r0, [r3, #16]
 800507a:	f000 fac5 	bl	8005608 <__hi0bits>
 800507e:	f1c0 0020 	rsb	r0, r0, #32
 8005082:	9b05      	ldr	r3, [sp, #20]
 8005084:	4418      	add	r0, r3
 8005086:	f010 001f 	ands.w	r0, r0, #31
 800508a:	f000 8092 	beq.w	80051b2 <_dtoa_r+0x90a>
 800508e:	f1c0 0320 	rsb	r3, r0, #32
 8005092:	2b04      	cmp	r3, #4
 8005094:	f340 808a 	ble.w	80051ac <_dtoa_r+0x904>
 8005098:	f1c0 001c 	rsb	r0, r0, #28
 800509c:	9b04      	ldr	r3, [sp, #16]
 800509e:	4403      	add	r3, r0
 80050a0:	9304      	str	r3, [sp, #16]
 80050a2:	9b05      	ldr	r3, [sp, #20]
 80050a4:	4403      	add	r3, r0
 80050a6:	4405      	add	r5, r0
 80050a8:	9305      	str	r3, [sp, #20]
 80050aa:	9b04      	ldr	r3, [sp, #16]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	dd07      	ble.n	80050c0 <_dtoa_r+0x818>
 80050b0:	ee18 1a10 	vmov	r1, s16
 80050b4:	461a      	mov	r2, r3
 80050b6:	4620      	mov	r0, r4
 80050b8:	f000 fc10 	bl	80058dc <__lshift>
 80050bc:	ee08 0a10 	vmov	s16, r0
 80050c0:	9b05      	ldr	r3, [sp, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	dd05      	ble.n	80050d2 <_dtoa_r+0x82a>
 80050c6:	4631      	mov	r1, r6
 80050c8:	461a      	mov	r2, r3
 80050ca:	4620      	mov	r0, r4
 80050cc:	f000 fc06 	bl	80058dc <__lshift>
 80050d0:	4606      	mov	r6, r0
 80050d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d06e      	beq.n	80051b6 <_dtoa_r+0x90e>
 80050d8:	ee18 0a10 	vmov	r0, s16
 80050dc:	4631      	mov	r1, r6
 80050de:	f000 fc6d 	bl	80059bc <__mcmp>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	da67      	bge.n	80051b6 <_dtoa_r+0x90e>
 80050e6:	9b00      	ldr	r3, [sp, #0]
 80050e8:	3b01      	subs	r3, #1
 80050ea:	ee18 1a10 	vmov	r1, s16
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	220a      	movs	r2, #10
 80050f2:	2300      	movs	r3, #0
 80050f4:	4620      	mov	r0, r4
 80050f6:	f000 fa41 	bl	800557c <__multadd>
 80050fa:	9b08      	ldr	r3, [sp, #32]
 80050fc:	ee08 0a10 	vmov	s16, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 81b1 	beq.w	8005468 <_dtoa_r+0xbc0>
 8005106:	2300      	movs	r3, #0
 8005108:	4639      	mov	r1, r7
 800510a:	220a      	movs	r2, #10
 800510c:	4620      	mov	r0, r4
 800510e:	f000 fa35 	bl	800557c <__multadd>
 8005112:	9b02      	ldr	r3, [sp, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	4607      	mov	r7, r0
 8005118:	f300 808e 	bgt.w	8005238 <_dtoa_r+0x990>
 800511c:	9b06      	ldr	r3, [sp, #24]
 800511e:	2b02      	cmp	r3, #2
 8005120:	dc51      	bgt.n	80051c6 <_dtoa_r+0x91e>
 8005122:	e089      	b.n	8005238 <_dtoa_r+0x990>
 8005124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005126:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800512a:	e74b      	b.n	8004fc4 <_dtoa_r+0x71c>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	1e5e      	subs	r6, r3, #1
 8005130:	9b07      	ldr	r3, [sp, #28]
 8005132:	42b3      	cmp	r3, r6
 8005134:	bfbf      	itttt	lt
 8005136:	9b07      	ldrlt	r3, [sp, #28]
 8005138:	9607      	strlt	r6, [sp, #28]
 800513a:	1af2      	sublt	r2, r6, r3
 800513c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800513e:	bfb6      	itet	lt
 8005140:	189b      	addlt	r3, r3, r2
 8005142:	1b9e      	subge	r6, r3, r6
 8005144:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	bfb8      	it	lt
 800514a:	2600      	movlt	r6, #0
 800514c:	2b00      	cmp	r3, #0
 800514e:	bfb7      	itett	lt
 8005150:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005154:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005158:	1a9d      	sublt	r5, r3, r2
 800515a:	2300      	movlt	r3, #0
 800515c:	e734      	b.n	8004fc8 <_dtoa_r+0x720>
 800515e:	9e07      	ldr	r6, [sp, #28]
 8005160:	9d04      	ldr	r5, [sp, #16]
 8005162:	9f08      	ldr	r7, [sp, #32]
 8005164:	e73b      	b.n	8004fde <_dtoa_r+0x736>
 8005166:	9a07      	ldr	r2, [sp, #28]
 8005168:	e767      	b.n	800503a <_dtoa_r+0x792>
 800516a:	9b06      	ldr	r3, [sp, #24]
 800516c:	2b01      	cmp	r3, #1
 800516e:	dc18      	bgt.n	80051a2 <_dtoa_r+0x8fa>
 8005170:	f1ba 0f00 	cmp.w	sl, #0
 8005174:	d115      	bne.n	80051a2 <_dtoa_r+0x8fa>
 8005176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800517a:	b993      	cbnz	r3, 80051a2 <_dtoa_r+0x8fa>
 800517c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005180:	0d1b      	lsrs	r3, r3, #20
 8005182:	051b      	lsls	r3, r3, #20
 8005184:	b183      	cbz	r3, 80051a8 <_dtoa_r+0x900>
 8005186:	9b04      	ldr	r3, [sp, #16]
 8005188:	3301      	adds	r3, #1
 800518a:	9304      	str	r3, [sp, #16]
 800518c:	9b05      	ldr	r3, [sp, #20]
 800518e:	3301      	adds	r3, #1
 8005190:	9305      	str	r3, [sp, #20]
 8005192:	f04f 0801 	mov.w	r8, #1
 8005196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005198:	2b00      	cmp	r3, #0
 800519a:	f47f af6a 	bne.w	8005072 <_dtoa_r+0x7ca>
 800519e:	2001      	movs	r0, #1
 80051a0:	e76f      	b.n	8005082 <_dtoa_r+0x7da>
 80051a2:	f04f 0800 	mov.w	r8, #0
 80051a6:	e7f6      	b.n	8005196 <_dtoa_r+0x8ee>
 80051a8:	4698      	mov	r8, r3
 80051aa:	e7f4      	b.n	8005196 <_dtoa_r+0x8ee>
 80051ac:	f43f af7d 	beq.w	80050aa <_dtoa_r+0x802>
 80051b0:	4618      	mov	r0, r3
 80051b2:	301c      	adds	r0, #28
 80051b4:	e772      	b.n	800509c <_dtoa_r+0x7f4>
 80051b6:	9b03      	ldr	r3, [sp, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	dc37      	bgt.n	800522c <_dtoa_r+0x984>
 80051bc:	9b06      	ldr	r3, [sp, #24]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	dd34      	ble.n	800522c <_dtoa_r+0x984>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	9302      	str	r3, [sp, #8]
 80051c6:	9b02      	ldr	r3, [sp, #8]
 80051c8:	b96b      	cbnz	r3, 80051e6 <_dtoa_r+0x93e>
 80051ca:	4631      	mov	r1, r6
 80051cc:	2205      	movs	r2, #5
 80051ce:	4620      	mov	r0, r4
 80051d0:	f000 f9d4 	bl	800557c <__multadd>
 80051d4:	4601      	mov	r1, r0
 80051d6:	4606      	mov	r6, r0
 80051d8:	ee18 0a10 	vmov	r0, s16
 80051dc:	f000 fbee 	bl	80059bc <__mcmp>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	f73f adbb 	bgt.w	8004d5c <_dtoa_r+0x4b4>
 80051e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e8:	9d01      	ldr	r5, [sp, #4]
 80051ea:	43db      	mvns	r3, r3
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	f04f 0800 	mov.w	r8, #0
 80051f2:	4631      	mov	r1, r6
 80051f4:	4620      	mov	r0, r4
 80051f6:	f000 f99f 	bl	8005538 <_Bfree>
 80051fa:	2f00      	cmp	r7, #0
 80051fc:	f43f aea4 	beq.w	8004f48 <_dtoa_r+0x6a0>
 8005200:	f1b8 0f00 	cmp.w	r8, #0
 8005204:	d005      	beq.n	8005212 <_dtoa_r+0x96a>
 8005206:	45b8      	cmp	r8, r7
 8005208:	d003      	beq.n	8005212 <_dtoa_r+0x96a>
 800520a:	4641      	mov	r1, r8
 800520c:	4620      	mov	r0, r4
 800520e:	f000 f993 	bl	8005538 <_Bfree>
 8005212:	4639      	mov	r1, r7
 8005214:	4620      	mov	r0, r4
 8005216:	f000 f98f 	bl	8005538 <_Bfree>
 800521a:	e695      	b.n	8004f48 <_dtoa_r+0x6a0>
 800521c:	2600      	movs	r6, #0
 800521e:	4637      	mov	r7, r6
 8005220:	e7e1      	b.n	80051e6 <_dtoa_r+0x93e>
 8005222:	9700      	str	r7, [sp, #0]
 8005224:	4637      	mov	r7, r6
 8005226:	e599      	b.n	8004d5c <_dtoa_r+0x4b4>
 8005228:	40240000 	.word	0x40240000
 800522c:	9b08      	ldr	r3, [sp, #32]
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 80ca 	beq.w	80053c8 <_dtoa_r+0xb20>
 8005234:	9b03      	ldr	r3, [sp, #12]
 8005236:	9302      	str	r3, [sp, #8]
 8005238:	2d00      	cmp	r5, #0
 800523a:	dd05      	ble.n	8005248 <_dtoa_r+0x9a0>
 800523c:	4639      	mov	r1, r7
 800523e:	462a      	mov	r2, r5
 8005240:	4620      	mov	r0, r4
 8005242:	f000 fb4b 	bl	80058dc <__lshift>
 8005246:	4607      	mov	r7, r0
 8005248:	f1b8 0f00 	cmp.w	r8, #0
 800524c:	d05b      	beq.n	8005306 <_dtoa_r+0xa5e>
 800524e:	6879      	ldr	r1, [r7, #4]
 8005250:	4620      	mov	r0, r4
 8005252:	f000 f931 	bl	80054b8 <_Balloc>
 8005256:	4605      	mov	r5, r0
 8005258:	b928      	cbnz	r0, 8005266 <_dtoa_r+0x9be>
 800525a:	4b87      	ldr	r3, [pc, #540]	; (8005478 <_dtoa_r+0xbd0>)
 800525c:	4602      	mov	r2, r0
 800525e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005262:	f7ff bb3b 	b.w	80048dc <_dtoa_r+0x34>
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	3202      	adds	r2, #2
 800526a:	0092      	lsls	r2, r2, #2
 800526c:	f107 010c 	add.w	r1, r7, #12
 8005270:	300c      	adds	r0, #12
 8005272:	f000 f913 	bl	800549c <memcpy>
 8005276:	2201      	movs	r2, #1
 8005278:	4629      	mov	r1, r5
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fb2e 	bl	80058dc <__lshift>
 8005280:	9b01      	ldr	r3, [sp, #4]
 8005282:	f103 0901 	add.w	r9, r3, #1
 8005286:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800528a:	4413      	add	r3, r2
 800528c:	9305      	str	r3, [sp, #20]
 800528e:	f00a 0301 	and.w	r3, sl, #1
 8005292:	46b8      	mov	r8, r7
 8005294:	9304      	str	r3, [sp, #16]
 8005296:	4607      	mov	r7, r0
 8005298:	4631      	mov	r1, r6
 800529a:	ee18 0a10 	vmov	r0, s16
 800529e:	f7ff fa75 	bl	800478c <quorem>
 80052a2:	4641      	mov	r1, r8
 80052a4:	9002      	str	r0, [sp, #8]
 80052a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80052aa:	ee18 0a10 	vmov	r0, s16
 80052ae:	f000 fb85 	bl	80059bc <__mcmp>
 80052b2:	463a      	mov	r2, r7
 80052b4:	9003      	str	r0, [sp, #12]
 80052b6:	4631      	mov	r1, r6
 80052b8:	4620      	mov	r0, r4
 80052ba:	f000 fb9b 	bl	80059f4 <__mdiff>
 80052be:	68c2      	ldr	r2, [r0, #12]
 80052c0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80052c4:	4605      	mov	r5, r0
 80052c6:	bb02      	cbnz	r2, 800530a <_dtoa_r+0xa62>
 80052c8:	4601      	mov	r1, r0
 80052ca:	ee18 0a10 	vmov	r0, s16
 80052ce:	f000 fb75 	bl	80059bc <__mcmp>
 80052d2:	4602      	mov	r2, r0
 80052d4:	4629      	mov	r1, r5
 80052d6:	4620      	mov	r0, r4
 80052d8:	9207      	str	r2, [sp, #28]
 80052da:	f000 f92d 	bl	8005538 <_Bfree>
 80052de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80052e2:	ea43 0102 	orr.w	r1, r3, r2
 80052e6:	9b04      	ldr	r3, [sp, #16]
 80052e8:	430b      	orrs	r3, r1
 80052ea:	464d      	mov	r5, r9
 80052ec:	d10f      	bne.n	800530e <_dtoa_r+0xa66>
 80052ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80052f2:	d02a      	beq.n	800534a <_dtoa_r+0xaa2>
 80052f4:	9b03      	ldr	r3, [sp, #12]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dd02      	ble.n	8005300 <_dtoa_r+0xa58>
 80052fa:	9b02      	ldr	r3, [sp, #8]
 80052fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005300:	f88b a000 	strb.w	sl, [fp]
 8005304:	e775      	b.n	80051f2 <_dtoa_r+0x94a>
 8005306:	4638      	mov	r0, r7
 8005308:	e7ba      	b.n	8005280 <_dtoa_r+0x9d8>
 800530a:	2201      	movs	r2, #1
 800530c:	e7e2      	b.n	80052d4 <_dtoa_r+0xa2c>
 800530e:	9b03      	ldr	r3, [sp, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	db04      	blt.n	800531e <_dtoa_r+0xa76>
 8005314:	9906      	ldr	r1, [sp, #24]
 8005316:	430b      	orrs	r3, r1
 8005318:	9904      	ldr	r1, [sp, #16]
 800531a:	430b      	orrs	r3, r1
 800531c:	d122      	bne.n	8005364 <_dtoa_r+0xabc>
 800531e:	2a00      	cmp	r2, #0
 8005320:	ddee      	ble.n	8005300 <_dtoa_r+0xa58>
 8005322:	ee18 1a10 	vmov	r1, s16
 8005326:	2201      	movs	r2, #1
 8005328:	4620      	mov	r0, r4
 800532a:	f000 fad7 	bl	80058dc <__lshift>
 800532e:	4631      	mov	r1, r6
 8005330:	ee08 0a10 	vmov	s16, r0
 8005334:	f000 fb42 	bl	80059bc <__mcmp>
 8005338:	2800      	cmp	r0, #0
 800533a:	dc03      	bgt.n	8005344 <_dtoa_r+0xa9c>
 800533c:	d1e0      	bne.n	8005300 <_dtoa_r+0xa58>
 800533e:	f01a 0f01 	tst.w	sl, #1
 8005342:	d0dd      	beq.n	8005300 <_dtoa_r+0xa58>
 8005344:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005348:	d1d7      	bne.n	80052fa <_dtoa_r+0xa52>
 800534a:	2339      	movs	r3, #57	; 0x39
 800534c:	f88b 3000 	strb.w	r3, [fp]
 8005350:	462b      	mov	r3, r5
 8005352:	461d      	mov	r5, r3
 8005354:	3b01      	subs	r3, #1
 8005356:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800535a:	2a39      	cmp	r2, #57	; 0x39
 800535c:	d071      	beq.n	8005442 <_dtoa_r+0xb9a>
 800535e:	3201      	adds	r2, #1
 8005360:	701a      	strb	r2, [r3, #0]
 8005362:	e746      	b.n	80051f2 <_dtoa_r+0x94a>
 8005364:	2a00      	cmp	r2, #0
 8005366:	dd07      	ble.n	8005378 <_dtoa_r+0xad0>
 8005368:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800536c:	d0ed      	beq.n	800534a <_dtoa_r+0xaa2>
 800536e:	f10a 0301 	add.w	r3, sl, #1
 8005372:	f88b 3000 	strb.w	r3, [fp]
 8005376:	e73c      	b.n	80051f2 <_dtoa_r+0x94a>
 8005378:	9b05      	ldr	r3, [sp, #20]
 800537a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800537e:	4599      	cmp	r9, r3
 8005380:	d047      	beq.n	8005412 <_dtoa_r+0xb6a>
 8005382:	ee18 1a10 	vmov	r1, s16
 8005386:	2300      	movs	r3, #0
 8005388:	220a      	movs	r2, #10
 800538a:	4620      	mov	r0, r4
 800538c:	f000 f8f6 	bl	800557c <__multadd>
 8005390:	45b8      	cmp	r8, r7
 8005392:	ee08 0a10 	vmov	s16, r0
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	f04f 020a 	mov.w	r2, #10
 800539e:	4641      	mov	r1, r8
 80053a0:	4620      	mov	r0, r4
 80053a2:	d106      	bne.n	80053b2 <_dtoa_r+0xb0a>
 80053a4:	f000 f8ea 	bl	800557c <__multadd>
 80053a8:	4680      	mov	r8, r0
 80053aa:	4607      	mov	r7, r0
 80053ac:	f109 0901 	add.w	r9, r9, #1
 80053b0:	e772      	b.n	8005298 <_dtoa_r+0x9f0>
 80053b2:	f000 f8e3 	bl	800557c <__multadd>
 80053b6:	4639      	mov	r1, r7
 80053b8:	4680      	mov	r8, r0
 80053ba:	2300      	movs	r3, #0
 80053bc:	220a      	movs	r2, #10
 80053be:	4620      	mov	r0, r4
 80053c0:	f000 f8dc 	bl	800557c <__multadd>
 80053c4:	4607      	mov	r7, r0
 80053c6:	e7f1      	b.n	80053ac <_dtoa_r+0xb04>
 80053c8:	9b03      	ldr	r3, [sp, #12]
 80053ca:	9302      	str	r3, [sp, #8]
 80053cc:	9d01      	ldr	r5, [sp, #4]
 80053ce:	ee18 0a10 	vmov	r0, s16
 80053d2:	4631      	mov	r1, r6
 80053d4:	f7ff f9da 	bl	800478c <quorem>
 80053d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80053dc:	9b01      	ldr	r3, [sp, #4]
 80053de:	f805 ab01 	strb.w	sl, [r5], #1
 80053e2:	1aea      	subs	r2, r5, r3
 80053e4:	9b02      	ldr	r3, [sp, #8]
 80053e6:	4293      	cmp	r3, r2
 80053e8:	dd09      	ble.n	80053fe <_dtoa_r+0xb56>
 80053ea:	ee18 1a10 	vmov	r1, s16
 80053ee:	2300      	movs	r3, #0
 80053f0:	220a      	movs	r2, #10
 80053f2:	4620      	mov	r0, r4
 80053f4:	f000 f8c2 	bl	800557c <__multadd>
 80053f8:	ee08 0a10 	vmov	s16, r0
 80053fc:	e7e7      	b.n	80053ce <_dtoa_r+0xb26>
 80053fe:	9b02      	ldr	r3, [sp, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	bfc8      	it	gt
 8005404:	461d      	movgt	r5, r3
 8005406:	9b01      	ldr	r3, [sp, #4]
 8005408:	bfd8      	it	le
 800540a:	2501      	movle	r5, #1
 800540c:	441d      	add	r5, r3
 800540e:	f04f 0800 	mov.w	r8, #0
 8005412:	ee18 1a10 	vmov	r1, s16
 8005416:	2201      	movs	r2, #1
 8005418:	4620      	mov	r0, r4
 800541a:	f000 fa5f 	bl	80058dc <__lshift>
 800541e:	4631      	mov	r1, r6
 8005420:	ee08 0a10 	vmov	s16, r0
 8005424:	f000 faca 	bl	80059bc <__mcmp>
 8005428:	2800      	cmp	r0, #0
 800542a:	dc91      	bgt.n	8005350 <_dtoa_r+0xaa8>
 800542c:	d102      	bne.n	8005434 <_dtoa_r+0xb8c>
 800542e:	f01a 0f01 	tst.w	sl, #1
 8005432:	d18d      	bne.n	8005350 <_dtoa_r+0xaa8>
 8005434:	462b      	mov	r3, r5
 8005436:	461d      	mov	r5, r3
 8005438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800543c:	2a30      	cmp	r2, #48	; 0x30
 800543e:	d0fa      	beq.n	8005436 <_dtoa_r+0xb8e>
 8005440:	e6d7      	b.n	80051f2 <_dtoa_r+0x94a>
 8005442:	9a01      	ldr	r2, [sp, #4]
 8005444:	429a      	cmp	r2, r3
 8005446:	d184      	bne.n	8005352 <_dtoa_r+0xaaa>
 8005448:	9b00      	ldr	r3, [sp, #0]
 800544a:	3301      	adds	r3, #1
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	2331      	movs	r3, #49	; 0x31
 8005450:	7013      	strb	r3, [r2, #0]
 8005452:	e6ce      	b.n	80051f2 <_dtoa_r+0x94a>
 8005454:	4b09      	ldr	r3, [pc, #36]	; (800547c <_dtoa_r+0xbd4>)
 8005456:	f7ff ba95 	b.w	8004984 <_dtoa_r+0xdc>
 800545a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800545c:	2b00      	cmp	r3, #0
 800545e:	f47f aa6e 	bne.w	800493e <_dtoa_r+0x96>
 8005462:	4b07      	ldr	r3, [pc, #28]	; (8005480 <_dtoa_r+0xbd8>)
 8005464:	f7ff ba8e 	b.w	8004984 <_dtoa_r+0xdc>
 8005468:	9b02      	ldr	r3, [sp, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	dcae      	bgt.n	80053cc <_dtoa_r+0xb24>
 800546e:	9b06      	ldr	r3, [sp, #24]
 8005470:	2b02      	cmp	r3, #2
 8005472:	f73f aea8 	bgt.w	80051c6 <_dtoa_r+0x91e>
 8005476:	e7a9      	b.n	80053cc <_dtoa_r+0xb24>
 8005478:	080069ef 	.word	0x080069ef
 800547c:	0800694c 	.word	0x0800694c
 8005480:	08006970 	.word	0x08006970

08005484 <_localeconv_r>:
 8005484:	4800      	ldr	r0, [pc, #0]	; (8005488 <_localeconv_r+0x4>)
 8005486:	4770      	bx	lr
 8005488:	20000160 	.word	0x20000160

0800548c <malloc>:
 800548c:	4b02      	ldr	r3, [pc, #8]	; (8005498 <malloc+0xc>)
 800548e:	4601      	mov	r1, r0
 8005490:	6818      	ldr	r0, [r3, #0]
 8005492:	f000 bc17 	b.w	8005cc4 <_malloc_r>
 8005496:	bf00      	nop
 8005498:	2000000c 	.word	0x2000000c

0800549c <memcpy>:
 800549c:	440a      	add	r2, r1
 800549e:	4291      	cmp	r1, r2
 80054a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80054a4:	d100      	bne.n	80054a8 <memcpy+0xc>
 80054a6:	4770      	bx	lr
 80054a8:	b510      	push	{r4, lr}
 80054aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054b2:	4291      	cmp	r1, r2
 80054b4:	d1f9      	bne.n	80054aa <memcpy+0xe>
 80054b6:	bd10      	pop	{r4, pc}

080054b8 <_Balloc>:
 80054b8:	b570      	push	{r4, r5, r6, lr}
 80054ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054bc:	4604      	mov	r4, r0
 80054be:	460d      	mov	r5, r1
 80054c0:	b976      	cbnz	r6, 80054e0 <_Balloc+0x28>
 80054c2:	2010      	movs	r0, #16
 80054c4:	f7ff ffe2 	bl	800548c <malloc>
 80054c8:	4602      	mov	r2, r0
 80054ca:	6260      	str	r0, [r4, #36]	; 0x24
 80054cc:	b920      	cbnz	r0, 80054d8 <_Balloc+0x20>
 80054ce:	4b18      	ldr	r3, [pc, #96]	; (8005530 <_Balloc+0x78>)
 80054d0:	4818      	ldr	r0, [pc, #96]	; (8005534 <_Balloc+0x7c>)
 80054d2:	2166      	movs	r1, #102	; 0x66
 80054d4:	f000 fc7a 	bl	8005dcc <__assert_func>
 80054d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054dc:	6006      	str	r6, [r0, #0]
 80054de:	60c6      	str	r6, [r0, #12]
 80054e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054e2:	68f3      	ldr	r3, [r6, #12]
 80054e4:	b183      	cbz	r3, 8005508 <_Balloc+0x50>
 80054e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80054ee:	b9b8      	cbnz	r0, 8005520 <_Balloc+0x68>
 80054f0:	2101      	movs	r1, #1
 80054f2:	fa01 f605 	lsl.w	r6, r1, r5
 80054f6:	1d72      	adds	r2, r6, #5
 80054f8:	0092      	lsls	r2, r2, #2
 80054fa:	4620      	mov	r0, r4
 80054fc:	f000 fb60 	bl	8005bc0 <_calloc_r>
 8005500:	b160      	cbz	r0, 800551c <_Balloc+0x64>
 8005502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005506:	e00e      	b.n	8005526 <_Balloc+0x6e>
 8005508:	2221      	movs	r2, #33	; 0x21
 800550a:	2104      	movs	r1, #4
 800550c:	4620      	mov	r0, r4
 800550e:	f000 fb57 	bl	8005bc0 <_calloc_r>
 8005512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005514:	60f0      	str	r0, [r6, #12]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e4      	bne.n	80054e6 <_Balloc+0x2e>
 800551c:	2000      	movs	r0, #0
 800551e:	bd70      	pop	{r4, r5, r6, pc}
 8005520:	6802      	ldr	r2, [r0, #0]
 8005522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005526:	2300      	movs	r3, #0
 8005528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800552c:	e7f7      	b.n	800551e <_Balloc+0x66>
 800552e:	bf00      	nop
 8005530:	0800697d 	.word	0x0800697d
 8005534:	08006a00 	.word	0x08006a00

08005538 <_Bfree>:
 8005538:	b570      	push	{r4, r5, r6, lr}
 800553a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800553c:	4605      	mov	r5, r0
 800553e:	460c      	mov	r4, r1
 8005540:	b976      	cbnz	r6, 8005560 <_Bfree+0x28>
 8005542:	2010      	movs	r0, #16
 8005544:	f7ff ffa2 	bl	800548c <malloc>
 8005548:	4602      	mov	r2, r0
 800554a:	6268      	str	r0, [r5, #36]	; 0x24
 800554c:	b920      	cbnz	r0, 8005558 <_Bfree+0x20>
 800554e:	4b09      	ldr	r3, [pc, #36]	; (8005574 <_Bfree+0x3c>)
 8005550:	4809      	ldr	r0, [pc, #36]	; (8005578 <_Bfree+0x40>)
 8005552:	218a      	movs	r1, #138	; 0x8a
 8005554:	f000 fc3a 	bl	8005dcc <__assert_func>
 8005558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800555c:	6006      	str	r6, [r0, #0]
 800555e:	60c6      	str	r6, [r0, #12]
 8005560:	b13c      	cbz	r4, 8005572 <_Bfree+0x3a>
 8005562:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005564:	6862      	ldr	r2, [r4, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800556c:	6021      	str	r1, [r4, #0]
 800556e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005572:	bd70      	pop	{r4, r5, r6, pc}
 8005574:	0800697d 	.word	0x0800697d
 8005578:	08006a00 	.word	0x08006a00

0800557c <__multadd>:
 800557c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005580:	690d      	ldr	r5, [r1, #16]
 8005582:	4607      	mov	r7, r0
 8005584:	460c      	mov	r4, r1
 8005586:	461e      	mov	r6, r3
 8005588:	f101 0c14 	add.w	ip, r1, #20
 800558c:	2000      	movs	r0, #0
 800558e:	f8dc 3000 	ldr.w	r3, [ip]
 8005592:	b299      	uxth	r1, r3
 8005594:	fb02 6101 	mla	r1, r2, r1, r6
 8005598:	0c1e      	lsrs	r6, r3, #16
 800559a:	0c0b      	lsrs	r3, r1, #16
 800559c:	fb02 3306 	mla	r3, r2, r6, r3
 80055a0:	b289      	uxth	r1, r1
 80055a2:	3001      	adds	r0, #1
 80055a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055a8:	4285      	cmp	r5, r0
 80055aa:	f84c 1b04 	str.w	r1, [ip], #4
 80055ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055b2:	dcec      	bgt.n	800558e <__multadd+0x12>
 80055b4:	b30e      	cbz	r6, 80055fa <__multadd+0x7e>
 80055b6:	68a3      	ldr	r3, [r4, #8]
 80055b8:	42ab      	cmp	r3, r5
 80055ba:	dc19      	bgt.n	80055f0 <__multadd+0x74>
 80055bc:	6861      	ldr	r1, [r4, #4]
 80055be:	4638      	mov	r0, r7
 80055c0:	3101      	adds	r1, #1
 80055c2:	f7ff ff79 	bl	80054b8 <_Balloc>
 80055c6:	4680      	mov	r8, r0
 80055c8:	b928      	cbnz	r0, 80055d6 <__multadd+0x5a>
 80055ca:	4602      	mov	r2, r0
 80055cc:	4b0c      	ldr	r3, [pc, #48]	; (8005600 <__multadd+0x84>)
 80055ce:	480d      	ldr	r0, [pc, #52]	; (8005604 <__multadd+0x88>)
 80055d0:	21b5      	movs	r1, #181	; 0xb5
 80055d2:	f000 fbfb 	bl	8005dcc <__assert_func>
 80055d6:	6922      	ldr	r2, [r4, #16]
 80055d8:	3202      	adds	r2, #2
 80055da:	f104 010c 	add.w	r1, r4, #12
 80055de:	0092      	lsls	r2, r2, #2
 80055e0:	300c      	adds	r0, #12
 80055e2:	f7ff ff5b 	bl	800549c <memcpy>
 80055e6:	4621      	mov	r1, r4
 80055e8:	4638      	mov	r0, r7
 80055ea:	f7ff ffa5 	bl	8005538 <_Bfree>
 80055ee:	4644      	mov	r4, r8
 80055f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055f4:	3501      	adds	r5, #1
 80055f6:	615e      	str	r6, [r3, #20]
 80055f8:	6125      	str	r5, [r4, #16]
 80055fa:	4620      	mov	r0, r4
 80055fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005600:	080069ef 	.word	0x080069ef
 8005604:	08006a00 	.word	0x08006a00

08005608 <__hi0bits>:
 8005608:	0c03      	lsrs	r3, r0, #16
 800560a:	041b      	lsls	r3, r3, #16
 800560c:	b9d3      	cbnz	r3, 8005644 <__hi0bits+0x3c>
 800560e:	0400      	lsls	r0, r0, #16
 8005610:	2310      	movs	r3, #16
 8005612:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005616:	bf04      	itt	eq
 8005618:	0200      	lsleq	r0, r0, #8
 800561a:	3308      	addeq	r3, #8
 800561c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005620:	bf04      	itt	eq
 8005622:	0100      	lsleq	r0, r0, #4
 8005624:	3304      	addeq	r3, #4
 8005626:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800562a:	bf04      	itt	eq
 800562c:	0080      	lsleq	r0, r0, #2
 800562e:	3302      	addeq	r3, #2
 8005630:	2800      	cmp	r0, #0
 8005632:	db05      	blt.n	8005640 <__hi0bits+0x38>
 8005634:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005638:	f103 0301 	add.w	r3, r3, #1
 800563c:	bf08      	it	eq
 800563e:	2320      	moveq	r3, #32
 8005640:	4618      	mov	r0, r3
 8005642:	4770      	bx	lr
 8005644:	2300      	movs	r3, #0
 8005646:	e7e4      	b.n	8005612 <__hi0bits+0xa>

08005648 <__lo0bits>:
 8005648:	6803      	ldr	r3, [r0, #0]
 800564a:	f013 0207 	ands.w	r2, r3, #7
 800564e:	4601      	mov	r1, r0
 8005650:	d00b      	beq.n	800566a <__lo0bits+0x22>
 8005652:	07da      	lsls	r2, r3, #31
 8005654:	d423      	bmi.n	800569e <__lo0bits+0x56>
 8005656:	0798      	lsls	r0, r3, #30
 8005658:	bf49      	itett	mi
 800565a:	085b      	lsrmi	r3, r3, #1
 800565c:	089b      	lsrpl	r3, r3, #2
 800565e:	2001      	movmi	r0, #1
 8005660:	600b      	strmi	r3, [r1, #0]
 8005662:	bf5c      	itt	pl
 8005664:	600b      	strpl	r3, [r1, #0]
 8005666:	2002      	movpl	r0, #2
 8005668:	4770      	bx	lr
 800566a:	b298      	uxth	r0, r3
 800566c:	b9a8      	cbnz	r0, 800569a <__lo0bits+0x52>
 800566e:	0c1b      	lsrs	r3, r3, #16
 8005670:	2010      	movs	r0, #16
 8005672:	b2da      	uxtb	r2, r3
 8005674:	b90a      	cbnz	r2, 800567a <__lo0bits+0x32>
 8005676:	3008      	adds	r0, #8
 8005678:	0a1b      	lsrs	r3, r3, #8
 800567a:	071a      	lsls	r2, r3, #28
 800567c:	bf04      	itt	eq
 800567e:	091b      	lsreq	r3, r3, #4
 8005680:	3004      	addeq	r0, #4
 8005682:	079a      	lsls	r2, r3, #30
 8005684:	bf04      	itt	eq
 8005686:	089b      	lsreq	r3, r3, #2
 8005688:	3002      	addeq	r0, #2
 800568a:	07da      	lsls	r2, r3, #31
 800568c:	d403      	bmi.n	8005696 <__lo0bits+0x4e>
 800568e:	085b      	lsrs	r3, r3, #1
 8005690:	f100 0001 	add.w	r0, r0, #1
 8005694:	d005      	beq.n	80056a2 <__lo0bits+0x5a>
 8005696:	600b      	str	r3, [r1, #0]
 8005698:	4770      	bx	lr
 800569a:	4610      	mov	r0, r2
 800569c:	e7e9      	b.n	8005672 <__lo0bits+0x2a>
 800569e:	2000      	movs	r0, #0
 80056a0:	4770      	bx	lr
 80056a2:	2020      	movs	r0, #32
 80056a4:	4770      	bx	lr
	...

080056a8 <__i2b>:
 80056a8:	b510      	push	{r4, lr}
 80056aa:	460c      	mov	r4, r1
 80056ac:	2101      	movs	r1, #1
 80056ae:	f7ff ff03 	bl	80054b8 <_Balloc>
 80056b2:	4602      	mov	r2, r0
 80056b4:	b928      	cbnz	r0, 80056c2 <__i2b+0x1a>
 80056b6:	4b05      	ldr	r3, [pc, #20]	; (80056cc <__i2b+0x24>)
 80056b8:	4805      	ldr	r0, [pc, #20]	; (80056d0 <__i2b+0x28>)
 80056ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80056be:	f000 fb85 	bl	8005dcc <__assert_func>
 80056c2:	2301      	movs	r3, #1
 80056c4:	6144      	str	r4, [r0, #20]
 80056c6:	6103      	str	r3, [r0, #16]
 80056c8:	bd10      	pop	{r4, pc}
 80056ca:	bf00      	nop
 80056cc:	080069ef 	.word	0x080069ef
 80056d0:	08006a00 	.word	0x08006a00

080056d4 <__multiply>:
 80056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	4691      	mov	r9, r2
 80056da:	690a      	ldr	r2, [r1, #16]
 80056dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	bfb8      	it	lt
 80056e4:	460b      	movlt	r3, r1
 80056e6:	460c      	mov	r4, r1
 80056e8:	bfbc      	itt	lt
 80056ea:	464c      	movlt	r4, r9
 80056ec:	4699      	movlt	r9, r3
 80056ee:	6927      	ldr	r7, [r4, #16]
 80056f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80056f4:	68a3      	ldr	r3, [r4, #8]
 80056f6:	6861      	ldr	r1, [r4, #4]
 80056f8:	eb07 060a 	add.w	r6, r7, sl
 80056fc:	42b3      	cmp	r3, r6
 80056fe:	b085      	sub	sp, #20
 8005700:	bfb8      	it	lt
 8005702:	3101      	addlt	r1, #1
 8005704:	f7ff fed8 	bl	80054b8 <_Balloc>
 8005708:	b930      	cbnz	r0, 8005718 <__multiply+0x44>
 800570a:	4602      	mov	r2, r0
 800570c:	4b44      	ldr	r3, [pc, #272]	; (8005820 <__multiply+0x14c>)
 800570e:	4845      	ldr	r0, [pc, #276]	; (8005824 <__multiply+0x150>)
 8005710:	f240 115d 	movw	r1, #349	; 0x15d
 8005714:	f000 fb5a 	bl	8005dcc <__assert_func>
 8005718:	f100 0514 	add.w	r5, r0, #20
 800571c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005720:	462b      	mov	r3, r5
 8005722:	2200      	movs	r2, #0
 8005724:	4543      	cmp	r3, r8
 8005726:	d321      	bcc.n	800576c <__multiply+0x98>
 8005728:	f104 0314 	add.w	r3, r4, #20
 800572c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005730:	f109 0314 	add.w	r3, r9, #20
 8005734:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005738:	9202      	str	r2, [sp, #8]
 800573a:	1b3a      	subs	r2, r7, r4
 800573c:	3a15      	subs	r2, #21
 800573e:	f022 0203 	bic.w	r2, r2, #3
 8005742:	3204      	adds	r2, #4
 8005744:	f104 0115 	add.w	r1, r4, #21
 8005748:	428f      	cmp	r7, r1
 800574a:	bf38      	it	cc
 800574c:	2204      	movcc	r2, #4
 800574e:	9201      	str	r2, [sp, #4]
 8005750:	9a02      	ldr	r2, [sp, #8]
 8005752:	9303      	str	r3, [sp, #12]
 8005754:	429a      	cmp	r2, r3
 8005756:	d80c      	bhi.n	8005772 <__multiply+0x9e>
 8005758:	2e00      	cmp	r6, #0
 800575a:	dd03      	ble.n	8005764 <__multiply+0x90>
 800575c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005760:	2b00      	cmp	r3, #0
 8005762:	d05a      	beq.n	800581a <__multiply+0x146>
 8005764:	6106      	str	r6, [r0, #16]
 8005766:	b005      	add	sp, #20
 8005768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800576c:	f843 2b04 	str.w	r2, [r3], #4
 8005770:	e7d8      	b.n	8005724 <__multiply+0x50>
 8005772:	f8b3 a000 	ldrh.w	sl, [r3]
 8005776:	f1ba 0f00 	cmp.w	sl, #0
 800577a:	d024      	beq.n	80057c6 <__multiply+0xf2>
 800577c:	f104 0e14 	add.w	lr, r4, #20
 8005780:	46a9      	mov	r9, r5
 8005782:	f04f 0c00 	mov.w	ip, #0
 8005786:	f85e 2b04 	ldr.w	r2, [lr], #4
 800578a:	f8d9 1000 	ldr.w	r1, [r9]
 800578e:	fa1f fb82 	uxth.w	fp, r2
 8005792:	b289      	uxth	r1, r1
 8005794:	fb0a 110b 	mla	r1, sl, fp, r1
 8005798:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800579c:	f8d9 2000 	ldr.w	r2, [r9]
 80057a0:	4461      	add	r1, ip
 80057a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80057aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80057ae:	b289      	uxth	r1, r1
 80057b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80057b4:	4577      	cmp	r7, lr
 80057b6:	f849 1b04 	str.w	r1, [r9], #4
 80057ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057be:	d8e2      	bhi.n	8005786 <__multiply+0xb2>
 80057c0:	9a01      	ldr	r2, [sp, #4]
 80057c2:	f845 c002 	str.w	ip, [r5, r2]
 80057c6:	9a03      	ldr	r2, [sp, #12]
 80057c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80057cc:	3304      	adds	r3, #4
 80057ce:	f1b9 0f00 	cmp.w	r9, #0
 80057d2:	d020      	beq.n	8005816 <__multiply+0x142>
 80057d4:	6829      	ldr	r1, [r5, #0]
 80057d6:	f104 0c14 	add.w	ip, r4, #20
 80057da:	46ae      	mov	lr, r5
 80057dc:	f04f 0a00 	mov.w	sl, #0
 80057e0:	f8bc b000 	ldrh.w	fp, [ip]
 80057e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80057e8:	fb09 220b 	mla	r2, r9, fp, r2
 80057ec:	4492      	add	sl, r2
 80057ee:	b289      	uxth	r1, r1
 80057f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80057f4:	f84e 1b04 	str.w	r1, [lr], #4
 80057f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80057fc:	f8be 1000 	ldrh.w	r1, [lr]
 8005800:	0c12      	lsrs	r2, r2, #16
 8005802:	fb09 1102 	mla	r1, r9, r2, r1
 8005806:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800580a:	4567      	cmp	r7, ip
 800580c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005810:	d8e6      	bhi.n	80057e0 <__multiply+0x10c>
 8005812:	9a01      	ldr	r2, [sp, #4]
 8005814:	50a9      	str	r1, [r5, r2]
 8005816:	3504      	adds	r5, #4
 8005818:	e79a      	b.n	8005750 <__multiply+0x7c>
 800581a:	3e01      	subs	r6, #1
 800581c:	e79c      	b.n	8005758 <__multiply+0x84>
 800581e:	bf00      	nop
 8005820:	080069ef 	.word	0x080069ef
 8005824:	08006a00 	.word	0x08006a00

08005828 <__pow5mult>:
 8005828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800582c:	4615      	mov	r5, r2
 800582e:	f012 0203 	ands.w	r2, r2, #3
 8005832:	4606      	mov	r6, r0
 8005834:	460f      	mov	r7, r1
 8005836:	d007      	beq.n	8005848 <__pow5mult+0x20>
 8005838:	4c25      	ldr	r4, [pc, #148]	; (80058d0 <__pow5mult+0xa8>)
 800583a:	3a01      	subs	r2, #1
 800583c:	2300      	movs	r3, #0
 800583e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005842:	f7ff fe9b 	bl	800557c <__multadd>
 8005846:	4607      	mov	r7, r0
 8005848:	10ad      	asrs	r5, r5, #2
 800584a:	d03d      	beq.n	80058c8 <__pow5mult+0xa0>
 800584c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800584e:	b97c      	cbnz	r4, 8005870 <__pow5mult+0x48>
 8005850:	2010      	movs	r0, #16
 8005852:	f7ff fe1b 	bl	800548c <malloc>
 8005856:	4602      	mov	r2, r0
 8005858:	6270      	str	r0, [r6, #36]	; 0x24
 800585a:	b928      	cbnz	r0, 8005868 <__pow5mult+0x40>
 800585c:	4b1d      	ldr	r3, [pc, #116]	; (80058d4 <__pow5mult+0xac>)
 800585e:	481e      	ldr	r0, [pc, #120]	; (80058d8 <__pow5mult+0xb0>)
 8005860:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005864:	f000 fab2 	bl	8005dcc <__assert_func>
 8005868:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800586c:	6004      	str	r4, [r0, #0]
 800586e:	60c4      	str	r4, [r0, #12]
 8005870:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005874:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005878:	b94c      	cbnz	r4, 800588e <__pow5mult+0x66>
 800587a:	f240 2171 	movw	r1, #625	; 0x271
 800587e:	4630      	mov	r0, r6
 8005880:	f7ff ff12 	bl	80056a8 <__i2b>
 8005884:	2300      	movs	r3, #0
 8005886:	f8c8 0008 	str.w	r0, [r8, #8]
 800588a:	4604      	mov	r4, r0
 800588c:	6003      	str	r3, [r0, #0]
 800588e:	f04f 0900 	mov.w	r9, #0
 8005892:	07eb      	lsls	r3, r5, #31
 8005894:	d50a      	bpl.n	80058ac <__pow5mult+0x84>
 8005896:	4639      	mov	r1, r7
 8005898:	4622      	mov	r2, r4
 800589a:	4630      	mov	r0, r6
 800589c:	f7ff ff1a 	bl	80056d4 <__multiply>
 80058a0:	4639      	mov	r1, r7
 80058a2:	4680      	mov	r8, r0
 80058a4:	4630      	mov	r0, r6
 80058a6:	f7ff fe47 	bl	8005538 <_Bfree>
 80058aa:	4647      	mov	r7, r8
 80058ac:	106d      	asrs	r5, r5, #1
 80058ae:	d00b      	beq.n	80058c8 <__pow5mult+0xa0>
 80058b0:	6820      	ldr	r0, [r4, #0]
 80058b2:	b938      	cbnz	r0, 80058c4 <__pow5mult+0x9c>
 80058b4:	4622      	mov	r2, r4
 80058b6:	4621      	mov	r1, r4
 80058b8:	4630      	mov	r0, r6
 80058ba:	f7ff ff0b 	bl	80056d4 <__multiply>
 80058be:	6020      	str	r0, [r4, #0]
 80058c0:	f8c0 9000 	str.w	r9, [r0]
 80058c4:	4604      	mov	r4, r0
 80058c6:	e7e4      	b.n	8005892 <__pow5mult+0x6a>
 80058c8:	4638      	mov	r0, r7
 80058ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ce:	bf00      	nop
 80058d0:	08006b50 	.word	0x08006b50
 80058d4:	0800697d 	.word	0x0800697d
 80058d8:	08006a00 	.word	0x08006a00

080058dc <__lshift>:
 80058dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058e0:	460c      	mov	r4, r1
 80058e2:	6849      	ldr	r1, [r1, #4]
 80058e4:	6923      	ldr	r3, [r4, #16]
 80058e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80058ea:	68a3      	ldr	r3, [r4, #8]
 80058ec:	4607      	mov	r7, r0
 80058ee:	4691      	mov	r9, r2
 80058f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80058f4:	f108 0601 	add.w	r6, r8, #1
 80058f8:	42b3      	cmp	r3, r6
 80058fa:	db0b      	blt.n	8005914 <__lshift+0x38>
 80058fc:	4638      	mov	r0, r7
 80058fe:	f7ff fddb 	bl	80054b8 <_Balloc>
 8005902:	4605      	mov	r5, r0
 8005904:	b948      	cbnz	r0, 800591a <__lshift+0x3e>
 8005906:	4602      	mov	r2, r0
 8005908:	4b2a      	ldr	r3, [pc, #168]	; (80059b4 <__lshift+0xd8>)
 800590a:	482b      	ldr	r0, [pc, #172]	; (80059b8 <__lshift+0xdc>)
 800590c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005910:	f000 fa5c 	bl	8005dcc <__assert_func>
 8005914:	3101      	adds	r1, #1
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	e7ee      	b.n	80058f8 <__lshift+0x1c>
 800591a:	2300      	movs	r3, #0
 800591c:	f100 0114 	add.w	r1, r0, #20
 8005920:	f100 0210 	add.w	r2, r0, #16
 8005924:	4618      	mov	r0, r3
 8005926:	4553      	cmp	r3, sl
 8005928:	db37      	blt.n	800599a <__lshift+0xbe>
 800592a:	6920      	ldr	r0, [r4, #16]
 800592c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005930:	f104 0314 	add.w	r3, r4, #20
 8005934:	f019 091f 	ands.w	r9, r9, #31
 8005938:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800593c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005940:	d02f      	beq.n	80059a2 <__lshift+0xc6>
 8005942:	f1c9 0e20 	rsb	lr, r9, #32
 8005946:	468a      	mov	sl, r1
 8005948:	f04f 0c00 	mov.w	ip, #0
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	fa02 f209 	lsl.w	r2, r2, r9
 8005952:	ea42 020c 	orr.w	r2, r2, ip
 8005956:	f84a 2b04 	str.w	r2, [sl], #4
 800595a:	f853 2b04 	ldr.w	r2, [r3], #4
 800595e:	4298      	cmp	r0, r3
 8005960:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005964:	d8f2      	bhi.n	800594c <__lshift+0x70>
 8005966:	1b03      	subs	r3, r0, r4
 8005968:	3b15      	subs	r3, #21
 800596a:	f023 0303 	bic.w	r3, r3, #3
 800596e:	3304      	adds	r3, #4
 8005970:	f104 0215 	add.w	r2, r4, #21
 8005974:	4290      	cmp	r0, r2
 8005976:	bf38      	it	cc
 8005978:	2304      	movcc	r3, #4
 800597a:	f841 c003 	str.w	ip, [r1, r3]
 800597e:	f1bc 0f00 	cmp.w	ip, #0
 8005982:	d001      	beq.n	8005988 <__lshift+0xac>
 8005984:	f108 0602 	add.w	r6, r8, #2
 8005988:	3e01      	subs	r6, #1
 800598a:	4638      	mov	r0, r7
 800598c:	612e      	str	r6, [r5, #16]
 800598e:	4621      	mov	r1, r4
 8005990:	f7ff fdd2 	bl	8005538 <_Bfree>
 8005994:	4628      	mov	r0, r5
 8005996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800599a:	f842 0f04 	str.w	r0, [r2, #4]!
 800599e:	3301      	adds	r3, #1
 80059a0:	e7c1      	b.n	8005926 <__lshift+0x4a>
 80059a2:	3904      	subs	r1, #4
 80059a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80059a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80059ac:	4298      	cmp	r0, r3
 80059ae:	d8f9      	bhi.n	80059a4 <__lshift+0xc8>
 80059b0:	e7ea      	b.n	8005988 <__lshift+0xac>
 80059b2:	bf00      	nop
 80059b4:	080069ef 	.word	0x080069ef
 80059b8:	08006a00 	.word	0x08006a00

080059bc <__mcmp>:
 80059bc:	b530      	push	{r4, r5, lr}
 80059be:	6902      	ldr	r2, [r0, #16]
 80059c0:	690c      	ldr	r4, [r1, #16]
 80059c2:	1b12      	subs	r2, r2, r4
 80059c4:	d10e      	bne.n	80059e4 <__mcmp+0x28>
 80059c6:	f100 0314 	add.w	r3, r0, #20
 80059ca:	3114      	adds	r1, #20
 80059cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80059d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80059d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80059d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80059dc:	42a5      	cmp	r5, r4
 80059de:	d003      	beq.n	80059e8 <__mcmp+0x2c>
 80059e0:	d305      	bcc.n	80059ee <__mcmp+0x32>
 80059e2:	2201      	movs	r2, #1
 80059e4:	4610      	mov	r0, r2
 80059e6:	bd30      	pop	{r4, r5, pc}
 80059e8:	4283      	cmp	r3, r0
 80059ea:	d3f3      	bcc.n	80059d4 <__mcmp+0x18>
 80059ec:	e7fa      	b.n	80059e4 <__mcmp+0x28>
 80059ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059f2:	e7f7      	b.n	80059e4 <__mcmp+0x28>

080059f4 <__mdiff>:
 80059f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f8:	460c      	mov	r4, r1
 80059fa:	4606      	mov	r6, r0
 80059fc:	4611      	mov	r1, r2
 80059fe:	4620      	mov	r0, r4
 8005a00:	4690      	mov	r8, r2
 8005a02:	f7ff ffdb 	bl	80059bc <__mcmp>
 8005a06:	1e05      	subs	r5, r0, #0
 8005a08:	d110      	bne.n	8005a2c <__mdiff+0x38>
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	f7ff fd53 	bl	80054b8 <_Balloc>
 8005a12:	b930      	cbnz	r0, 8005a22 <__mdiff+0x2e>
 8005a14:	4b3a      	ldr	r3, [pc, #232]	; (8005b00 <__mdiff+0x10c>)
 8005a16:	4602      	mov	r2, r0
 8005a18:	f240 2132 	movw	r1, #562	; 0x232
 8005a1c:	4839      	ldr	r0, [pc, #228]	; (8005b04 <__mdiff+0x110>)
 8005a1e:	f000 f9d5 	bl	8005dcc <__assert_func>
 8005a22:	2301      	movs	r3, #1
 8005a24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005a28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2c:	bfa4      	itt	ge
 8005a2e:	4643      	movge	r3, r8
 8005a30:	46a0      	movge	r8, r4
 8005a32:	4630      	mov	r0, r6
 8005a34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005a38:	bfa6      	itte	ge
 8005a3a:	461c      	movge	r4, r3
 8005a3c:	2500      	movge	r5, #0
 8005a3e:	2501      	movlt	r5, #1
 8005a40:	f7ff fd3a 	bl	80054b8 <_Balloc>
 8005a44:	b920      	cbnz	r0, 8005a50 <__mdiff+0x5c>
 8005a46:	4b2e      	ldr	r3, [pc, #184]	; (8005b00 <__mdiff+0x10c>)
 8005a48:	4602      	mov	r2, r0
 8005a4a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005a4e:	e7e5      	b.n	8005a1c <__mdiff+0x28>
 8005a50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005a54:	6926      	ldr	r6, [r4, #16]
 8005a56:	60c5      	str	r5, [r0, #12]
 8005a58:	f104 0914 	add.w	r9, r4, #20
 8005a5c:	f108 0514 	add.w	r5, r8, #20
 8005a60:	f100 0e14 	add.w	lr, r0, #20
 8005a64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005a68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005a6c:	f108 0210 	add.w	r2, r8, #16
 8005a70:	46f2      	mov	sl, lr
 8005a72:	2100      	movs	r1, #0
 8005a74:	f859 3b04 	ldr.w	r3, [r9], #4
 8005a78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005a7c:	fa1f f883 	uxth.w	r8, r3
 8005a80:	fa11 f18b 	uxtah	r1, r1, fp
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	eba1 0808 	sub.w	r8, r1, r8
 8005a8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005a8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005a92:	fa1f f888 	uxth.w	r8, r8
 8005a96:	1419      	asrs	r1, r3, #16
 8005a98:	454e      	cmp	r6, r9
 8005a9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005a9e:	f84a 3b04 	str.w	r3, [sl], #4
 8005aa2:	d8e7      	bhi.n	8005a74 <__mdiff+0x80>
 8005aa4:	1b33      	subs	r3, r6, r4
 8005aa6:	3b15      	subs	r3, #21
 8005aa8:	f023 0303 	bic.w	r3, r3, #3
 8005aac:	3304      	adds	r3, #4
 8005aae:	3415      	adds	r4, #21
 8005ab0:	42a6      	cmp	r6, r4
 8005ab2:	bf38      	it	cc
 8005ab4:	2304      	movcc	r3, #4
 8005ab6:	441d      	add	r5, r3
 8005ab8:	4473      	add	r3, lr
 8005aba:	469e      	mov	lr, r3
 8005abc:	462e      	mov	r6, r5
 8005abe:	4566      	cmp	r6, ip
 8005ac0:	d30e      	bcc.n	8005ae0 <__mdiff+0xec>
 8005ac2:	f10c 0203 	add.w	r2, ip, #3
 8005ac6:	1b52      	subs	r2, r2, r5
 8005ac8:	f022 0203 	bic.w	r2, r2, #3
 8005acc:	3d03      	subs	r5, #3
 8005ace:	45ac      	cmp	ip, r5
 8005ad0:	bf38      	it	cc
 8005ad2:	2200      	movcc	r2, #0
 8005ad4:	441a      	add	r2, r3
 8005ad6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005ada:	b17b      	cbz	r3, 8005afc <__mdiff+0x108>
 8005adc:	6107      	str	r7, [r0, #16]
 8005ade:	e7a3      	b.n	8005a28 <__mdiff+0x34>
 8005ae0:	f856 8b04 	ldr.w	r8, [r6], #4
 8005ae4:	fa11 f288 	uxtah	r2, r1, r8
 8005ae8:	1414      	asrs	r4, r2, #16
 8005aea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005aee:	b292      	uxth	r2, r2
 8005af0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005af4:	f84e 2b04 	str.w	r2, [lr], #4
 8005af8:	1421      	asrs	r1, r4, #16
 8005afa:	e7e0      	b.n	8005abe <__mdiff+0xca>
 8005afc:	3f01      	subs	r7, #1
 8005afe:	e7ea      	b.n	8005ad6 <__mdiff+0xe2>
 8005b00:	080069ef 	.word	0x080069ef
 8005b04:	08006a00 	.word	0x08006a00

08005b08 <__d2b>:
 8005b08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b0c:	4689      	mov	r9, r1
 8005b0e:	2101      	movs	r1, #1
 8005b10:	ec57 6b10 	vmov	r6, r7, d0
 8005b14:	4690      	mov	r8, r2
 8005b16:	f7ff fccf 	bl	80054b8 <_Balloc>
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	b930      	cbnz	r0, 8005b2c <__d2b+0x24>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	4b25      	ldr	r3, [pc, #148]	; (8005bb8 <__d2b+0xb0>)
 8005b22:	4826      	ldr	r0, [pc, #152]	; (8005bbc <__d2b+0xb4>)
 8005b24:	f240 310a 	movw	r1, #778	; 0x30a
 8005b28:	f000 f950 	bl	8005dcc <__assert_func>
 8005b2c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005b30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005b34:	bb35      	cbnz	r5, 8005b84 <__d2b+0x7c>
 8005b36:	2e00      	cmp	r6, #0
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	d028      	beq.n	8005b8e <__d2b+0x86>
 8005b3c:	4668      	mov	r0, sp
 8005b3e:	9600      	str	r6, [sp, #0]
 8005b40:	f7ff fd82 	bl	8005648 <__lo0bits>
 8005b44:	9900      	ldr	r1, [sp, #0]
 8005b46:	b300      	cbz	r0, 8005b8a <__d2b+0x82>
 8005b48:	9a01      	ldr	r2, [sp, #4]
 8005b4a:	f1c0 0320 	rsb	r3, r0, #32
 8005b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b52:	430b      	orrs	r3, r1
 8005b54:	40c2      	lsrs	r2, r0
 8005b56:	6163      	str	r3, [r4, #20]
 8005b58:	9201      	str	r2, [sp, #4]
 8005b5a:	9b01      	ldr	r3, [sp, #4]
 8005b5c:	61a3      	str	r3, [r4, #24]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf14      	ite	ne
 8005b62:	2202      	movne	r2, #2
 8005b64:	2201      	moveq	r2, #1
 8005b66:	6122      	str	r2, [r4, #16]
 8005b68:	b1d5      	cbz	r5, 8005ba0 <__d2b+0x98>
 8005b6a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005b6e:	4405      	add	r5, r0
 8005b70:	f8c9 5000 	str.w	r5, [r9]
 8005b74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b78:	f8c8 0000 	str.w	r0, [r8]
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	b003      	add	sp, #12
 8005b80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b88:	e7d5      	b.n	8005b36 <__d2b+0x2e>
 8005b8a:	6161      	str	r1, [r4, #20]
 8005b8c:	e7e5      	b.n	8005b5a <__d2b+0x52>
 8005b8e:	a801      	add	r0, sp, #4
 8005b90:	f7ff fd5a 	bl	8005648 <__lo0bits>
 8005b94:	9b01      	ldr	r3, [sp, #4]
 8005b96:	6163      	str	r3, [r4, #20]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	6122      	str	r2, [r4, #16]
 8005b9c:	3020      	adds	r0, #32
 8005b9e:	e7e3      	b.n	8005b68 <__d2b+0x60>
 8005ba0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ba4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005ba8:	f8c9 0000 	str.w	r0, [r9]
 8005bac:	6918      	ldr	r0, [r3, #16]
 8005bae:	f7ff fd2b 	bl	8005608 <__hi0bits>
 8005bb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005bb6:	e7df      	b.n	8005b78 <__d2b+0x70>
 8005bb8:	080069ef 	.word	0x080069ef
 8005bbc:	08006a00 	.word	0x08006a00

08005bc0 <_calloc_r>:
 8005bc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bc2:	fba1 2402 	umull	r2, r4, r1, r2
 8005bc6:	b94c      	cbnz	r4, 8005bdc <_calloc_r+0x1c>
 8005bc8:	4611      	mov	r1, r2
 8005bca:	9201      	str	r2, [sp, #4]
 8005bcc:	f000 f87a 	bl	8005cc4 <_malloc_r>
 8005bd0:	9a01      	ldr	r2, [sp, #4]
 8005bd2:	4605      	mov	r5, r0
 8005bd4:	b930      	cbnz	r0, 8005be4 <_calloc_r+0x24>
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	b003      	add	sp, #12
 8005bda:	bd30      	pop	{r4, r5, pc}
 8005bdc:	220c      	movs	r2, #12
 8005bde:	6002      	str	r2, [r0, #0]
 8005be0:	2500      	movs	r5, #0
 8005be2:	e7f8      	b.n	8005bd6 <_calloc_r+0x16>
 8005be4:	4621      	mov	r1, r4
 8005be6:	f7fe f95f 	bl	8003ea8 <memset>
 8005bea:	e7f4      	b.n	8005bd6 <_calloc_r+0x16>

08005bec <_free_r>:
 8005bec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bee:	2900      	cmp	r1, #0
 8005bf0:	d044      	beq.n	8005c7c <_free_r+0x90>
 8005bf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bf6:	9001      	str	r0, [sp, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f1a1 0404 	sub.w	r4, r1, #4
 8005bfe:	bfb8      	it	lt
 8005c00:	18e4      	addlt	r4, r4, r3
 8005c02:	f000 f925 	bl	8005e50 <__malloc_lock>
 8005c06:	4a1e      	ldr	r2, [pc, #120]	; (8005c80 <_free_r+0x94>)
 8005c08:	9801      	ldr	r0, [sp, #4]
 8005c0a:	6813      	ldr	r3, [r2, #0]
 8005c0c:	b933      	cbnz	r3, 8005c1c <_free_r+0x30>
 8005c0e:	6063      	str	r3, [r4, #4]
 8005c10:	6014      	str	r4, [r2, #0]
 8005c12:	b003      	add	sp, #12
 8005c14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c18:	f000 b920 	b.w	8005e5c <__malloc_unlock>
 8005c1c:	42a3      	cmp	r3, r4
 8005c1e:	d908      	bls.n	8005c32 <_free_r+0x46>
 8005c20:	6825      	ldr	r5, [r4, #0]
 8005c22:	1961      	adds	r1, r4, r5
 8005c24:	428b      	cmp	r3, r1
 8005c26:	bf01      	itttt	eq
 8005c28:	6819      	ldreq	r1, [r3, #0]
 8005c2a:	685b      	ldreq	r3, [r3, #4]
 8005c2c:	1949      	addeq	r1, r1, r5
 8005c2e:	6021      	streq	r1, [r4, #0]
 8005c30:	e7ed      	b.n	8005c0e <_free_r+0x22>
 8005c32:	461a      	mov	r2, r3
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	b10b      	cbz	r3, 8005c3c <_free_r+0x50>
 8005c38:	42a3      	cmp	r3, r4
 8005c3a:	d9fa      	bls.n	8005c32 <_free_r+0x46>
 8005c3c:	6811      	ldr	r1, [r2, #0]
 8005c3e:	1855      	adds	r5, r2, r1
 8005c40:	42a5      	cmp	r5, r4
 8005c42:	d10b      	bne.n	8005c5c <_free_r+0x70>
 8005c44:	6824      	ldr	r4, [r4, #0]
 8005c46:	4421      	add	r1, r4
 8005c48:	1854      	adds	r4, r2, r1
 8005c4a:	42a3      	cmp	r3, r4
 8005c4c:	6011      	str	r1, [r2, #0]
 8005c4e:	d1e0      	bne.n	8005c12 <_free_r+0x26>
 8005c50:	681c      	ldr	r4, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	6053      	str	r3, [r2, #4]
 8005c56:	4421      	add	r1, r4
 8005c58:	6011      	str	r1, [r2, #0]
 8005c5a:	e7da      	b.n	8005c12 <_free_r+0x26>
 8005c5c:	d902      	bls.n	8005c64 <_free_r+0x78>
 8005c5e:	230c      	movs	r3, #12
 8005c60:	6003      	str	r3, [r0, #0]
 8005c62:	e7d6      	b.n	8005c12 <_free_r+0x26>
 8005c64:	6825      	ldr	r5, [r4, #0]
 8005c66:	1961      	adds	r1, r4, r5
 8005c68:	428b      	cmp	r3, r1
 8005c6a:	bf04      	itt	eq
 8005c6c:	6819      	ldreq	r1, [r3, #0]
 8005c6e:	685b      	ldreq	r3, [r3, #4]
 8005c70:	6063      	str	r3, [r4, #4]
 8005c72:	bf04      	itt	eq
 8005c74:	1949      	addeq	r1, r1, r5
 8005c76:	6021      	streq	r1, [r4, #0]
 8005c78:	6054      	str	r4, [r2, #4]
 8005c7a:	e7ca      	b.n	8005c12 <_free_r+0x26>
 8005c7c:	b003      	add	sp, #12
 8005c7e:	bd30      	pop	{r4, r5, pc}
 8005c80:	20000338 	.word	0x20000338

08005c84 <sbrk_aligned>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	4e0e      	ldr	r6, [pc, #56]	; (8005cc0 <sbrk_aligned+0x3c>)
 8005c88:	460c      	mov	r4, r1
 8005c8a:	6831      	ldr	r1, [r6, #0]
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	b911      	cbnz	r1, 8005c96 <sbrk_aligned+0x12>
 8005c90:	f000 f88c 	bl	8005dac <_sbrk_r>
 8005c94:	6030      	str	r0, [r6, #0]
 8005c96:	4621      	mov	r1, r4
 8005c98:	4628      	mov	r0, r5
 8005c9a:	f000 f887 	bl	8005dac <_sbrk_r>
 8005c9e:	1c43      	adds	r3, r0, #1
 8005ca0:	d00a      	beq.n	8005cb8 <sbrk_aligned+0x34>
 8005ca2:	1cc4      	adds	r4, r0, #3
 8005ca4:	f024 0403 	bic.w	r4, r4, #3
 8005ca8:	42a0      	cmp	r0, r4
 8005caa:	d007      	beq.n	8005cbc <sbrk_aligned+0x38>
 8005cac:	1a21      	subs	r1, r4, r0
 8005cae:	4628      	mov	r0, r5
 8005cb0:	f000 f87c 	bl	8005dac <_sbrk_r>
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	d101      	bne.n	8005cbc <sbrk_aligned+0x38>
 8005cb8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}
 8005cc0:	2000033c 	.word	0x2000033c

08005cc4 <_malloc_r>:
 8005cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc8:	1ccd      	adds	r5, r1, #3
 8005cca:	f025 0503 	bic.w	r5, r5, #3
 8005cce:	3508      	adds	r5, #8
 8005cd0:	2d0c      	cmp	r5, #12
 8005cd2:	bf38      	it	cc
 8005cd4:	250c      	movcc	r5, #12
 8005cd6:	2d00      	cmp	r5, #0
 8005cd8:	4607      	mov	r7, r0
 8005cda:	db01      	blt.n	8005ce0 <_malloc_r+0x1c>
 8005cdc:	42a9      	cmp	r1, r5
 8005cde:	d905      	bls.n	8005cec <_malloc_r+0x28>
 8005ce0:	230c      	movs	r3, #12
 8005ce2:	603b      	str	r3, [r7, #0]
 8005ce4:	2600      	movs	r6, #0
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cec:	4e2e      	ldr	r6, [pc, #184]	; (8005da8 <_malloc_r+0xe4>)
 8005cee:	f000 f8af 	bl	8005e50 <__malloc_lock>
 8005cf2:	6833      	ldr	r3, [r6, #0]
 8005cf4:	461c      	mov	r4, r3
 8005cf6:	bb34      	cbnz	r4, 8005d46 <_malloc_r+0x82>
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	f7ff ffc2 	bl	8005c84 <sbrk_aligned>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	4604      	mov	r4, r0
 8005d04:	d14d      	bne.n	8005da2 <_malloc_r+0xde>
 8005d06:	6834      	ldr	r4, [r6, #0]
 8005d08:	4626      	mov	r6, r4
 8005d0a:	2e00      	cmp	r6, #0
 8005d0c:	d140      	bne.n	8005d90 <_malloc_r+0xcc>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	4631      	mov	r1, r6
 8005d12:	4638      	mov	r0, r7
 8005d14:	eb04 0803 	add.w	r8, r4, r3
 8005d18:	f000 f848 	bl	8005dac <_sbrk_r>
 8005d1c:	4580      	cmp	r8, r0
 8005d1e:	d13a      	bne.n	8005d96 <_malloc_r+0xd2>
 8005d20:	6821      	ldr	r1, [r4, #0]
 8005d22:	3503      	adds	r5, #3
 8005d24:	1a6d      	subs	r5, r5, r1
 8005d26:	f025 0503 	bic.w	r5, r5, #3
 8005d2a:	3508      	adds	r5, #8
 8005d2c:	2d0c      	cmp	r5, #12
 8005d2e:	bf38      	it	cc
 8005d30:	250c      	movcc	r5, #12
 8005d32:	4629      	mov	r1, r5
 8005d34:	4638      	mov	r0, r7
 8005d36:	f7ff ffa5 	bl	8005c84 <sbrk_aligned>
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	d02b      	beq.n	8005d96 <_malloc_r+0xd2>
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	442b      	add	r3, r5
 8005d42:	6023      	str	r3, [r4, #0]
 8005d44:	e00e      	b.n	8005d64 <_malloc_r+0xa0>
 8005d46:	6822      	ldr	r2, [r4, #0]
 8005d48:	1b52      	subs	r2, r2, r5
 8005d4a:	d41e      	bmi.n	8005d8a <_malloc_r+0xc6>
 8005d4c:	2a0b      	cmp	r2, #11
 8005d4e:	d916      	bls.n	8005d7e <_malloc_r+0xba>
 8005d50:	1961      	adds	r1, r4, r5
 8005d52:	42a3      	cmp	r3, r4
 8005d54:	6025      	str	r5, [r4, #0]
 8005d56:	bf18      	it	ne
 8005d58:	6059      	strne	r1, [r3, #4]
 8005d5a:	6863      	ldr	r3, [r4, #4]
 8005d5c:	bf08      	it	eq
 8005d5e:	6031      	streq	r1, [r6, #0]
 8005d60:	5162      	str	r2, [r4, r5]
 8005d62:	604b      	str	r3, [r1, #4]
 8005d64:	4638      	mov	r0, r7
 8005d66:	f104 060b 	add.w	r6, r4, #11
 8005d6a:	f000 f877 	bl	8005e5c <__malloc_unlock>
 8005d6e:	f026 0607 	bic.w	r6, r6, #7
 8005d72:	1d23      	adds	r3, r4, #4
 8005d74:	1af2      	subs	r2, r6, r3
 8005d76:	d0b6      	beq.n	8005ce6 <_malloc_r+0x22>
 8005d78:	1b9b      	subs	r3, r3, r6
 8005d7a:	50a3      	str	r3, [r4, r2]
 8005d7c:	e7b3      	b.n	8005ce6 <_malloc_r+0x22>
 8005d7e:	6862      	ldr	r2, [r4, #4]
 8005d80:	42a3      	cmp	r3, r4
 8005d82:	bf0c      	ite	eq
 8005d84:	6032      	streq	r2, [r6, #0]
 8005d86:	605a      	strne	r2, [r3, #4]
 8005d88:	e7ec      	b.n	8005d64 <_malloc_r+0xa0>
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	6864      	ldr	r4, [r4, #4]
 8005d8e:	e7b2      	b.n	8005cf6 <_malloc_r+0x32>
 8005d90:	4634      	mov	r4, r6
 8005d92:	6876      	ldr	r6, [r6, #4]
 8005d94:	e7b9      	b.n	8005d0a <_malloc_r+0x46>
 8005d96:	230c      	movs	r3, #12
 8005d98:	603b      	str	r3, [r7, #0]
 8005d9a:	4638      	mov	r0, r7
 8005d9c:	f000 f85e 	bl	8005e5c <__malloc_unlock>
 8005da0:	e7a1      	b.n	8005ce6 <_malloc_r+0x22>
 8005da2:	6025      	str	r5, [r4, #0]
 8005da4:	e7de      	b.n	8005d64 <_malloc_r+0xa0>
 8005da6:	bf00      	nop
 8005da8:	20000338 	.word	0x20000338

08005dac <_sbrk_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4d06      	ldr	r5, [pc, #24]	; (8005dc8 <_sbrk_r+0x1c>)
 8005db0:	2300      	movs	r3, #0
 8005db2:	4604      	mov	r4, r0
 8005db4:	4608      	mov	r0, r1
 8005db6:	602b      	str	r3, [r5, #0]
 8005db8:	f7fb f91a 	bl	8000ff0 <_sbrk>
 8005dbc:	1c43      	adds	r3, r0, #1
 8005dbe:	d102      	bne.n	8005dc6 <_sbrk_r+0x1a>
 8005dc0:	682b      	ldr	r3, [r5, #0]
 8005dc2:	b103      	cbz	r3, 8005dc6 <_sbrk_r+0x1a>
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	bd38      	pop	{r3, r4, r5, pc}
 8005dc8:	20000340 	.word	0x20000340

08005dcc <__assert_func>:
 8005dcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005dce:	4614      	mov	r4, r2
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	4b09      	ldr	r3, [pc, #36]	; (8005df8 <__assert_func+0x2c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	68d8      	ldr	r0, [r3, #12]
 8005dda:	b14c      	cbz	r4, 8005df0 <__assert_func+0x24>
 8005ddc:	4b07      	ldr	r3, [pc, #28]	; (8005dfc <__assert_func+0x30>)
 8005dde:	9100      	str	r1, [sp, #0]
 8005de0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005de4:	4906      	ldr	r1, [pc, #24]	; (8005e00 <__assert_func+0x34>)
 8005de6:	462b      	mov	r3, r5
 8005de8:	f000 f80e 	bl	8005e08 <fiprintf>
 8005dec:	f000 fa64 	bl	80062b8 <abort>
 8005df0:	4b04      	ldr	r3, [pc, #16]	; (8005e04 <__assert_func+0x38>)
 8005df2:	461c      	mov	r4, r3
 8005df4:	e7f3      	b.n	8005dde <__assert_func+0x12>
 8005df6:	bf00      	nop
 8005df8:	2000000c 	.word	0x2000000c
 8005dfc:	08006b5c 	.word	0x08006b5c
 8005e00:	08006b69 	.word	0x08006b69
 8005e04:	08006b97 	.word	0x08006b97

08005e08 <fiprintf>:
 8005e08:	b40e      	push	{r1, r2, r3}
 8005e0a:	b503      	push	{r0, r1, lr}
 8005e0c:	4601      	mov	r1, r0
 8005e0e:	ab03      	add	r3, sp, #12
 8005e10:	4805      	ldr	r0, [pc, #20]	; (8005e28 <fiprintf+0x20>)
 8005e12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e16:	6800      	ldr	r0, [r0, #0]
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	f000 f84f 	bl	8005ebc <_vfiprintf_r>
 8005e1e:	b002      	add	sp, #8
 8005e20:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e24:	b003      	add	sp, #12
 8005e26:	4770      	bx	lr
 8005e28:	2000000c 	.word	0x2000000c

08005e2c <__ascii_mbtowc>:
 8005e2c:	b082      	sub	sp, #8
 8005e2e:	b901      	cbnz	r1, 8005e32 <__ascii_mbtowc+0x6>
 8005e30:	a901      	add	r1, sp, #4
 8005e32:	b142      	cbz	r2, 8005e46 <__ascii_mbtowc+0x1a>
 8005e34:	b14b      	cbz	r3, 8005e4a <__ascii_mbtowc+0x1e>
 8005e36:	7813      	ldrb	r3, [r2, #0]
 8005e38:	600b      	str	r3, [r1, #0]
 8005e3a:	7812      	ldrb	r2, [r2, #0]
 8005e3c:	1e10      	subs	r0, r2, #0
 8005e3e:	bf18      	it	ne
 8005e40:	2001      	movne	r0, #1
 8005e42:	b002      	add	sp, #8
 8005e44:	4770      	bx	lr
 8005e46:	4610      	mov	r0, r2
 8005e48:	e7fb      	b.n	8005e42 <__ascii_mbtowc+0x16>
 8005e4a:	f06f 0001 	mvn.w	r0, #1
 8005e4e:	e7f8      	b.n	8005e42 <__ascii_mbtowc+0x16>

08005e50 <__malloc_lock>:
 8005e50:	4801      	ldr	r0, [pc, #4]	; (8005e58 <__malloc_lock+0x8>)
 8005e52:	f000 bbf1 	b.w	8006638 <__retarget_lock_acquire_recursive>
 8005e56:	bf00      	nop
 8005e58:	20000344 	.word	0x20000344

08005e5c <__malloc_unlock>:
 8005e5c:	4801      	ldr	r0, [pc, #4]	; (8005e64 <__malloc_unlock+0x8>)
 8005e5e:	f000 bbec 	b.w	800663a <__retarget_lock_release_recursive>
 8005e62:	bf00      	nop
 8005e64:	20000344 	.word	0x20000344

08005e68 <__sfputc_r>:
 8005e68:	6893      	ldr	r3, [r2, #8]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	b410      	push	{r4}
 8005e70:	6093      	str	r3, [r2, #8]
 8005e72:	da08      	bge.n	8005e86 <__sfputc_r+0x1e>
 8005e74:	6994      	ldr	r4, [r2, #24]
 8005e76:	42a3      	cmp	r3, r4
 8005e78:	db01      	blt.n	8005e7e <__sfputc_r+0x16>
 8005e7a:	290a      	cmp	r1, #10
 8005e7c:	d103      	bne.n	8005e86 <__sfputc_r+0x1e>
 8005e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e82:	f000 b94b 	b.w	800611c <__swbuf_r>
 8005e86:	6813      	ldr	r3, [r2, #0]
 8005e88:	1c58      	adds	r0, r3, #1
 8005e8a:	6010      	str	r0, [r2, #0]
 8005e8c:	7019      	strb	r1, [r3, #0]
 8005e8e:	4608      	mov	r0, r1
 8005e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <__sfputs_r>:
 8005e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e98:	4606      	mov	r6, r0
 8005e9a:	460f      	mov	r7, r1
 8005e9c:	4614      	mov	r4, r2
 8005e9e:	18d5      	adds	r5, r2, r3
 8005ea0:	42ac      	cmp	r4, r5
 8005ea2:	d101      	bne.n	8005ea8 <__sfputs_r+0x12>
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	e007      	b.n	8005eb8 <__sfputs_r+0x22>
 8005ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eac:	463a      	mov	r2, r7
 8005eae:	4630      	mov	r0, r6
 8005eb0:	f7ff ffda 	bl	8005e68 <__sfputc_r>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d1f3      	bne.n	8005ea0 <__sfputs_r+0xa>
 8005eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ebc <_vfiprintf_r>:
 8005ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec0:	460d      	mov	r5, r1
 8005ec2:	b09d      	sub	sp, #116	; 0x74
 8005ec4:	4614      	mov	r4, r2
 8005ec6:	4698      	mov	r8, r3
 8005ec8:	4606      	mov	r6, r0
 8005eca:	b118      	cbz	r0, 8005ed4 <_vfiprintf_r+0x18>
 8005ecc:	6983      	ldr	r3, [r0, #24]
 8005ece:	b90b      	cbnz	r3, 8005ed4 <_vfiprintf_r+0x18>
 8005ed0:	f000 fb14 	bl	80064fc <__sinit>
 8005ed4:	4b89      	ldr	r3, [pc, #548]	; (80060fc <_vfiprintf_r+0x240>)
 8005ed6:	429d      	cmp	r5, r3
 8005ed8:	d11b      	bne.n	8005f12 <_vfiprintf_r+0x56>
 8005eda:	6875      	ldr	r5, [r6, #4]
 8005edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ede:	07d9      	lsls	r1, r3, #31
 8005ee0:	d405      	bmi.n	8005eee <_vfiprintf_r+0x32>
 8005ee2:	89ab      	ldrh	r3, [r5, #12]
 8005ee4:	059a      	lsls	r2, r3, #22
 8005ee6:	d402      	bmi.n	8005eee <_vfiprintf_r+0x32>
 8005ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005eea:	f000 fba5 	bl	8006638 <__retarget_lock_acquire_recursive>
 8005eee:	89ab      	ldrh	r3, [r5, #12]
 8005ef0:	071b      	lsls	r3, r3, #28
 8005ef2:	d501      	bpl.n	8005ef8 <_vfiprintf_r+0x3c>
 8005ef4:	692b      	ldr	r3, [r5, #16]
 8005ef6:	b9eb      	cbnz	r3, 8005f34 <_vfiprintf_r+0x78>
 8005ef8:	4629      	mov	r1, r5
 8005efa:	4630      	mov	r0, r6
 8005efc:	f000 f96e 	bl	80061dc <__swsetup_r>
 8005f00:	b1c0      	cbz	r0, 8005f34 <_vfiprintf_r+0x78>
 8005f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f04:	07dc      	lsls	r4, r3, #31
 8005f06:	d50e      	bpl.n	8005f26 <_vfiprintf_r+0x6a>
 8005f08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f0c:	b01d      	add	sp, #116	; 0x74
 8005f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f12:	4b7b      	ldr	r3, [pc, #492]	; (8006100 <_vfiprintf_r+0x244>)
 8005f14:	429d      	cmp	r5, r3
 8005f16:	d101      	bne.n	8005f1c <_vfiprintf_r+0x60>
 8005f18:	68b5      	ldr	r5, [r6, #8]
 8005f1a:	e7df      	b.n	8005edc <_vfiprintf_r+0x20>
 8005f1c:	4b79      	ldr	r3, [pc, #484]	; (8006104 <_vfiprintf_r+0x248>)
 8005f1e:	429d      	cmp	r5, r3
 8005f20:	bf08      	it	eq
 8005f22:	68f5      	ldreq	r5, [r6, #12]
 8005f24:	e7da      	b.n	8005edc <_vfiprintf_r+0x20>
 8005f26:	89ab      	ldrh	r3, [r5, #12]
 8005f28:	0598      	lsls	r0, r3, #22
 8005f2a:	d4ed      	bmi.n	8005f08 <_vfiprintf_r+0x4c>
 8005f2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f2e:	f000 fb84 	bl	800663a <__retarget_lock_release_recursive>
 8005f32:	e7e9      	b.n	8005f08 <_vfiprintf_r+0x4c>
 8005f34:	2300      	movs	r3, #0
 8005f36:	9309      	str	r3, [sp, #36]	; 0x24
 8005f38:	2320      	movs	r3, #32
 8005f3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f42:	2330      	movs	r3, #48	; 0x30
 8005f44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006108 <_vfiprintf_r+0x24c>
 8005f48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f4c:	f04f 0901 	mov.w	r9, #1
 8005f50:	4623      	mov	r3, r4
 8005f52:	469a      	mov	sl, r3
 8005f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f58:	b10a      	cbz	r2, 8005f5e <_vfiprintf_r+0xa2>
 8005f5a:	2a25      	cmp	r2, #37	; 0x25
 8005f5c:	d1f9      	bne.n	8005f52 <_vfiprintf_r+0x96>
 8005f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8005f62:	d00b      	beq.n	8005f7c <_vfiprintf_r+0xc0>
 8005f64:	465b      	mov	r3, fp
 8005f66:	4622      	mov	r2, r4
 8005f68:	4629      	mov	r1, r5
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7ff ff93 	bl	8005e96 <__sfputs_r>
 8005f70:	3001      	adds	r0, #1
 8005f72:	f000 80aa 	beq.w	80060ca <_vfiprintf_r+0x20e>
 8005f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f78:	445a      	add	r2, fp
 8005f7a:	9209      	str	r2, [sp, #36]	; 0x24
 8005f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 80a2 	beq.w	80060ca <_vfiprintf_r+0x20e>
 8005f86:	2300      	movs	r3, #0
 8005f88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f90:	f10a 0a01 	add.w	sl, sl, #1
 8005f94:	9304      	str	r3, [sp, #16]
 8005f96:	9307      	str	r3, [sp, #28]
 8005f98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f9c:	931a      	str	r3, [sp, #104]	; 0x68
 8005f9e:	4654      	mov	r4, sl
 8005fa0:	2205      	movs	r2, #5
 8005fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fa6:	4858      	ldr	r0, [pc, #352]	; (8006108 <_vfiprintf_r+0x24c>)
 8005fa8:	f7fa f91a 	bl	80001e0 <memchr>
 8005fac:	9a04      	ldr	r2, [sp, #16]
 8005fae:	b9d8      	cbnz	r0, 8005fe8 <_vfiprintf_r+0x12c>
 8005fb0:	06d1      	lsls	r1, r2, #27
 8005fb2:	bf44      	itt	mi
 8005fb4:	2320      	movmi	r3, #32
 8005fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fba:	0713      	lsls	r3, r2, #28
 8005fbc:	bf44      	itt	mi
 8005fbe:	232b      	movmi	r3, #43	; 0x2b
 8005fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8005fca:	d015      	beq.n	8005ff8 <_vfiprintf_r+0x13c>
 8005fcc:	9a07      	ldr	r2, [sp, #28]
 8005fce:	4654      	mov	r4, sl
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f04f 0c0a 	mov.w	ip, #10
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fdc:	3b30      	subs	r3, #48	; 0x30
 8005fde:	2b09      	cmp	r3, #9
 8005fe0:	d94e      	bls.n	8006080 <_vfiprintf_r+0x1c4>
 8005fe2:	b1b0      	cbz	r0, 8006012 <_vfiprintf_r+0x156>
 8005fe4:	9207      	str	r2, [sp, #28]
 8005fe6:	e014      	b.n	8006012 <_vfiprintf_r+0x156>
 8005fe8:	eba0 0308 	sub.w	r3, r0, r8
 8005fec:	fa09 f303 	lsl.w	r3, r9, r3
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	46a2      	mov	sl, r4
 8005ff6:	e7d2      	b.n	8005f9e <_vfiprintf_r+0xe2>
 8005ff8:	9b03      	ldr	r3, [sp, #12]
 8005ffa:	1d19      	adds	r1, r3, #4
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	9103      	str	r1, [sp, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	bfbb      	ittet	lt
 8006004:	425b      	neglt	r3, r3
 8006006:	f042 0202 	orrlt.w	r2, r2, #2
 800600a:	9307      	strge	r3, [sp, #28]
 800600c:	9307      	strlt	r3, [sp, #28]
 800600e:	bfb8      	it	lt
 8006010:	9204      	strlt	r2, [sp, #16]
 8006012:	7823      	ldrb	r3, [r4, #0]
 8006014:	2b2e      	cmp	r3, #46	; 0x2e
 8006016:	d10c      	bne.n	8006032 <_vfiprintf_r+0x176>
 8006018:	7863      	ldrb	r3, [r4, #1]
 800601a:	2b2a      	cmp	r3, #42	; 0x2a
 800601c:	d135      	bne.n	800608a <_vfiprintf_r+0x1ce>
 800601e:	9b03      	ldr	r3, [sp, #12]
 8006020:	1d1a      	adds	r2, r3, #4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	9203      	str	r2, [sp, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	bfb8      	it	lt
 800602a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800602e:	3402      	adds	r4, #2
 8006030:	9305      	str	r3, [sp, #20]
 8006032:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006118 <_vfiprintf_r+0x25c>
 8006036:	7821      	ldrb	r1, [r4, #0]
 8006038:	2203      	movs	r2, #3
 800603a:	4650      	mov	r0, sl
 800603c:	f7fa f8d0 	bl	80001e0 <memchr>
 8006040:	b140      	cbz	r0, 8006054 <_vfiprintf_r+0x198>
 8006042:	2340      	movs	r3, #64	; 0x40
 8006044:	eba0 000a 	sub.w	r0, r0, sl
 8006048:	fa03 f000 	lsl.w	r0, r3, r0
 800604c:	9b04      	ldr	r3, [sp, #16]
 800604e:	4303      	orrs	r3, r0
 8006050:	3401      	adds	r4, #1
 8006052:	9304      	str	r3, [sp, #16]
 8006054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006058:	482c      	ldr	r0, [pc, #176]	; (800610c <_vfiprintf_r+0x250>)
 800605a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800605e:	2206      	movs	r2, #6
 8006060:	f7fa f8be 	bl	80001e0 <memchr>
 8006064:	2800      	cmp	r0, #0
 8006066:	d03f      	beq.n	80060e8 <_vfiprintf_r+0x22c>
 8006068:	4b29      	ldr	r3, [pc, #164]	; (8006110 <_vfiprintf_r+0x254>)
 800606a:	bb1b      	cbnz	r3, 80060b4 <_vfiprintf_r+0x1f8>
 800606c:	9b03      	ldr	r3, [sp, #12]
 800606e:	3307      	adds	r3, #7
 8006070:	f023 0307 	bic.w	r3, r3, #7
 8006074:	3308      	adds	r3, #8
 8006076:	9303      	str	r3, [sp, #12]
 8006078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800607a:	443b      	add	r3, r7
 800607c:	9309      	str	r3, [sp, #36]	; 0x24
 800607e:	e767      	b.n	8005f50 <_vfiprintf_r+0x94>
 8006080:	fb0c 3202 	mla	r2, ip, r2, r3
 8006084:	460c      	mov	r4, r1
 8006086:	2001      	movs	r0, #1
 8006088:	e7a5      	b.n	8005fd6 <_vfiprintf_r+0x11a>
 800608a:	2300      	movs	r3, #0
 800608c:	3401      	adds	r4, #1
 800608e:	9305      	str	r3, [sp, #20]
 8006090:	4619      	mov	r1, r3
 8006092:	f04f 0c0a 	mov.w	ip, #10
 8006096:	4620      	mov	r0, r4
 8006098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800609c:	3a30      	subs	r2, #48	; 0x30
 800609e:	2a09      	cmp	r2, #9
 80060a0:	d903      	bls.n	80060aa <_vfiprintf_r+0x1ee>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0c5      	beq.n	8006032 <_vfiprintf_r+0x176>
 80060a6:	9105      	str	r1, [sp, #20]
 80060a8:	e7c3      	b.n	8006032 <_vfiprintf_r+0x176>
 80060aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80060ae:	4604      	mov	r4, r0
 80060b0:	2301      	movs	r3, #1
 80060b2:	e7f0      	b.n	8006096 <_vfiprintf_r+0x1da>
 80060b4:	ab03      	add	r3, sp, #12
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	462a      	mov	r2, r5
 80060ba:	4b16      	ldr	r3, [pc, #88]	; (8006114 <_vfiprintf_r+0x258>)
 80060bc:	a904      	add	r1, sp, #16
 80060be:	4630      	mov	r0, r6
 80060c0:	f7fd ff9a 	bl	8003ff8 <_printf_float>
 80060c4:	4607      	mov	r7, r0
 80060c6:	1c78      	adds	r0, r7, #1
 80060c8:	d1d6      	bne.n	8006078 <_vfiprintf_r+0x1bc>
 80060ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060cc:	07d9      	lsls	r1, r3, #31
 80060ce:	d405      	bmi.n	80060dc <_vfiprintf_r+0x220>
 80060d0:	89ab      	ldrh	r3, [r5, #12]
 80060d2:	059a      	lsls	r2, r3, #22
 80060d4:	d402      	bmi.n	80060dc <_vfiprintf_r+0x220>
 80060d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060d8:	f000 faaf 	bl	800663a <__retarget_lock_release_recursive>
 80060dc:	89ab      	ldrh	r3, [r5, #12]
 80060de:	065b      	lsls	r3, r3, #25
 80060e0:	f53f af12 	bmi.w	8005f08 <_vfiprintf_r+0x4c>
 80060e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060e6:	e711      	b.n	8005f0c <_vfiprintf_r+0x50>
 80060e8:	ab03      	add	r3, sp, #12
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	462a      	mov	r2, r5
 80060ee:	4b09      	ldr	r3, [pc, #36]	; (8006114 <_vfiprintf_r+0x258>)
 80060f0:	a904      	add	r1, sp, #16
 80060f2:	4630      	mov	r0, r6
 80060f4:	f7fe fa24 	bl	8004540 <_printf_i>
 80060f8:	e7e4      	b.n	80060c4 <_vfiprintf_r+0x208>
 80060fa:	bf00      	nop
 80060fc:	08006cd4 	.word	0x08006cd4
 8006100:	08006cf4 	.word	0x08006cf4
 8006104:	08006cb4 	.word	0x08006cb4
 8006108:	08006ba2 	.word	0x08006ba2
 800610c:	08006bac 	.word	0x08006bac
 8006110:	08003ff9 	.word	0x08003ff9
 8006114:	08005e97 	.word	0x08005e97
 8006118:	08006ba8 	.word	0x08006ba8

0800611c <__swbuf_r>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	460e      	mov	r6, r1
 8006120:	4614      	mov	r4, r2
 8006122:	4605      	mov	r5, r0
 8006124:	b118      	cbz	r0, 800612e <__swbuf_r+0x12>
 8006126:	6983      	ldr	r3, [r0, #24]
 8006128:	b90b      	cbnz	r3, 800612e <__swbuf_r+0x12>
 800612a:	f000 f9e7 	bl	80064fc <__sinit>
 800612e:	4b21      	ldr	r3, [pc, #132]	; (80061b4 <__swbuf_r+0x98>)
 8006130:	429c      	cmp	r4, r3
 8006132:	d12b      	bne.n	800618c <__swbuf_r+0x70>
 8006134:	686c      	ldr	r4, [r5, #4]
 8006136:	69a3      	ldr	r3, [r4, #24]
 8006138:	60a3      	str	r3, [r4, #8]
 800613a:	89a3      	ldrh	r3, [r4, #12]
 800613c:	071a      	lsls	r2, r3, #28
 800613e:	d52f      	bpl.n	80061a0 <__swbuf_r+0x84>
 8006140:	6923      	ldr	r3, [r4, #16]
 8006142:	b36b      	cbz	r3, 80061a0 <__swbuf_r+0x84>
 8006144:	6923      	ldr	r3, [r4, #16]
 8006146:	6820      	ldr	r0, [r4, #0]
 8006148:	1ac0      	subs	r0, r0, r3
 800614a:	6963      	ldr	r3, [r4, #20]
 800614c:	b2f6      	uxtb	r6, r6
 800614e:	4283      	cmp	r3, r0
 8006150:	4637      	mov	r7, r6
 8006152:	dc04      	bgt.n	800615e <__swbuf_r+0x42>
 8006154:	4621      	mov	r1, r4
 8006156:	4628      	mov	r0, r5
 8006158:	f000 f93c 	bl	80063d4 <_fflush_r>
 800615c:	bb30      	cbnz	r0, 80061ac <__swbuf_r+0x90>
 800615e:	68a3      	ldr	r3, [r4, #8]
 8006160:	3b01      	subs	r3, #1
 8006162:	60a3      	str	r3, [r4, #8]
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	6022      	str	r2, [r4, #0]
 800616a:	701e      	strb	r6, [r3, #0]
 800616c:	6963      	ldr	r3, [r4, #20]
 800616e:	3001      	adds	r0, #1
 8006170:	4283      	cmp	r3, r0
 8006172:	d004      	beq.n	800617e <__swbuf_r+0x62>
 8006174:	89a3      	ldrh	r3, [r4, #12]
 8006176:	07db      	lsls	r3, r3, #31
 8006178:	d506      	bpl.n	8006188 <__swbuf_r+0x6c>
 800617a:	2e0a      	cmp	r6, #10
 800617c:	d104      	bne.n	8006188 <__swbuf_r+0x6c>
 800617e:	4621      	mov	r1, r4
 8006180:	4628      	mov	r0, r5
 8006182:	f000 f927 	bl	80063d4 <_fflush_r>
 8006186:	b988      	cbnz	r0, 80061ac <__swbuf_r+0x90>
 8006188:	4638      	mov	r0, r7
 800618a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800618c:	4b0a      	ldr	r3, [pc, #40]	; (80061b8 <__swbuf_r+0x9c>)
 800618e:	429c      	cmp	r4, r3
 8006190:	d101      	bne.n	8006196 <__swbuf_r+0x7a>
 8006192:	68ac      	ldr	r4, [r5, #8]
 8006194:	e7cf      	b.n	8006136 <__swbuf_r+0x1a>
 8006196:	4b09      	ldr	r3, [pc, #36]	; (80061bc <__swbuf_r+0xa0>)
 8006198:	429c      	cmp	r4, r3
 800619a:	bf08      	it	eq
 800619c:	68ec      	ldreq	r4, [r5, #12]
 800619e:	e7ca      	b.n	8006136 <__swbuf_r+0x1a>
 80061a0:	4621      	mov	r1, r4
 80061a2:	4628      	mov	r0, r5
 80061a4:	f000 f81a 	bl	80061dc <__swsetup_r>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	d0cb      	beq.n	8006144 <__swbuf_r+0x28>
 80061ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80061b0:	e7ea      	b.n	8006188 <__swbuf_r+0x6c>
 80061b2:	bf00      	nop
 80061b4:	08006cd4 	.word	0x08006cd4
 80061b8:	08006cf4 	.word	0x08006cf4
 80061bc:	08006cb4 	.word	0x08006cb4

080061c0 <__ascii_wctomb>:
 80061c0:	b149      	cbz	r1, 80061d6 <__ascii_wctomb+0x16>
 80061c2:	2aff      	cmp	r2, #255	; 0xff
 80061c4:	bf85      	ittet	hi
 80061c6:	238a      	movhi	r3, #138	; 0x8a
 80061c8:	6003      	strhi	r3, [r0, #0]
 80061ca:	700a      	strbls	r2, [r1, #0]
 80061cc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80061d0:	bf98      	it	ls
 80061d2:	2001      	movls	r0, #1
 80061d4:	4770      	bx	lr
 80061d6:	4608      	mov	r0, r1
 80061d8:	4770      	bx	lr
	...

080061dc <__swsetup_r>:
 80061dc:	4b32      	ldr	r3, [pc, #200]	; (80062a8 <__swsetup_r+0xcc>)
 80061de:	b570      	push	{r4, r5, r6, lr}
 80061e0:	681d      	ldr	r5, [r3, #0]
 80061e2:	4606      	mov	r6, r0
 80061e4:	460c      	mov	r4, r1
 80061e6:	b125      	cbz	r5, 80061f2 <__swsetup_r+0x16>
 80061e8:	69ab      	ldr	r3, [r5, #24]
 80061ea:	b913      	cbnz	r3, 80061f2 <__swsetup_r+0x16>
 80061ec:	4628      	mov	r0, r5
 80061ee:	f000 f985 	bl	80064fc <__sinit>
 80061f2:	4b2e      	ldr	r3, [pc, #184]	; (80062ac <__swsetup_r+0xd0>)
 80061f4:	429c      	cmp	r4, r3
 80061f6:	d10f      	bne.n	8006218 <__swsetup_r+0x3c>
 80061f8:	686c      	ldr	r4, [r5, #4]
 80061fa:	89a3      	ldrh	r3, [r4, #12]
 80061fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006200:	0719      	lsls	r1, r3, #28
 8006202:	d42c      	bmi.n	800625e <__swsetup_r+0x82>
 8006204:	06dd      	lsls	r5, r3, #27
 8006206:	d411      	bmi.n	800622c <__swsetup_r+0x50>
 8006208:	2309      	movs	r3, #9
 800620a:	6033      	str	r3, [r6, #0]
 800620c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006210:	81a3      	strh	r3, [r4, #12]
 8006212:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006216:	e03e      	b.n	8006296 <__swsetup_r+0xba>
 8006218:	4b25      	ldr	r3, [pc, #148]	; (80062b0 <__swsetup_r+0xd4>)
 800621a:	429c      	cmp	r4, r3
 800621c:	d101      	bne.n	8006222 <__swsetup_r+0x46>
 800621e:	68ac      	ldr	r4, [r5, #8]
 8006220:	e7eb      	b.n	80061fa <__swsetup_r+0x1e>
 8006222:	4b24      	ldr	r3, [pc, #144]	; (80062b4 <__swsetup_r+0xd8>)
 8006224:	429c      	cmp	r4, r3
 8006226:	bf08      	it	eq
 8006228:	68ec      	ldreq	r4, [r5, #12]
 800622a:	e7e6      	b.n	80061fa <__swsetup_r+0x1e>
 800622c:	0758      	lsls	r0, r3, #29
 800622e:	d512      	bpl.n	8006256 <__swsetup_r+0x7a>
 8006230:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006232:	b141      	cbz	r1, 8006246 <__swsetup_r+0x6a>
 8006234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <__swsetup_r+0x66>
 800623c:	4630      	mov	r0, r6
 800623e:	f7ff fcd5 	bl	8005bec <_free_r>
 8006242:	2300      	movs	r3, #0
 8006244:	6363      	str	r3, [r4, #52]	; 0x34
 8006246:	89a3      	ldrh	r3, [r4, #12]
 8006248:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800624c:	81a3      	strh	r3, [r4, #12]
 800624e:	2300      	movs	r3, #0
 8006250:	6063      	str	r3, [r4, #4]
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	89a3      	ldrh	r3, [r4, #12]
 8006258:	f043 0308 	orr.w	r3, r3, #8
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	6923      	ldr	r3, [r4, #16]
 8006260:	b94b      	cbnz	r3, 8006276 <__swsetup_r+0x9a>
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800626c:	d003      	beq.n	8006276 <__swsetup_r+0x9a>
 800626e:	4621      	mov	r1, r4
 8006270:	4630      	mov	r0, r6
 8006272:	f000 fa09 	bl	8006688 <__smakebuf_r>
 8006276:	89a0      	ldrh	r0, [r4, #12]
 8006278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800627c:	f010 0301 	ands.w	r3, r0, #1
 8006280:	d00a      	beq.n	8006298 <__swsetup_r+0xbc>
 8006282:	2300      	movs	r3, #0
 8006284:	60a3      	str	r3, [r4, #8]
 8006286:	6963      	ldr	r3, [r4, #20]
 8006288:	425b      	negs	r3, r3
 800628a:	61a3      	str	r3, [r4, #24]
 800628c:	6923      	ldr	r3, [r4, #16]
 800628e:	b943      	cbnz	r3, 80062a2 <__swsetup_r+0xc6>
 8006290:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006294:	d1ba      	bne.n	800620c <__swsetup_r+0x30>
 8006296:	bd70      	pop	{r4, r5, r6, pc}
 8006298:	0781      	lsls	r1, r0, #30
 800629a:	bf58      	it	pl
 800629c:	6963      	ldrpl	r3, [r4, #20]
 800629e:	60a3      	str	r3, [r4, #8]
 80062a0:	e7f4      	b.n	800628c <__swsetup_r+0xb0>
 80062a2:	2000      	movs	r0, #0
 80062a4:	e7f7      	b.n	8006296 <__swsetup_r+0xba>
 80062a6:	bf00      	nop
 80062a8:	2000000c 	.word	0x2000000c
 80062ac:	08006cd4 	.word	0x08006cd4
 80062b0:	08006cf4 	.word	0x08006cf4
 80062b4:	08006cb4 	.word	0x08006cb4

080062b8 <abort>:
 80062b8:	b508      	push	{r3, lr}
 80062ba:	2006      	movs	r0, #6
 80062bc:	f000 fa4c 	bl	8006758 <raise>
 80062c0:	2001      	movs	r0, #1
 80062c2:	f7fa fe25 	bl	8000f10 <_exit>
	...

080062c8 <__sflush_r>:
 80062c8:	898a      	ldrh	r2, [r1, #12]
 80062ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ce:	4605      	mov	r5, r0
 80062d0:	0710      	lsls	r0, r2, #28
 80062d2:	460c      	mov	r4, r1
 80062d4:	d458      	bmi.n	8006388 <__sflush_r+0xc0>
 80062d6:	684b      	ldr	r3, [r1, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	dc05      	bgt.n	80062e8 <__sflush_r+0x20>
 80062dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80062de:	2b00      	cmp	r3, #0
 80062e0:	dc02      	bgt.n	80062e8 <__sflush_r+0x20>
 80062e2:	2000      	movs	r0, #0
 80062e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062ea:	2e00      	cmp	r6, #0
 80062ec:	d0f9      	beq.n	80062e2 <__sflush_r+0x1a>
 80062ee:	2300      	movs	r3, #0
 80062f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80062f4:	682f      	ldr	r7, [r5, #0]
 80062f6:	602b      	str	r3, [r5, #0]
 80062f8:	d032      	beq.n	8006360 <__sflush_r+0x98>
 80062fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80062fc:	89a3      	ldrh	r3, [r4, #12]
 80062fe:	075a      	lsls	r2, r3, #29
 8006300:	d505      	bpl.n	800630e <__sflush_r+0x46>
 8006302:	6863      	ldr	r3, [r4, #4]
 8006304:	1ac0      	subs	r0, r0, r3
 8006306:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006308:	b10b      	cbz	r3, 800630e <__sflush_r+0x46>
 800630a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800630c:	1ac0      	subs	r0, r0, r3
 800630e:	2300      	movs	r3, #0
 8006310:	4602      	mov	r2, r0
 8006312:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006314:	6a21      	ldr	r1, [r4, #32]
 8006316:	4628      	mov	r0, r5
 8006318:	47b0      	blx	r6
 800631a:	1c43      	adds	r3, r0, #1
 800631c:	89a3      	ldrh	r3, [r4, #12]
 800631e:	d106      	bne.n	800632e <__sflush_r+0x66>
 8006320:	6829      	ldr	r1, [r5, #0]
 8006322:	291d      	cmp	r1, #29
 8006324:	d82c      	bhi.n	8006380 <__sflush_r+0xb8>
 8006326:	4a2a      	ldr	r2, [pc, #168]	; (80063d0 <__sflush_r+0x108>)
 8006328:	40ca      	lsrs	r2, r1
 800632a:	07d6      	lsls	r6, r2, #31
 800632c:	d528      	bpl.n	8006380 <__sflush_r+0xb8>
 800632e:	2200      	movs	r2, #0
 8006330:	6062      	str	r2, [r4, #4]
 8006332:	04d9      	lsls	r1, r3, #19
 8006334:	6922      	ldr	r2, [r4, #16]
 8006336:	6022      	str	r2, [r4, #0]
 8006338:	d504      	bpl.n	8006344 <__sflush_r+0x7c>
 800633a:	1c42      	adds	r2, r0, #1
 800633c:	d101      	bne.n	8006342 <__sflush_r+0x7a>
 800633e:	682b      	ldr	r3, [r5, #0]
 8006340:	b903      	cbnz	r3, 8006344 <__sflush_r+0x7c>
 8006342:	6560      	str	r0, [r4, #84]	; 0x54
 8006344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006346:	602f      	str	r7, [r5, #0]
 8006348:	2900      	cmp	r1, #0
 800634a:	d0ca      	beq.n	80062e2 <__sflush_r+0x1a>
 800634c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006350:	4299      	cmp	r1, r3
 8006352:	d002      	beq.n	800635a <__sflush_r+0x92>
 8006354:	4628      	mov	r0, r5
 8006356:	f7ff fc49 	bl	8005bec <_free_r>
 800635a:	2000      	movs	r0, #0
 800635c:	6360      	str	r0, [r4, #52]	; 0x34
 800635e:	e7c1      	b.n	80062e4 <__sflush_r+0x1c>
 8006360:	6a21      	ldr	r1, [r4, #32]
 8006362:	2301      	movs	r3, #1
 8006364:	4628      	mov	r0, r5
 8006366:	47b0      	blx	r6
 8006368:	1c41      	adds	r1, r0, #1
 800636a:	d1c7      	bne.n	80062fc <__sflush_r+0x34>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d0c4      	beq.n	80062fc <__sflush_r+0x34>
 8006372:	2b1d      	cmp	r3, #29
 8006374:	d001      	beq.n	800637a <__sflush_r+0xb2>
 8006376:	2b16      	cmp	r3, #22
 8006378:	d101      	bne.n	800637e <__sflush_r+0xb6>
 800637a:	602f      	str	r7, [r5, #0]
 800637c:	e7b1      	b.n	80062e2 <__sflush_r+0x1a>
 800637e:	89a3      	ldrh	r3, [r4, #12]
 8006380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006384:	81a3      	strh	r3, [r4, #12]
 8006386:	e7ad      	b.n	80062e4 <__sflush_r+0x1c>
 8006388:	690f      	ldr	r7, [r1, #16]
 800638a:	2f00      	cmp	r7, #0
 800638c:	d0a9      	beq.n	80062e2 <__sflush_r+0x1a>
 800638e:	0793      	lsls	r3, r2, #30
 8006390:	680e      	ldr	r6, [r1, #0]
 8006392:	bf08      	it	eq
 8006394:	694b      	ldreq	r3, [r1, #20]
 8006396:	600f      	str	r7, [r1, #0]
 8006398:	bf18      	it	ne
 800639a:	2300      	movne	r3, #0
 800639c:	eba6 0807 	sub.w	r8, r6, r7
 80063a0:	608b      	str	r3, [r1, #8]
 80063a2:	f1b8 0f00 	cmp.w	r8, #0
 80063a6:	dd9c      	ble.n	80062e2 <__sflush_r+0x1a>
 80063a8:	6a21      	ldr	r1, [r4, #32]
 80063aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80063ac:	4643      	mov	r3, r8
 80063ae:	463a      	mov	r2, r7
 80063b0:	4628      	mov	r0, r5
 80063b2:	47b0      	blx	r6
 80063b4:	2800      	cmp	r0, #0
 80063b6:	dc06      	bgt.n	80063c6 <__sflush_r+0xfe>
 80063b8:	89a3      	ldrh	r3, [r4, #12]
 80063ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063be:	81a3      	strh	r3, [r4, #12]
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063c4:	e78e      	b.n	80062e4 <__sflush_r+0x1c>
 80063c6:	4407      	add	r7, r0
 80063c8:	eba8 0800 	sub.w	r8, r8, r0
 80063cc:	e7e9      	b.n	80063a2 <__sflush_r+0xda>
 80063ce:	bf00      	nop
 80063d0:	20400001 	.word	0x20400001

080063d4 <_fflush_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	690b      	ldr	r3, [r1, #16]
 80063d8:	4605      	mov	r5, r0
 80063da:	460c      	mov	r4, r1
 80063dc:	b913      	cbnz	r3, 80063e4 <_fflush_r+0x10>
 80063de:	2500      	movs	r5, #0
 80063e0:	4628      	mov	r0, r5
 80063e2:	bd38      	pop	{r3, r4, r5, pc}
 80063e4:	b118      	cbz	r0, 80063ee <_fflush_r+0x1a>
 80063e6:	6983      	ldr	r3, [r0, #24]
 80063e8:	b90b      	cbnz	r3, 80063ee <_fflush_r+0x1a>
 80063ea:	f000 f887 	bl	80064fc <__sinit>
 80063ee:	4b14      	ldr	r3, [pc, #80]	; (8006440 <_fflush_r+0x6c>)
 80063f0:	429c      	cmp	r4, r3
 80063f2:	d11b      	bne.n	800642c <_fflush_r+0x58>
 80063f4:	686c      	ldr	r4, [r5, #4]
 80063f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0ef      	beq.n	80063de <_fflush_r+0xa>
 80063fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006400:	07d0      	lsls	r0, r2, #31
 8006402:	d404      	bmi.n	800640e <_fflush_r+0x3a>
 8006404:	0599      	lsls	r1, r3, #22
 8006406:	d402      	bmi.n	800640e <_fflush_r+0x3a>
 8006408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800640a:	f000 f915 	bl	8006638 <__retarget_lock_acquire_recursive>
 800640e:	4628      	mov	r0, r5
 8006410:	4621      	mov	r1, r4
 8006412:	f7ff ff59 	bl	80062c8 <__sflush_r>
 8006416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006418:	07da      	lsls	r2, r3, #31
 800641a:	4605      	mov	r5, r0
 800641c:	d4e0      	bmi.n	80063e0 <_fflush_r+0xc>
 800641e:	89a3      	ldrh	r3, [r4, #12]
 8006420:	059b      	lsls	r3, r3, #22
 8006422:	d4dd      	bmi.n	80063e0 <_fflush_r+0xc>
 8006424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006426:	f000 f908 	bl	800663a <__retarget_lock_release_recursive>
 800642a:	e7d9      	b.n	80063e0 <_fflush_r+0xc>
 800642c:	4b05      	ldr	r3, [pc, #20]	; (8006444 <_fflush_r+0x70>)
 800642e:	429c      	cmp	r4, r3
 8006430:	d101      	bne.n	8006436 <_fflush_r+0x62>
 8006432:	68ac      	ldr	r4, [r5, #8]
 8006434:	e7df      	b.n	80063f6 <_fflush_r+0x22>
 8006436:	4b04      	ldr	r3, [pc, #16]	; (8006448 <_fflush_r+0x74>)
 8006438:	429c      	cmp	r4, r3
 800643a:	bf08      	it	eq
 800643c:	68ec      	ldreq	r4, [r5, #12]
 800643e:	e7da      	b.n	80063f6 <_fflush_r+0x22>
 8006440:	08006cd4 	.word	0x08006cd4
 8006444:	08006cf4 	.word	0x08006cf4
 8006448:	08006cb4 	.word	0x08006cb4

0800644c <std>:
 800644c:	2300      	movs	r3, #0
 800644e:	b510      	push	{r4, lr}
 8006450:	4604      	mov	r4, r0
 8006452:	e9c0 3300 	strd	r3, r3, [r0]
 8006456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800645a:	6083      	str	r3, [r0, #8]
 800645c:	8181      	strh	r1, [r0, #12]
 800645e:	6643      	str	r3, [r0, #100]	; 0x64
 8006460:	81c2      	strh	r2, [r0, #14]
 8006462:	6183      	str	r3, [r0, #24]
 8006464:	4619      	mov	r1, r3
 8006466:	2208      	movs	r2, #8
 8006468:	305c      	adds	r0, #92	; 0x5c
 800646a:	f7fd fd1d 	bl	8003ea8 <memset>
 800646e:	4b05      	ldr	r3, [pc, #20]	; (8006484 <std+0x38>)
 8006470:	6263      	str	r3, [r4, #36]	; 0x24
 8006472:	4b05      	ldr	r3, [pc, #20]	; (8006488 <std+0x3c>)
 8006474:	62a3      	str	r3, [r4, #40]	; 0x28
 8006476:	4b05      	ldr	r3, [pc, #20]	; (800648c <std+0x40>)
 8006478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800647a:	4b05      	ldr	r3, [pc, #20]	; (8006490 <std+0x44>)
 800647c:	6224      	str	r4, [r4, #32]
 800647e:	6323      	str	r3, [r4, #48]	; 0x30
 8006480:	bd10      	pop	{r4, pc}
 8006482:	bf00      	nop
 8006484:	08006791 	.word	0x08006791
 8006488:	080067b3 	.word	0x080067b3
 800648c:	080067eb 	.word	0x080067eb
 8006490:	0800680f 	.word	0x0800680f

08006494 <_cleanup_r>:
 8006494:	4901      	ldr	r1, [pc, #4]	; (800649c <_cleanup_r+0x8>)
 8006496:	f000 b8af 	b.w	80065f8 <_fwalk_reent>
 800649a:	bf00      	nop
 800649c:	080063d5 	.word	0x080063d5

080064a0 <__sfmoreglue>:
 80064a0:	b570      	push	{r4, r5, r6, lr}
 80064a2:	2268      	movs	r2, #104	; 0x68
 80064a4:	1e4d      	subs	r5, r1, #1
 80064a6:	4355      	muls	r5, r2
 80064a8:	460e      	mov	r6, r1
 80064aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064ae:	f7ff fc09 	bl	8005cc4 <_malloc_r>
 80064b2:	4604      	mov	r4, r0
 80064b4:	b140      	cbz	r0, 80064c8 <__sfmoreglue+0x28>
 80064b6:	2100      	movs	r1, #0
 80064b8:	e9c0 1600 	strd	r1, r6, [r0]
 80064bc:	300c      	adds	r0, #12
 80064be:	60a0      	str	r0, [r4, #8]
 80064c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80064c4:	f7fd fcf0 	bl	8003ea8 <memset>
 80064c8:	4620      	mov	r0, r4
 80064ca:	bd70      	pop	{r4, r5, r6, pc}

080064cc <__sfp_lock_acquire>:
 80064cc:	4801      	ldr	r0, [pc, #4]	; (80064d4 <__sfp_lock_acquire+0x8>)
 80064ce:	f000 b8b3 	b.w	8006638 <__retarget_lock_acquire_recursive>
 80064d2:	bf00      	nop
 80064d4:	20000345 	.word	0x20000345

080064d8 <__sfp_lock_release>:
 80064d8:	4801      	ldr	r0, [pc, #4]	; (80064e0 <__sfp_lock_release+0x8>)
 80064da:	f000 b8ae 	b.w	800663a <__retarget_lock_release_recursive>
 80064de:	bf00      	nop
 80064e0:	20000345 	.word	0x20000345

080064e4 <__sinit_lock_acquire>:
 80064e4:	4801      	ldr	r0, [pc, #4]	; (80064ec <__sinit_lock_acquire+0x8>)
 80064e6:	f000 b8a7 	b.w	8006638 <__retarget_lock_acquire_recursive>
 80064ea:	bf00      	nop
 80064ec:	20000346 	.word	0x20000346

080064f0 <__sinit_lock_release>:
 80064f0:	4801      	ldr	r0, [pc, #4]	; (80064f8 <__sinit_lock_release+0x8>)
 80064f2:	f000 b8a2 	b.w	800663a <__retarget_lock_release_recursive>
 80064f6:	bf00      	nop
 80064f8:	20000346 	.word	0x20000346

080064fc <__sinit>:
 80064fc:	b510      	push	{r4, lr}
 80064fe:	4604      	mov	r4, r0
 8006500:	f7ff fff0 	bl	80064e4 <__sinit_lock_acquire>
 8006504:	69a3      	ldr	r3, [r4, #24]
 8006506:	b11b      	cbz	r3, 8006510 <__sinit+0x14>
 8006508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800650c:	f7ff bff0 	b.w	80064f0 <__sinit_lock_release>
 8006510:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006514:	6523      	str	r3, [r4, #80]	; 0x50
 8006516:	4b13      	ldr	r3, [pc, #76]	; (8006564 <__sinit+0x68>)
 8006518:	4a13      	ldr	r2, [pc, #76]	; (8006568 <__sinit+0x6c>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	62a2      	str	r2, [r4, #40]	; 0x28
 800651e:	42a3      	cmp	r3, r4
 8006520:	bf04      	itt	eq
 8006522:	2301      	moveq	r3, #1
 8006524:	61a3      	streq	r3, [r4, #24]
 8006526:	4620      	mov	r0, r4
 8006528:	f000 f820 	bl	800656c <__sfp>
 800652c:	6060      	str	r0, [r4, #4]
 800652e:	4620      	mov	r0, r4
 8006530:	f000 f81c 	bl	800656c <__sfp>
 8006534:	60a0      	str	r0, [r4, #8]
 8006536:	4620      	mov	r0, r4
 8006538:	f000 f818 	bl	800656c <__sfp>
 800653c:	2200      	movs	r2, #0
 800653e:	60e0      	str	r0, [r4, #12]
 8006540:	2104      	movs	r1, #4
 8006542:	6860      	ldr	r0, [r4, #4]
 8006544:	f7ff ff82 	bl	800644c <std>
 8006548:	68a0      	ldr	r0, [r4, #8]
 800654a:	2201      	movs	r2, #1
 800654c:	2109      	movs	r1, #9
 800654e:	f7ff ff7d 	bl	800644c <std>
 8006552:	68e0      	ldr	r0, [r4, #12]
 8006554:	2202      	movs	r2, #2
 8006556:	2112      	movs	r1, #18
 8006558:	f7ff ff78 	bl	800644c <std>
 800655c:	2301      	movs	r3, #1
 800655e:	61a3      	str	r3, [r4, #24]
 8006560:	e7d2      	b.n	8006508 <__sinit+0xc>
 8006562:	bf00      	nop
 8006564:	08006938 	.word	0x08006938
 8006568:	08006495 	.word	0x08006495

0800656c <__sfp>:
 800656c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656e:	4607      	mov	r7, r0
 8006570:	f7ff ffac 	bl	80064cc <__sfp_lock_acquire>
 8006574:	4b1e      	ldr	r3, [pc, #120]	; (80065f0 <__sfp+0x84>)
 8006576:	681e      	ldr	r6, [r3, #0]
 8006578:	69b3      	ldr	r3, [r6, #24]
 800657a:	b913      	cbnz	r3, 8006582 <__sfp+0x16>
 800657c:	4630      	mov	r0, r6
 800657e:	f7ff ffbd 	bl	80064fc <__sinit>
 8006582:	3648      	adds	r6, #72	; 0x48
 8006584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006588:	3b01      	subs	r3, #1
 800658a:	d503      	bpl.n	8006594 <__sfp+0x28>
 800658c:	6833      	ldr	r3, [r6, #0]
 800658e:	b30b      	cbz	r3, 80065d4 <__sfp+0x68>
 8006590:	6836      	ldr	r6, [r6, #0]
 8006592:	e7f7      	b.n	8006584 <__sfp+0x18>
 8006594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006598:	b9d5      	cbnz	r5, 80065d0 <__sfp+0x64>
 800659a:	4b16      	ldr	r3, [pc, #88]	; (80065f4 <__sfp+0x88>)
 800659c:	60e3      	str	r3, [r4, #12]
 800659e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065a2:	6665      	str	r5, [r4, #100]	; 0x64
 80065a4:	f000 f847 	bl	8006636 <__retarget_lock_init_recursive>
 80065a8:	f7ff ff96 	bl	80064d8 <__sfp_lock_release>
 80065ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80065b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80065b4:	6025      	str	r5, [r4, #0]
 80065b6:	61a5      	str	r5, [r4, #24]
 80065b8:	2208      	movs	r2, #8
 80065ba:	4629      	mov	r1, r5
 80065bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065c0:	f7fd fc72 	bl	8003ea8 <memset>
 80065c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80065c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80065cc:	4620      	mov	r0, r4
 80065ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065d0:	3468      	adds	r4, #104	; 0x68
 80065d2:	e7d9      	b.n	8006588 <__sfp+0x1c>
 80065d4:	2104      	movs	r1, #4
 80065d6:	4638      	mov	r0, r7
 80065d8:	f7ff ff62 	bl	80064a0 <__sfmoreglue>
 80065dc:	4604      	mov	r4, r0
 80065de:	6030      	str	r0, [r6, #0]
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d1d5      	bne.n	8006590 <__sfp+0x24>
 80065e4:	f7ff ff78 	bl	80064d8 <__sfp_lock_release>
 80065e8:	230c      	movs	r3, #12
 80065ea:	603b      	str	r3, [r7, #0]
 80065ec:	e7ee      	b.n	80065cc <__sfp+0x60>
 80065ee:	bf00      	nop
 80065f0:	08006938 	.word	0x08006938
 80065f4:	ffff0001 	.word	0xffff0001

080065f8 <_fwalk_reent>:
 80065f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065fc:	4606      	mov	r6, r0
 80065fe:	4688      	mov	r8, r1
 8006600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006604:	2700      	movs	r7, #0
 8006606:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800660a:	f1b9 0901 	subs.w	r9, r9, #1
 800660e:	d505      	bpl.n	800661c <_fwalk_reent+0x24>
 8006610:	6824      	ldr	r4, [r4, #0]
 8006612:	2c00      	cmp	r4, #0
 8006614:	d1f7      	bne.n	8006606 <_fwalk_reent+0xe>
 8006616:	4638      	mov	r0, r7
 8006618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800661c:	89ab      	ldrh	r3, [r5, #12]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d907      	bls.n	8006632 <_fwalk_reent+0x3a>
 8006622:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006626:	3301      	adds	r3, #1
 8006628:	d003      	beq.n	8006632 <_fwalk_reent+0x3a>
 800662a:	4629      	mov	r1, r5
 800662c:	4630      	mov	r0, r6
 800662e:	47c0      	blx	r8
 8006630:	4307      	orrs	r7, r0
 8006632:	3568      	adds	r5, #104	; 0x68
 8006634:	e7e9      	b.n	800660a <_fwalk_reent+0x12>

08006636 <__retarget_lock_init_recursive>:
 8006636:	4770      	bx	lr

08006638 <__retarget_lock_acquire_recursive>:
 8006638:	4770      	bx	lr

0800663a <__retarget_lock_release_recursive>:
 800663a:	4770      	bx	lr

0800663c <__swhatbuf_r>:
 800663c:	b570      	push	{r4, r5, r6, lr}
 800663e:	460e      	mov	r6, r1
 8006640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006644:	2900      	cmp	r1, #0
 8006646:	b096      	sub	sp, #88	; 0x58
 8006648:	4614      	mov	r4, r2
 800664a:	461d      	mov	r5, r3
 800664c:	da08      	bge.n	8006660 <__swhatbuf_r+0x24>
 800664e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	602a      	str	r2, [r5, #0]
 8006656:	061a      	lsls	r2, r3, #24
 8006658:	d410      	bmi.n	800667c <__swhatbuf_r+0x40>
 800665a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800665e:	e00e      	b.n	800667e <__swhatbuf_r+0x42>
 8006660:	466a      	mov	r2, sp
 8006662:	f000 f8fb 	bl	800685c <_fstat_r>
 8006666:	2800      	cmp	r0, #0
 8006668:	dbf1      	blt.n	800664e <__swhatbuf_r+0x12>
 800666a:	9a01      	ldr	r2, [sp, #4]
 800666c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006670:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006674:	425a      	negs	r2, r3
 8006676:	415a      	adcs	r2, r3
 8006678:	602a      	str	r2, [r5, #0]
 800667a:	e7ee      	b.n	800665a <__swhatbuf_r+0x1e>
 800667c:	2340      	movs	r3, #64	; 0x40
 800667e:	2000      	movs	r0, #0
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	b016      	add	sp, #88	; 0x58
 8006684:	bd70      	pop	{r4, r5, r6, pc}
	...

08006688 <__smakebuf_r>:
 8006688:	898b      	ldrh	r3, [r1, #12]
 800668a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800668c:	079d      	lsls	r5, r3, #30
 800668e:	4606      	mov	r6, r0
 8006690:	460c      	mov	r4, r1
 8006692:	d507      	bpl.n	80066a4 <__smakebuf_r+0x1c>
 8006694:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006698:	6023      	str	r3, [r4, #0]
 800669a:	6123      	str	r3, [r4, #16]
 800669c:	2301      	movs	r3, #1
 800669e:	6163      	str	r3, [r4, #20]
 80066a0:	b002      	add	sp, #8
 80066a2:	bd70      	pop	{r4, r5, r6, pc}
 80066a4:	ab01      	add	r3, sp, #4
 80066a6:	466a      	mov	r2, sp
 80066a8:	f7ff ffc8 	bl	800663c <__swhatbuf_r>
 80066ac:	9900      	ldr	r1, [sp, #0]
 80066ae:	4605      	mov	r5, r0
 80066b0:	4630      	mov	r0, r6
 80066b2:	f7ff fb07 	bl	8005cc4 <_malloc_r>
 80066b6:	b948      	cbnz	r0, 80066cc <__smakebuf_r+0x44>
 80066b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066bc:	059a      	lsls	r2, r3, #22
 80066be:	d4ef      	bmi.n	80066a0 <__smakebuf_r+0x18>
 80066c0:	f023 0303 	bic.w	r3, r3, #3
 80066c4:	f043 0302 	orr.w	r3, r3, #2
 80066c8:	81a3      	strh	r3, [r4, #12]
 80066ca:	e7e3      	b.n	8006694 <__smakebuf_r+0xc>
 80066cc:	4b0d      	ldr	r3, [pc, #52]	; (8006704 <__smakebuf_r+0x7c>)
 80066ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80066d0:	89a3      	ldrh	r3, [r4, #12]
 80066d2:	6020      	str	r0, [r4, #0]
 80066d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066d8:	81a3      	strh	r3, [r4, #12]
 80066da:	9b00      	ldr	r3, [sp, #0]
 80066dc:	6163      	str	r3, [r4, #20]
 80066de:	9b01      	ldr	r3, [sp, #4]
 80066e0:	6120      	str	r0, [r4, #16]
 80066e2:	b15b      	cbz	r3, 80066fc <__smakebuf_r+0x74>
 80066e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f8c9 	bl	8006880 <_isatty_r>
 80066ee:	b128      	cbz	r0, 80066fc <__smakebuf_r+0x74>
 80066f0:	89a3      	ldrh	r3, [r4, #12]
 80066f2:	f023 0303 	bic.w	r3, r3, #3
 80066f6:	f043 0301 	orr.w	r3, r3, #1
 80066fa:	81a3      	strh	r3, [r4, #12]
 80066fc:	89a0      	ldrh	r0, [r4, #12]
 80066fe:	4305      	orrs	r5, r0
 8006700:	81a5      	strh	r5, [r4, #12]
 8006702:	e7cd      	b.n	80066a0 <__smakebuf_r+0x18>
 8006704:	08006495 	.word	0x08006495

08006708 <_raise_r>:
 8006708:	291f      	cmp	r1, #31
 800670a:	b538      	push	{r3, r4, r5, lr}
 800670c:	4604      	mov	r4, r0
 800670e:	460d      	mov	r5, r1
 8006710:	d904      	bls.n	800671c <_raise_r+0x14>
 8006712:	2316      	movs	r3, #22
 8006714:	6003      	str	r3, [r0, #0]
 8006716:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800671a:	bd38      	pop	{r3, r4, r5, pc}
 800671c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800671e:	b112      	cbz	r2, 8006726 <_raise_r+0x1e>
 8006720:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006724:	b94b      	cbnz	r3, 800673a <_raise_r+0x32>
 8006726:	4620      	mov	r0, r4
 8006728:	f000 f830 	bl	800678c <_getpid_r>
 800672c:	462a      	mov	r2, r5
 800672e:	4601      	mov	r1, r0
 8006730:	4620      	mov	r0, r4
 8006732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006736:	f000 b817 	b.w	8006768 <_kill_r>
 800673a:	2b01      	cmp	r3, #1
 800673c:	d00a      	beq.n	8006754 <_raise_r+0x4c>
 800673e:	1c59      	adds	r1, r3, #1
 8006740:	d103      	bne.n	800674a <_raise_r+0x42>
 8006742:	2316      	movs	r3, #22
 8006744:	6003      	str	r3, [r0, #0]
 8006746:	2001      	movs	r0, #1
 8006748:	e7e7      	b.n	800671a <_raise_r+0x12>
 800674a:	2400      	movs	r4, #0
 800674c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006750:	4628      	mov	r0, r5
 8006752:	4798      	blx	r3
 8006754:	2000      	movs	r0, #0
 8006756:	e7e0      	b.n	800671a <_raise_r+0x12>

08006758 <raise>:
 8006758:	4b02      	ldr	r3, [pc, #8]	; (8006764 <raise+0xc>)
 800675a:	4601      	mov	r1, r0
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	f7ff bfd3 	b.w	8006708 <_raise_r>
 8006762:	bf00      	nop
 8006764:	2000000c 	.word	0x2000000c

08006768 <_kill_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4d07      	ldr	r5, [pc, #28]	; (8006788 <_kill_r+0x20>)
 800676c:	2300      	movs	r3, #0
 800676e:	4604      	mov	r4, r0
 8006770:	4608      	mov	r0, r1
 8006772:	4611      	mov	r1, r2
 8006774:	602b      	str	r3, [r5, #0]
 8006776:	f7fa fbbb 	bl	8000ef0 <_kill>
 800677a:	1c43      	adds	r3, r0, #1
 800677c:	d102      	bne.n	8006784 <_kill_r+0x1c>
 800677e:	682b      	ldr	r3, [r5, #0]
 8006780:	b103      	cbz	r3, 8006784 <_kill_r+0x1c>
 8006782:	6023      	str	r3, [r4, #0]
 8006784:	bd38      	pop	{r3, r4, r5, pc}
 8006786:	bf00      	nop
 8006788:	20000340 	.word	0x20000340

0800678c <_getpid_r>:
 800678c:	f7fa bba8 	b.w	8000ee0 <_getpid>

08006790 <__sread>:
 8006790:	b510      	push	{r4, lr}
 8006792:	460c      	mov	r4, r1
 8006794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006798:	f000 f894 	bl	80068c4 <_read_r>
 800679c:	2800      	cmp	r0, #0
 800679e:	bfab      	itete	ge
 80067a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067a2:	89a3      	ldrhlt	r3, [r4, #12]
 80067a4:	181b      	addge	r3, r3, r0
 80067a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067aa:	bfac      	ite	ge
 80067ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80067ae:	81a3      	strhlt	r3, [r4, #12]
 80067b0:	bd10      	pop	{r4, pc}

080067b2 <__swrite>:
 80067b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067b6:	461f      	mov	r7, r3
 80067b8:	898b      	ldrh	r3, [r1, #12]
 80067ba:	05db      	lsls	r3, r3, #23
 80067bc:	4605      	mov	r5, r0
 80067be:	460c      	mov	r4, r1
 80067c0:	4616      	mov	r6, r2
 80067c2:	d505      	bpl.n	80067d0 <__swrite+0x1e>
 80067c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c8:	2302      	movs	r3, #2
 80067ca:	2200      	movs	r2, #0
 80067cc:	f000 f868 	bl	80068a0 <_lseek_r>
 80067d0:	89a3      	ldrh	r3, [r4, #12]
 80067d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067da:	81a3      	strh	r3, [r4, #12]
 80067dc:	4632      	mov	r2, r6
 80067de:	463b      	mov	r3, r7
 80067e0:	4628      	mov	r0, r5
 80067e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067e6:	f000 b817 	b.w	8006818 <_write_r>

080067ea <__sseek>:
 80067ea:	b510      	push	{r4, lr}
 80067ec:	460c      	mov	r4, r1
 80067ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f2:	f000 f855 	bl	80068a0 <_lseek_r>
 80067f6:	1c43      	adds	r3, r0, #1
 80067f8:	89a3      	ldrh	r3, [r4, #12]
 80067fa:	bf15      	itete	ne
 80067fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80067fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006806:	81a3      	strheq	r3, [r4, #12]
 8006808:	bf18      	it	ne
 800680a:	81a3      	strhne	r3, [r4, #12]
 800680c:	bd10      	pop	{r4, pc}

0800680e <__sclose>:
 800680e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006812:	f000 b813 	b.w	800683c <_close_r>
	...

08006818 <_write_r>:
 8006818:	b538      	push	{r3, r4, r5, lr}
 800681a:	4d07      	ldr	r5, [pc, #28]	; (8006838 <_write_r+0x20>)
 800681c:	4604      	mov	r4, r0
 800681e:	4608      	mov	r0, r1
 8006820:	4611      	mov	r1, r2
 8006822:	2200      	movs	r2, #0
 8006824:	602a      	str	r2, [r5, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	f7fa fb9a 	bl	8000f60 <_write>
 800682c:	1c43      	adds	r3, r0, #1
 800682e:	d102      	bne.n	8006836 <_write_r+0x1e>
 8006830:	682b      	ldr	r3, [r5, #0]
 8006832:	b103      	cbz	r3, 8006836 <_write_r+0x1e>
 8006834:	6023      	str	r3, [r4, #0]
 8006836:	bd38      	pop	{r3, r4, r5, pc}
 8006838:	20000340 	.word	0x20000340

0800683c <_close_r>:
 800683c:	b538      	push	{r3, r4, r5, lr}
 800683e:	4d06      	ldr	r5, [pc, #24]	; (8006858 <_close_r+0x1c>)
 8006840:	2300      	movs	r3, #0
 8006842:	4604      	mov	r4, r0
 8006844:	4608      	mov	r0, r1
 8006846:	602b      	str	r3, [r5, #0]
 8006848:	f7fa fb9e 	bl	8000f88 <_close>
 800684c:	1c43      	adds	r3, r0, #1
 800684e:	d102      	bne.n	8006856 <_close_r+0x1a>
 8006850:	682b      	ldr	r3, [r5, #0]
 8006852:	b103      	cbz	r3, 8006856 <_close_r+0x1a>
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	bd38      	pop	{r3, r4, r5, pc}
 8006858:	20000340 	.word	0x20000340

0800685c <_fstat_r>:
 800685c:	b538      	push	{r3, r4, r5, lr}
 800685e:	4d07      	ldr	r5, [pc, #28]	; (800687c <_fstat_r+0x20>)
 8006860:	2300      	movs	r3, #0
 8006862:	4604      	mov	r4, r0
 8006864:	4608      	mov	r0, r1
 8006866:	4611      	mov	r1, r2
 8006868:	602b      	str	r3, [r5, #0]
 800686a:	f7fa fb99 	bl	8000fa0 <_fstat>
 800686e:	1c43      	adds	r3, r0, #1
 8006870:	d102      	bne.n	8006878 <_fstat_r+0x1c>
 8006872:	682b      	ldr	r3, [r5, #0]
 8006874:	b103      	cbz	r3, 8006878 <_fstat_r+0x1c>
 8006876:	6023      	str	r3, [r4, #0]
 8006878:	bd38      	pop	{r3, r4, r5, pc}
 800687a:	bf00      	nop
 800687c:	20000340 	.word	0x20000340

08006880 <_isatty_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	4d06      	ldr	r5, [pc, #24]	; (800689c <_isatty_r+0x1c>)
 8006884:	2300      	movs	r3, #0
 8006886:	4604      	mov	r4, r0
 8006888:	4608      	mov	r0, r1
 800688a:	602b      	str	r3, [r5, #0]
 800688c:	f7fa fb98 	bl	8000fc0 <_isatty>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d102      	bne.n	800689a <_isatty_r+0x1a>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	b103      	cbz	r3, 800689a <_isatty_r+0x1a>
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	bd38      	pop	{r3, r4, r5, pc}
 800689c:	20000340 	.word	0x20000340

080068a0 <_lseek_r>:
 80068a0:	b538      	push	{r3, r4, r5, lr}
 80068a2:	4d07      	ldr	r5, [pc, #28]	; (80068c0 <_lseek_r+0x20>)
 80068a4:	4604      	mov	r4, r0
 80068a6:	4608      	mov	r0, r1
 80068a8:	4611      	mov	r1, r2
 80068aa:	2200      	movs	r2, #0
 80068ac:	602a      	str	r2, [r5, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	f7fa fb91 	bl	8000fd6 <_lseek>
 80068b4:	1c43      	adds	r3, r0, #1
 80068b6:	d102      	bne.n	80068be <_lseek_r+0x1e>
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	b103      	cbz	r3, 80068be <_lseek_r+0x1e>
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	bd38      	pop	{r3, r4, r5, pc}
 80068c0:	20000340 	.word	0x20000340

080068c4 <_read_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4d07      	ldr	r5, [pc, #28]	; (80068e4 <_read_r+0x20>)
 80068c8:	4604      	mov	r4, r0
 80068ca:	4608      	mov	r0, r1
 80068cc:	4611      	mov	r1, r2
 80068ce:	2200      	movs	r2, #0
 80068d0:	602a      	str	r2, [r5, #0]
 80068d2:	461a      	mov	r2, r3
 80068d4:	f7fa fb26 	bl	8000f24 <_read>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d102      	bne.n	80068e2 <_read_r+0x1e>
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	b103      	cbz	r3, 80068e2 <_read_r+0x1e>
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
 80068e4:	20000340 	.word	0x20000340

080068e8 <_init>:
 80068e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ea:	bf00      	nop
 80068ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ee:	bc08      	pop	{r3}
 80068f0:	469e      	mov	lr, r3
 80068f2:	4770      	bx	lr

080068f4 <_fini>:
 80068f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f6:	bf00      	nop
 80068f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068fa:	bc08      	pop	{r3}
 80068fc:	469e      	mov	lr, r3
 80068fe:	4770      	bx	lr
