Version 4
SHEET 1 880 680
WIRE -1008 -240 -1040 -240
WIRE -1040 -208 -1040 -240
WIRE -1040 -208 -1136 -208
WIRE -864 -208 -1040 -208
WIRE -560 -208 -608 -208
WIRE -208 -208 -272 -208
WIRE -672 -160 -672 -304
WIRE -672 -160 -688 -160
WIRE -368 -160 -368 -304
WIRE -368 -160 -384 -160
WIRE 32 -160 32 -304
WIRE 32 -160 -32 -160
WIRE -1312 -144 -1392 -144
WIRE -864 -144 -896 -144
WIRE -560 -144 -592 -144
WIRE -208 -144 -240 -144
WIRE -1392 -112 -1392 -144
WIRE -1312 -80 -1312 -144
WIRE -896 -80 -896 -144
WIRE -896 -80 -1312 -80
WIRE -1648 -64 -1664 -64
WIRE -1632 -64 -1648 -64
WIRE -1664 -32 -1664 -64
WIRE -896 -16 -896 -80
WIRE -592 -16 -592 -144
WIRE -592 -16 -896 -16
WIRE -240 -16 -240 -144
WIRE -240 -16 -592 -16
WIRE -1936 0 -1968 0
WIRE -1392 0 -1392 -32
WIRE -1968 48 -1968 0
WIRE -608 48 -608 -208
WIRE -272 48 -272 -208
WIRE -1664 80 -1664 48
WIRE -352 240 -816 240
WIRE -352 272 -352 240
FLAG -1664 80 0
FLAG -1392 0 0
FLAG -1648 -64 clk
FLAG -1520 -144 clk_wobbly
IOPIN -1520 -144 Out
FLAG -1968 128 0
FLAG -1936 0 clk_jitter
FLAG -1136 -128 0
FLAG -672 -304 Zm0
IOPIN -672 -304 Out
FLAG -368 -304 Zm1
IOPIN -368 -304 Out
FLAG 32 -304 Zm2
IOPIN 32 -304 Out
FLAG -1008 -240 Input
IOPIN -1008 -240 Out
FLAG -608 128 0
FLAG -272 128 0
FLAG -352 352 0
FLAG -816 240 output
IOPIN -816 240 Out
SYMBOL voltage -1664 -48 R0
WINDOW 3 24 98 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 1 0 0 0 0.0005 0.001 40)
SYMATTR InstName V1
SYMBOL bv -1392 -128 R0
SYMATTR InstName B1
SYMATTR Value V=delay(v(clk),v(clk_jitter)) * 0.5
SYMBOL bv -1968 32 R0
SYMATTR InstName B2
SYMATTR Value V=rand(1000*time) * 0.0004
SYMBOL SpecialFunctions\\sample -784 -176 R0
SYMATTR InstName A1
SYMBOL voltage -1136 -224 R0
WINDOW 0 -25 -1 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V2
SYMATTR Value SINE(0 1 50 0 0 0 3)
SYMBOL SpecialFunctions\\sample -480 -176 R0
SYMATTR InstName A2
SYMBOL SpecialFunctions\\sample -128 -176 R0
SYMATTR InstName A3
SYMBOL bv -608 32 R0
SYMATTR InstName B3
SYMATTR Value V=delay(v(zm0), 0.000001)
SYMBOL bv -272 32 R0
SYMATTR InstName B4
SYMATTR Value V=delay(v(zm1),0.000001)
SYMBOL bv -352 256 R0
SYMATTR InstName B5
SYMATTR Value V= 1.2*v(Zm0) + 0.5 * v(Zm1) + 0.1 *v( Zm2)
TEXT -2072 -88 Left 2 !.tran 0 0.04 0 0.0001
TEXT -2088 -400 Left 2 ;This shows how to make a clock signal with jitter that drives a Z style implementation.\n   .tran sets the simulation period, right click to alter.\n   B2 is a random number running at 1000 changes per second, with jitter from 0 to 0.0003 secs.\n   V1 is a 1 ms pulse, 40 cycles.\n   B1 takes the clock V1, and delays it by the jitter, to give a jittered clock.\n   V2 is a sine input to act as a refernce signal.\n    A1-A3 are Sample & Holds and act as a delay chain (see the waveforms of ZmX).\n   B5 acts as the z domain implemenation to create  the output.\nNet result is that the clock is randomly delayed by between 0 and 0.0003 secs.
