{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "pooling_shift",
    "component_reference": "xilinx.com:ip:c_shift_ram:12.0",
    "ip_revision": "14",
    "gen_directory": "../../../../../../../users/zhengzb/desktop/project/accelerator/tmp_edit_project.gen/sources_1/ip/pooling_shift",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "pooling_shift", "resolve_type": "user", "usage": "all" } ],
        "ShiftRegType": [ { "value": "Fixed_Length", "resolve_type": "user", "usage": "all" } ],
        "OptGoal": [ { "value": "Resources", "resolve_type": "user", "usage": "all" } ],
        "RegLastBit": [ { "value": "true", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "CE": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Width": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Depth": [ { "value": "10", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DefaultDataRadix": [ { "value": "2", "resolve_type": "user", "usage": "all" } ],
        "DefaultData": [ { "value": "0000000000000000", "resolve_type": "user", "usage": "all" } ],
        "ReadMifFile": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "MemInitFile": [ { "value": "no_coe_file_loaded", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "AsyncInitRadix": [ { "value": "2", "resolve_type": "user", "usage": "all" } ],
        "AsyncInitVal": [ { "value": "0000000000000000", "resolve_type": "user", "usage": "all" } ],
        "SSET": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SCLR": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SINIT": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SyncInitRadix": [ { "value": "2", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "SyncInitVal": [ { "value": "0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "SyncCtrlPriority": [ { "value": "Reset_Overrides_Set", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "CEPriority": [ { "value": "Sync_Overrides_CE", "resolve_type": "user", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "C_XDEVICEFAMILY": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "C_VERBOSITY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DEPTH": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ADDR_WIDTH": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SHIFT_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_OPT_GOAL": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AINIT_VAL": [ { "value": "0000000000000000", "resolve_type": "generated", "usage": "all" } ],
        "C_SINIT_VAL": [ { "value": "0000000000000000", "resolve_type": "generated", "usage": "all" } ],
        "C_DEFAULT_DATA": [ { "value": "0000000000000000", "resolve_type": "generated", "usage": "all" } ],
        "C_HAS_A": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_CE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_REG_LAST_BIT": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SYNC_PRIORITY": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SYNC_ENABLE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SCLR": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SSET": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SINIT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_MEM_INIT_FILE": [ { "value": "no_coe_file_loaded", "resolve_type": "generated", "usage": "all" } ],
        "C_ELABORATION_DIR": [ { "value": "./", "resolve_type": "generated", "usage": "all" } ],
        "C_READ_MIF": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PARSER_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:zcu104:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu7ev" } ],
        "PACKAGE": [ { "value": "ffvc1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "14" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../../users/zhengzb/desktop/project/accelerator/tmp_edit_project.gen/sources_1/ip/pooling_shift" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "./" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "D": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CLK": [ { "direction": "in", "driver_value": "0x0" } ],
        "Q": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ]
      },
      "interfaces": {
        "a_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "q_intf:sinit_intf:sset_intf:d_intf:a_intf", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SCLR", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_CLKEN": [ { "value": "CE", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "CLK" } ]
          }
        },
        "sclr_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "ce_intf": {
          "vlnv": "xilinx.com:signal:clockenable:1.0",
          "abstraction_type": "xilinx.com:signal:clockenable_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ]
          }
        },
        "d_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "D" } ]
          }
        },
        "sset_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "sinit_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "q_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "Q" } ]
          }
        }
      }
    }
  }
}