{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 17:54:51 2004 " "Info: Processing started: Tue Mar 30 17:54:51 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --lower_priority --import_settings_files=on --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test " "Info: Command: quartus_map --lower_priority --import_settings_files=on --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_dpr_ctrl_test.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file Rx_dpr_ctrl_test.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_dpr_ctrl_test " "Info: Found entity 1: Rx_dpr_ctrl_test" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "Rx_dpr_ctrl_test" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 12 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 17:54:52 2004 " "Info: Processing ended: Tue Mar 30 17:54:52 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 17:54:54 2004 " "Info: Processing started: Tue Mar 30 17:54:54 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test " "Info: Command: quartus_fit --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Rx_dpr_ctrl_test EP20K30ETC144-1 " "Info: Automatically selected device EP20K30ETC144-1 for design Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_PERIOD_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Mar 30 2004 17:54:55 " "Info: Started fitting attempt 1 on Tue Mar 30 2004 at 17:54:55" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "0 " "Info: Overall column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "1 " "Info: Overall row FastTrack interconnect = 1%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "1 " "Info: Maximum column FastTrack interconnect = 1%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "5 " "Info: Maximum row FastTrack interconnect = 5%" {  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 17:54:57 2004 " "Info: Processing ended: Tue Mar 30 17:54:57 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 17:54:59 2004 " "Info: Processing started: Tue Mar 30 17:54:59 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test " "Info: Command: quartus_asm --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 17:55:00 2004 " "Info: Processing ended: Tue Mar 30 17:55:00 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 17:55:01 2004 " "Info: Processing started: Tue Mar 30 17:55:01 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test " "Info: Command: quartus_tan --lower_priority --import_settings_files=off --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "rx_dpr_wadr\[1\] rx_dpr_ef 16.440 ns Longest " "Info: Longest tpd from source pin rx_dpr_wadr\[1\] to destination pin rx_dpr_ef is 16.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.240 ns) 1.240 ns rx_dpr_wadr\[1\] 1 PIN Pin_80 4 " "Info: 1: + IC(0.000 ns) + CELL(1.240 ns) = 1.240 ns; Loc. = Pin_80; Fanout = 4; PIN Node = 'rx_dpr_wadr\[1\]'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "" { rx_dpr_wadr[1] } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 15 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.341 ns) + CELL(0.670 ns) 6.251 ns op_2~2COUT 2 COMB LC6_2_E2 2 " "Info: 2: + IC(4.341 ns) + CELL(0.670 ns) = 6.251 ns; Loc. = LC6_2_E2; Fanout = 2; COMB Node = 'op_2~2COUT'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "5.011 ns" { rx_dpr_wadr[1] op_2~2COUT } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.668 ns) 6.919 ns op_2~3 3 COMB LC7_2_E2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.668 ns) = 6.919 ns; Loc. = LC7_2_E2; Fanout = 2; COMB Node = 'op_2~3'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "0.668 ns" { op_2~2COUT op_2~3 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(1.122 ns) 8.308 ns op_3~3COUT 4 COMB LC3_3_E2 2 " "Info: 4: + IC(0.267 ns) + CELL(1.122 ns) = 8.308 ns; Loc. = LC3_3_E2; Fanout = 2; COMB Node = 'op_3~3COUT'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "1.389 ns" { op_2~3 op_3~3COUT } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.668 ns) 8.976 ns op_3~4 5 COMB LC4_3_E2 1 " "Info: 5: + IC(0.000 ns) + CELL(0.668 ns) = 8.976 ns; Loc. = LC4_3_E2; Fanout = 1; COMB Node = 'op_3~4'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "0.668 ns" { op_3~3COUT op_3~4 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.358 ns) 10.387 ns op_5~481 6 COMB LC2_4_E2 2 " "Info: 6: + IC(1.053 ns) + CELL(0.358 ns) = 10.387 ns; Loc. = LC2_4_E2; Fanout = 2; COMB Node = 'op_5~481'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "1.411 ns" { op_3~4 op_5~481 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.358 ns) 11.026 ns rx_dpr_ef~56 7 COMB LC3_4_E2 3 " "Info: 7: + IC(0.281 ns) + CELL(0.358 ns) = 11.026 ns; Loc. = LC3_4_E2; Fanout = 3; COMB Node = 'rx_dpr_ef~56'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "0.639 ns" { op_5~481 rx_dpr_ef~56 } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 38 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.358 ns) 11.685 ns rx_dpr_ef~2 8 COMB LC10_4_E2 1 " "Info: 8: + IC(0.301 ns) + CELL(0.358 ns) = 11.685 ns; Loc. = LC10_4_E2; Fanout = 1; COMB Node = 'rx_dpr_ef~2'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "0.659 ns" { rx_dpr_ef~56 rx_dpr_ef~2 } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 38 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(2.410 ns) 16.440 ns rx_dpr_ef 9 PIN Pin_76 0 " "Info: 9: + IC(2.345 ns) + CELL(2.410 ns) = 16.440 ns; Loc. = Pin_76; Fanout = 0; PIN Node = 'rx_dpr_ef'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "4.755 ns" { rx_dpr_ef~2 rx_dpr_ef } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 38 8 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.852 ns 47.76 % " "Info: Total cell delay = 7.852 ns ( 47.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.588 ns 52.24 % " "Info: Total interconnect delay = 8.588 ns ( 52.24 % )" {  } {  } 0}  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "16.440 ns" { rx_dpr_wadr[1] op_2~2COUT op_2~3 op_3~3COUT op_3~4 op_5~481 rx_dpr_ef~56 rx_dpr_ef~2 rx_dpr_ef } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "rx_dpr_wadr\[2\] rx_dpr_avail\[2\] 10.309 ns Shortest " "Info: Shortest tpd from source pin rx_dpr_wadr\[2\] to destination pin rx_dpr_avail\[2\] is 10.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.240 ns) 1.240 ns rx_dpr_wadr\[2\] 1 PIN Pin_30 4 " "Info: 1: + IC(0.000 ns) + CELL(1.240 ns) = 1.240 ns; Loc. = Pin_30; Fanout = 4; PIN Node = 'rx_dpr_wadr\[2\]'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "" { rx_dpr_wadr[2] } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 15 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.890 ns) 5.213 ns op_5~4 2 COMB LC9_3_E2 2 " "Info: 2: + IC(3.083 ns) + CELL(0.890 ns) = 5.213 ns; Loc. = LC9_3_E2; Fanout = 2; COMB Node = 'op_5~4'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "3.973 ns" { rx_dpr_wadr[2] op_5~4 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.798 ns) 6.288 ns op_5~484 3 COMB LC9_4_E2 1 " "Info: 3: + IC(0.277 ns) + CELL(0.798 ns) = 6.288 ns; Loc. = LC9_4_E2; Fanout = 1; COMB Node = 'op_5~484'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "1.075 ns" { op_5~4 op_5~484 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(2.410 ns) 10.309 ns rx_dpr_avail\[2\] 4 PIN Pin_15 0 " "Info: 4: + IC(1.611 ns) + CELL(2.410 ns) = 10.309 ns; Loc. = Pin_15; Fanout = 0; PIN Node = 'rx_dpr_avail\[2\]'" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "4.021 ns" { op_5~484 rx_dpr_avail[2] } "NODE_NAME" } } } { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 21 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.338 ns 51.78 % " "Info: Total cell delay = 5.338 ns ( 51.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.971 ns 48.22 % " "Info: Total interconnect delay = 4.971 ns ( 48.22 % )" {  } {  } 0}  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" "" "" { Report "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test_cmp.qrpt" Compiler "Rx_dpr_ctrl_test" "UNKNOWN" "V1" "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/db/Rx_dpr_ctrl_test.quartus_db" { Floorplan "" "" "10.309 ns" { rx_dpr_wadr[2] op_5~4 op_5~484 rx_dpr_avail[2] } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 17:55:03 2004 " "Info: Processing ended: Tue Mar 30 17:55:03 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Info: Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0}
