397
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 3 "./../../../sim/DELAY.v" 10 DELAY
~A 1 "./../../../sim/DELAY.v" 10 DELAY
~M 3 "./../../../ip/EFB_UFM.v" 8 EFB_UFM
~A 1 "./../../../ip/EFB_UFM.v" 8 EFB_UFM
~M 3 "./../../../src/GPIO.v" 10 GPIO
~A 1 "./../../../src/GPIO.v" 10 GPIO
~M 3 "./../../../src/HEADER.v" 15 HEADER
~A 1 "./../../../src/HEADER.v" 15 HEADER
~M 3 "./../../../src/I2C.v" 18 I2C
~A 1 "./../../../src/I2C.v" 18 I2C
~M 1 "./../../../src/TOP.v" 11 TOP
~A 1 "./../../../src/TOP.v" 11 TOP
~M 1 "./../../../src/UFM_WB_top.v" 48 UFM_WB
~A 1 "./../../../src/UFM_WB_top.v" 48 UFM_WB
~M 3 "./../../../ip/USR_MEM.v" 8 USR_MEM
~A 1 "./../../../ip/USR_MEM.v" 8 USR_MEM
~M 3 "./../../../sim/i2c_master_bit_ctrl.v" 172 i2c_master_bit_ctrl
~A 1 "./../../../sim/i2c_master_bit_ctrl.v" 172 i2c_master_bit_ctrl
~M 3 "./../../../sim/i2c_master_byte_ctrl.v" 117 i2c_master_byte_ctrl
~A 1 "./../../../sim/i2c_master_byte_ctrl.v" 117 i2c_master_byte_ctrl
~M 3 "./../../../sim/i2c_master_registers.v" 77 i2c_master_registers
~A 1 "./../../../sim/i2c_master_registers.v" 77 i2c_master_registers
~M 3 "./../../../sim/i2c_master_wb_top.v" 115 i2c_master_wb_top
~A 1 "./../../../sim/i2c_master_wb_top.v" 115 i2c_master_wb_top
~M 3 "./../../../sim/tb_controller.v" 13 tb_controller
~A 1 "./../../../sim/tb_controller.v" 13 tb_controller
~M 3 "./../../../sim/wb_master.v" 3 wb_master
~A 1 "./../../../sim/wb_master.v" 3 wb_master
