@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2017.2/msys/bin/g++.exe"
   Compiling apatb_encrypt_128_key_expand_inline_no_branch.cpp
   Compiling (apcc) aes.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Thu Dec 07 12:25:28 +0200 2017
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) gen_test_case.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Thu Dec 07 12:25:34 +0200 2017
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
AES-128 test case:

plaintext: 128'h2900000023000000be00000084000000
key:       128'he10000006c000000d6000000ae000000
ciphertext:128'h1b593500aa5ed53f32549630cd2d86c7


C:\Users\Lincoln\Desktop\ThesisSuccess\First\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_encrypt_128_key_expand_inline_no_branch_top -prj encrypt_128_key_expand_inline_no_branch.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s encrypt_128_key_expand_inline_no_branch  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_encrypt_128_key_expand_inline_no_branch_top -prj encrypt_128_key_expand_inline_no_branch.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s encrypt_128_key_expand_inline_no_branch 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_automem_key.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_key
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_automem_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_state
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_ebkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_ebkb_rom
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_ebkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_encrypt_128_key_expand_inline_no_branch_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_expand_inline_no_branch
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.encrypt_128_key_ebkb_rom [encrypt_128_key_ebkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.encrypt_128_key_ebkb [encrypt_128_key_ebkb_default]
Compiling architecture behav of entity xil_defaultlib.encrypt_128_key_expand_inline_no_branch [encrypt_128_key_expand_inline_no...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_state [aesl_automem_state_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_key [aesl_automem_key_default]
Compiling architecture behav of entity xil_defaultlib.apatb_encrypt_128_key_expand_inl...
Built simulation snapshot encrypt_128_key_expand_inline_no_branch

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/xsim.dir/encrypt_128_key_expand_inline_no_branch/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/xsim.dir/encrypt_128_key_expand_inline_no_branch/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  7 12:25:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 12:25:51 2017...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/encrypt_128_key_expand_inline_no_branch/xsim_script.tcl
# xsim {encrypt_128_key_expand_inline_no_branch} -autoloadwcfg -tclbatch {encrypt_128_key_expand_inline_no_branch.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source encrypt_128_key_expand_inline_no_branch.tcl
## run all
Note: simulation done!
Time: 695 ns  Iteration: 1  Process: /apatb_encrypt_128_key_expand_inline_no_branch_top/generate_sim_done_proc  File: C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 695 ns  Iteration: 1  Process: /apatb_encrypt_128_key_expand_inline_no_branch_top/generate_sim_done_proc  File: C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.autotb.vhd
$finish called at time : 695 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  7 12:26:02 2017...
AES-128 test case:

plaintext: 128'h2900000023000000be00000084000000
key:       128'he10000006c000000d6000000ae000000
ciphertext:128'h1b593500aa5ed53f32549630cd2d86c7

@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [SIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
