Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Feb 11 14:47:09 2025
| Host         : bhashini-laptop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_route_timing_summary.rpt
| Design       : sp7_cal3_wrapper
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (588)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1170)
5. checking no_input_delay (41)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (588)
--------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: AFE_VCXO_SP7_122M88_CLK_LVDS_P (HIGH)

 There are 395 register/latch pins with no clock driven by root clock pin: SP7_10MHZ_LVDS_CLK_IN_P (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/M_spi_clk_r2_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/M_spi_clk_r2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axil_dac82002_0/U0/axil_dac82002_v1_0_S00_AXI_inst/dac_82002_ctrl_0/tsclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1170)
---------------------------------------------------
 There are 1170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.611        0.000                      0                25947        0.046        0.000                      0                25753        7.000        0.000                       0                 12534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
SP7_50MHZ_OSC_INPUT                                                                         {0.000 10.000}       20.000          50.000          
  clk100_1                                                                                  {0.000 5.000}        10.000          100.000         
  clk_10_sp7_cal3_mmcm_50Mhz_0                                                              {0.000 50.000}       100.000         10.000          
  clk_50_sp7_cal3_mmcm_50Mhz_0                                                              {0.000 10.000}       20.000          50.000          
  clk_6p4_sp7_cal3_mmcm_50Mhz_0                                                             {0.000 78.125}       156.250         6.400           
  mmcm_50Mhz_clkfb_out                                                                      {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         {0.000 16.666}       33.333          30.000          
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP7_50MHZ_OSC_INPUT                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk100_1                                                                                                                                                                                                                                    8.408        0.000                       0                     2  
  clk_10_sp7_cal3_mmcm_50Mhz_0                                                                   88.613        0.000                      0                 7902        0.046        0.000                      0                 7902       49.146        0.000                       0                  3521  
  clk_50_sp7_cal3_mmcm_50Mhz_0                                                                   10.955        0.000                      0                15718        0.067        0.000                      0                15718        8.870        0.000                       0                  7824  
  clk_6p4_sp7_cal3_mmcm_50Mhz_0                                                                 150.936        0.000                      0                  629        0.093        0.000                      0                  629       57.110        0.000                       0                   402  
  mmcm_50Mhz_clkfb_out                                                                                                                                                                                                                       18.751        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.279        0.000                      0                  958        0.101        0.000                      0                  958       15.370        0.000                       0                   507  
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK              14.244        0.000                      0                  222        0.121        0.000                      0                  222       15.812        0.000                       0                   234  
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE            12.272        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_sp7_cal3_mmcm_50Mhz_0                                                                clk100_1                                                                                          6.930        0.000                      0                    1        0.687        0.000                      0                    1  
clk_50_sp7_cal3_mmcm_50Mhz_0                                                                clk_10_sp7_cal3_mmcm_50Mhz_0                                                                     16.927        0.000                      0                  126        0.212        0.000                      0                   12  
clk_10_sp7_cal3_mmcm_50Mhz_0                                                                clk_50_sp7_cal3_mmcm_50Mhz_0                                                                     58.897        0.000                      0                   64                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_50_sp7_cal3_mmcm_50Mhz_0                                                                     32.045        0.000                      0                    8                                                                        
clk_10_sp7_cal3_mmcm_50Mhz_0                                                                clk_6p4_sp7_cal3_mmcm_50Mhz_0                                                                     3.611        0.000                      0                   48        0.193        0.000                      0                   48  
clk_50_sp7_cal3_mmcm_50Mhz_0                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.000        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_50_sp7_cal3_mmcm_50Mhz_0                                                                clk_50_sp7_cal3_mmcm_50Mhz_0                                                                     16.923        0.000                      0                  124        0.387        0.000                      0                  124  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.120        0.000                      0                  100        0.331        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP7_50MHZ_OSC_INPUT
  To Clock:  SP7_50MHZ_OSC_INPUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP7_50MHZ_OSC_INPUT
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SP7_50MHZ_OSC_INPUT }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_1
  To Clock:  clk100_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       88.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.613ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@100.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        10.738ns  (logic 0.484ns (4.507%)  route 10.254ns (95.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 105.312 - 100.000 ) 
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071     2.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.416     4.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        1.362     5.871    sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y38         FDRE                                         r  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.379     6.250 f  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=101, routed)         5.427    11.676    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X4Y88          LUT1 (Prop_lut1_I0_O)        0.105    11.781 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/buff_wdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=702, routed)         4.828    16.609    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/SR[0]
    SLICE_X6Y72          FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   100.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   100.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784   102.518    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   102.591 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349   103.940    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   104.017 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        1.295   105.312    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/ap_clk
    SLICE_X6Y72          FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[5]/C
                         clock pessimism              0.492   105.804    
                         clock uncertainty           -0.159   105.645    
    SLICE_X6Y72          FDRE (Setup_fdre_C_R)       -0.423   105.222    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        105.222    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 88.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.472%)  route 0.246ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        0.561     2.391    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X16Y48         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.141     2.532 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.246     2.778    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[6]
    SLICE_X13Y51         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        0.830     3.049    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X13Y51         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
                         clock pessimism             -0.388     2.661    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.071     2.732    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y28     sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y76      sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/M_spi_cs_r1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y90      sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.955ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 rise@20.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.473ns (17.925%)  route 6.745ns (82.075%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 25.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071     2.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.416     4.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.436     5.945    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X34Y43         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.348     6.293 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.152     7.445    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[29]
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.239     7.684 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     7.684    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.141 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.239 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.239    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.337 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.894     9.230    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.105     9.335 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.080    10.415    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.128    10.543 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__2/O
                         net (fo=10, routed)          3.619    14.162    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X0Y17         RAMB36E1                                     r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    20.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734    20.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784    22.518    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.591 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    23.940    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.017 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.275    25.292    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492    25.784    
                         clock uncertainty           -0.117    25.667    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550    25.117    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                 10.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.564     2.394    sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X9Y2           FDRE                                         r  sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     2.535 r  sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=2, routed)           0.164     2.699    sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X0Y0          RAMB36E1                                     r  sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.871     3.090    sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y0          RAMB36E1                                     r  sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.641     2.449    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.632    sp7_cal3_i/hier_SPI_regbank/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X0Y14     sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y39     sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y16     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack      150.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       57.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             150.936ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register_reg_s_0_s/S
                            (rising edge-triggered cell FDSE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@156.250ns - clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.484ns (10.452%)  route 4.147ns (89.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 161.594 - 156.250 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071     2.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.416     4.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         1.421     5.930    sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y17          FDRE                                         r  sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.379     6.309 f  sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.324     6.633    sp7_cal3_i/hier_pwm/SignalDelay_4/peripheral_aresetn[0]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.105     6.738 r  sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register[0]_i_1/O
                         net (fo=261, routed)         3.822    10.560    sp7_cal3_i/hier_pwm/SignalDelay_4/bbstub_peripheral_aresetn[0]
    SLICE_X36Y2          FDSE                                         r  sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register_reg_s_0_s/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    156.250   156.250 r  
    N15                                               0.000   156.250 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   156.250    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   156.984 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784   158.768    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073   158.841 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349   160.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   160.267 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         1.327   161.594    sp7_cal3_i/hier_pwm/SignalDelay_4/clk_6p4
    SLICE_X36Y2          FDSE                                         r  sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register_reg_s_0_s/C
                         clock pessimism              0.498   162.092    
                         clock uncertainty           -0.172   161.919    
    SLICE_X36Y2          FDSE (Setup_fdse_C_S)       -0.423   161.496    sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register_reg_s_0_s
  -------------------------------------------------------------------
                         required time                        161.496    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                150.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_pwm/PWM_Generator_4/pwm_signal_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            sp7_cal3_i/hier_pwm/SignalDelay_3/shift_register_reg[224]_srl32____hier_pwm_SignalDelay_4_shift_register_reg_s_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         0.578     2.408    sp7_cal3_i/hier_pwm/PWM_Generator_4/clk_6p4
    SLICE_X5Y23          FDSE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_4/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDSE (Prop_fdse_C_Q)         0.141     2.549 r  sp7_cal3_i/hier_pwm/PWM_Generator_4/pwm_signal_reg/Q
                         net (fo=1, routed)           0.174     2.723    sp7_cal3_i/hier_pwm/SignalDelay_3/shift_register_reg[192]_srl32____hier_pwm_SignalDelay_4_shift_register_reg_s_62_0
    SLICE_X2Y20          SRLC32E                                      r  sp7_cal3_i/hier_pwm/SignalDelay_3/shift_register_reg[224]_srl32____hier_pwm_SignalDelay_4_shift_register_reg_s_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         0.851     3.069    sp7_cal3_i/hier_pwm/SignalDelay_3/clk_6p4
    SLICE_X2Y20          SRLC32E                                      r  sp7_cal3_i/hier_pwm/SignalDelay_3/shift_register_reg[224]_srl32____hier_pwm_SignalDelay_4_shift_register_reg_s_30/CLK
                         clock pessimism             -0.622     2.447    
    SLICE_X2Y20          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.630    sp7_cal3_i/hier_pwm/SignalDelay_3/shift_register_reg[224]_srl32____hier_pwm_SignalDelay_4_shift_register_reg_s_30
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6p4_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         156.250     154.658    BUFGCTRL_X0Y4    sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       156.250     57.110     MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         78.125      77.271     SLICE_X2Y18      sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[2]_srl30____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_124_s/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         78.125      77.271     SLICE_X6Y18      sp7_cal3_i/hier_pwm/SignalDelay_2/shift_register_reg[128]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_62_s/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_50Mhz_clkfb_out
  To Clock:  mmcm_50Mhz_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_50Mhz_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.643ns (12.478%)  route 4.510ns (87.522%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 35.470 - 33.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.324     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.358     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X10Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.433     3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.833     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.105     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.676     6.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X36Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.001     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X32Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140    34.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.254    35.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X32Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.194    35.664    
                         clock uncertainty           -0.035    35.629    
    SLICE_X32Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         35.194    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 27.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.171%)  route 0.119ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.625     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.560     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.119     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X32Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.828     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.354     1.223    
    SLICE_X32Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X32Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X32Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.244ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.589ns (26.434%)  route 1.639ns (73.566%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 19.203 - 16.667 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318     1.318    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.399 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.835    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y42         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.379     3.214 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.896     4.110    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.105     4.215 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.346     4.561    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.105     4.666 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.398     5.063    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X40Y46         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.132    17.798    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.875 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.328    19.203    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y46         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.272    19.475    
                         clock uncertainty           -0.035    19.439    
    SLICE_X40Y46         FDRE (Setup_fdre_C_CE)      -0.132    19.307    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 14.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.616     0.616    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.642 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.198    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X33Y63         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     1.339 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.394    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X33Y63         FDPE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.742 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.567    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X33Y63         FDPE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.369     1.198    
    SLICE_X33Y63         FDPE (Hold_fdpe_C_D)         0.075     1.273    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y5  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X40Y48   sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X40Y48   sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.272ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.988ns  (logic 0.954ns (23.919%)  route 3.034ns (76.081%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 36.097 - 33.333 ) 
    Source Clock Delay      (SCD):    3.078ns = ( 19.745 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.559    18.226    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    18.307 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.438    19.745    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y47         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.437    20.182 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.702    20.884    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.115    20.999 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.797    21.796    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.275    22.071 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.573    22.644    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.127    22.771 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.962    23.733    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X38Y28         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.371    34.704    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077    34.781 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.316    36.097    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y28         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.274    36.371    
                         clock uncertainty           -0.035    36.336    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.331    36.005    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.005    
                         arrival time                         -23.733    
  -------------------------------------------------------------------
                         slack                                 12.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.847     0.847    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.873 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.466    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y44         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.169     1.776    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.821    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X41Y44         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.947     0.947    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.976 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.840    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y44         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.466    
    SLICE_X41Y44         FDCE (Hold_fdce_C_D)         0.091     1.557    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y9  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y44   sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y46   sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk100_1

Setup :            0  Failing Endpoints,  Worst Slack        6.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_1 rise@10.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.379ns (31.624%)  route 0.819ns (68.376%))
  Logic Levels:           0  
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 13.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.872ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071     2.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.416     4.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.363     5.872    sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/clk_50
    SLICE_X16Y40         FDRE                                         r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.379     6.251 r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/Q
                         net (fo=3, routed)           0.819     7.070    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_CE[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk100_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    10.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734    10.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784    12.518    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    12.591 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.349    13.940    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
                         clock pessimism              0.422    14.362    
                         clock uncertainty           -0.237    14.125    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125    14.000    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  6.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_1 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.089%)  route 0.399ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.559     2.389    sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/clk_50
    SLICE_X16Y40         FDRE                                         r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.141     2.530 r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/Q
                         net (fo=3, routed)           0.399     2.929    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_CE[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk100_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
                         clock pessimism             -0.343     1.847    
                         clock uncertainty            0.237     2.084    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     2.243    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.687    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.927ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/VCTCXO_3V3_PG_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@100.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@80.000ns)
  Data Path Delay:        2.641ns  (logic 0.589ns (22.303%)  route 2.052ns (77.697%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 105.250 - 100.000 ) 
    Source Clock Delay      (SCD):    5.855ns = ( 85.855 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                     80.000    80.000 r  
    N15                                               0.000    80.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    80.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865    80.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071    82.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    83.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.416    84.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    84.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.346    85.855    sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/clk_50
    SLICE_X16Y88         FDRE                                         r  sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/VCTCXO_3V3_PG_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y88         FDRE (Prop_fdre_C_Q)         0.379    86.234 r  sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/VCTCXO_3V3_PG_rr_reg/Q
                         net (fo=2, routed)           0.949    87.183    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/P1_P2_P3_P4_O_V_OLD_VLD_1[3]
    SLICE_X19Y84         LUT5 (Prop_lut5_I3_O)        0.105    87.288 r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[5]_i_3/O
                         net (fo=1, routed)           1.103    88.391    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[5]_i_3_n_0
    SLICE_X19Y84         LUT6 (Prop_lut6_I1_O)        0.105    88.496 r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    88.496    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/cs_reg[0]_11[5]
    SLICE_X19Y84         FDRE                                         r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   100.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   100.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784   102.518    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   102.591 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349   103.940    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   104.017 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        1.233   105.250    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/clk_10
    SLICE_X19Y84         FDRE                                         r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[5]/C
                         clock pessimism              0.422   105.672    
                         clock uncertainty           -0.279   105.393    
    SLICE_X19Y84         FDRE (Setup_fdre_C_D)        0.030   105.423    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        105.423    
                         arrival time                         -88.496    
  -------------------------------------------------------------------
                         slack                                 16.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.083%)  route 0.736ns (83.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.550     2.380    sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X20Y26         FDSE                                         r  sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDSE (Prop_fdse_C_Q)         0.141     2.521 r  sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.736     3.257    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/D
    SLICE_X23Y22         FDRE                                         r  sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        0.819     3.037    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/C
    SLICE_X23Y22         FDRE                                         r  sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/FDRE_inst/C
                         clock pessimism             -0.343     2.695    
                         clock uncertainty            0.279     2.974    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.071     3.045    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync3/utility_dff_1/FDRE_inst
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.897ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.056ns  (logic 0.433ns (41.014%)  route 0.623ns (58.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53                                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.623     1.056    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[11]
    SLICE_X17Y51         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X17Y51         FDRE (Setup_fdre_C_D)       -0.047    59.953    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         59.953    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 58.897    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.045ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.882ns  (logic 0.433ns (49.066%)  route 0.449ns (50.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X22Y16         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.449     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X20Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y16         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 32.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_pwm/PWM_Generator_3/threshold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@1406.250ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@1400.000ns)
  Data Path Delay:        2.126ns  (logic 0.379ns (17.823%)  route 1.747ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 1411.575 - 1406.250 ) 
    Source Clock Delay      (SCD):    5.923ns = ( 1405.923 - 1400.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                   1400.000  1400.000 r  
    N15                                               0.000  1400.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000  1400.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865  1400.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071  1402.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077  1403.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.416  1404.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  1404.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        1.414  1405.923    sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/clk_10Mhz
    SLICE_X3Y26          FDRE                                         r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.379  1406.302 r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[4][6]/Q
                         net (fo=3, routed)           1.747  1408.049    sp7_cal3_i/hier_pwm/PWM_Generator_3/threshold_reg[7]_0[6]
    SLICE_X3Y23          FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_3/threshold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                   1406.250  1406.250 r  
    N15                                               0.000  1406.250 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000  1406.250    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734  1406.984 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784  1408.768    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073  1408.841 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.349  1410.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  1410.267 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         1.308  1411.575    sp7_cal3_i/hier_pwm/PWM_Generator_3/clk_6p4
    SLICE_X3Y23          FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_3/threshold_reg[6]/C
                         clock pessimism              0.422  1411.996    
                         clock uncertainty           -0.292  1411.704    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.044  1411.660    sp7_cal3_i/hier_pwm/PWM_Generator_3/threshold_reg[6]
  -------------------------------------------------------------------
                         required time                       1411.660    
                         arrival time                       -1408.049    
  -------------------------------------------------------------------
                         slack                                  3.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.343%)  route 0.684ns (80.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3519, routed)        0.577     2.407    sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/clk_10Mhz
    SLICE_X6Y25          FDRE                                         r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     2.571 r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][3]/Q
                         net (fo=3, routed)           0.684     3.255    sp7_cal3_i/hier_pwm/PWM_Generator_0/D[3]
    SLICE_X3Y23          FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=400, routed)         0.847     3.065    sp7_cal3_i/hier_pwm/PWM_Generator_0/clk_6p4
    SLICE_X3Y23          FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[3]/C
                         clock pessimism             -0.343     2.723    
                         clock uncertainty            0.292     3.015    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.047     3.062    sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.000ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.749%)  route 0.486ns (58.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.486     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X22Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y16         FDCE (Setup_fdce_C_D)       -0.166    19.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 19.000    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 rise@20.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.379ns (15.013%)  route 2.146ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 25.262 - 20.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.071     2.935    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.012 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.416     4.428    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.509 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.356     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         2.146     8.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    20.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734    20.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.784    22.518    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.591 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    23.940    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.017 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        1.245    25.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.498    25.760    
                         clock uncertainty           -0.117    25.643    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.331    25.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 16.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.040%)  route 0.194ns (57.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.108     1.269    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.319 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.804    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.555     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     2.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         0.194     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.259     1.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.190    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.219 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=7822, routed)        0.825     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.643     2.400    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.067     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.877ns (25.732%)  route 2.531ns (74.268%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 35.461 - 33.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.324     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.356     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.379     3.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.105     3.935 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.979     4.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.126     5.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.362     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.267     5.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140    34.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         1.245    35.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.194    35.655    
                         clock uncertainty           -0.035    35.620    
    SLICE_X16Y30         FDCE (Recov_fdce_C_CLR)     -0.331    35.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.289    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                 29.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.694%)  route 0.132ns (48.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.625     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.587     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=506, routed)         0.855     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.333     1.271    
    SLICE_X37Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.331    





