

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb  3 01:04:21 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    38212|    38212|  0.963 ms|  0.963 ms|  38213|  38213|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_148_9  |      608|      608|        38|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1" [top.cpp:148]   --->   Operation 27 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [top.cpp:89]   --->   Operation 28 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [top.cpp:89]   --->   Operation 29 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [top.cpp:89]   --->   Operation 30 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_4 = alloca i64 1" [top.cpp:89]   --->   Operation 31 'alloca' 'A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_5 = alloca i64 1" [top.cpp:89]   --->   Operation 32 'alloca' 'A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_6 = alloca i64 1" [top.cpp:89]   --->   Operation 33 'alloca' 'A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_7 = alloca i64 1" [top.cpp:89]   --->   Operation 34 'alloca' 'A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_8 = alloca i64 1" [top.cpp:89]   --->   Operation 35 'alloca' 'A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_9 = alloca i64 1" [top.cpp:89]   --->   Operation 36 'alloca' 'A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_10 = alloca i64 1" [top.cpp:89]   --->   Operation 37 'alloca' 'A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_11 = alloca i64 1" [top.cpp:89]   --->   Operation 38 'alloca' 'A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_12 = alloca i64 1" [top.cpp:89]   --->   Operation 39 'alloca' 'A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_13 = alloca i64 1" [top.cpp:89]   --->   Operation 40 'alloca' 'A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_14 = alloca i64 1" [top.cpp:89]   --->   Operation 41 'alloca' 'A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_15 = alloca i64 1" [top.cpp:89]   --->   Operation 42 'alloca' 'A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_16 = alloca i64 1" [top.cpp:89]   --->   Operation 43 'alloca' 'A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_17 = alloca i64 1" [top.cpp:89]   --->   Operation 44 'alloca' 'A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_18 = alloca i64 1" [top.cpp:89]   --->   Operation 45 'alloca' 'A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_19 = alloca i64 1" [top.cpp:89]   --->   Operation 46 'alloca' 'A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_20 = alloca i64 1" [top.cpp:89]   --->   Operation 47 'alloca' 'A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_21 = alloca i64 1" [top.cpp:89]   --->   Operation 48 'alloca' 'A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_22 = alloca i64 1" [top.cpp:89]   --->   Operation 49 'alloca' 'A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_23 = alloca i64 1" [top.cpp:89]   --->   Operation 50 'alloca' 'A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_24 = alloca i64 1" [top.cpp:89]   --->   Operation 51 'alloca' 'A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_25 = alloca i64 1" [top.cpp:89]   --->   Operation 52 'alloca' 'A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_26 = alloca i64 1" [top.cpp:89]   --->   Operation 53 'alloca' 'A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_27 = alloca i64 1" [top.cpp:89]   --->   Operation 54 'alloca' 'A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_28 = alloca i64 1" [top.cpp:89]   --->   Operation 55 'alloca' 'A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_29 = alloca i64 1" [top.cpp:89]   --->   Operation 56 'alloca' 'A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_30 = alloca i64 1" [top.cpp:89]   --->   Operation 57 'alloca' 'A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%A_31 = alloca i64 1" [top.cpp:89]   --->   Operation 58 'alloca' 'A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_32 = alloca i64 1" [top.cpp:89]   --->   Operation 59 'alloca' 'A_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%A_33 = alloca i64 1" [top.cpp:89]   --->   Operation 60 'alloca' 'A_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_34 = alloca i64 1" [top.cpp:89]   --->   Operation 61 'alloca' 'A_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%A_35 = alloca i64 1" [top.cpp:89]   --->   Operation 62 'alloca' 'A_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_36 = alloca i64 1" [top.cpp:89]   --->   Operation 63 'alloca' 'A_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_37 = alloca i64 1" [top.cpp:89]   --->   Operation 64 'alloca' 'A_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_38 = alloca i64 1" [top.cpp:89]   --->   Operation 65 'alloca' 'A_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_39 = alloca i64 1" [top.cpp:89]   --->   Operation 66 'alloca' 'A_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_40 = alloca i64 1" [top.cpp:89]   --->   Operation 67 'alloca' 'A_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_41 = alloca i64 1" [top.cpp:89]   --->   Operation 68 'alloca' 'A_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_42 = alloca i64 1" [top.cpp:89]   --->   Operation 69 'alloca' 'A_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_43 = alloca i64 1" [top.cpp:89]   --->   Operation 70 'alloca' 'A_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A_44 = alloca i64 1" [top.cpp:89]   --->   Operation 71 'alloca' 'A_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_45 = alloca i64 1" [top.cpp:89]   --->   Operation 72 'alloca' 'A_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%A_46 = alloca i64 1" [top.cpp:89]   --->   Operation 73 'alloca' 'A_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_47 = alloca i64 1" [top.cpp:89]   --->   Operation 74 'alloca' 'A_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_48 = alloca i64 1" [top.cpp:89]   --->   Operation 75 'alloca' 'A_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_49 = alloca i64 1" [top.cpp:89]   --->   Operation 76 'alloca' 'A_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_50 = alloca i64 1" [top.cpp:89]   --->   Operation 77 'alloca' 'A_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_51 = alloca i64 1" [top.cpp:89]   --->   Operation 78 'alloca' 'A_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_52 = alloca i64 1" [top.cpp:89]   --->   Operation 79 'alloca' 'A_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_53 = alloca i64 1" [top.cpp:89]   --->   Operation 80 'alloca' 'A_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_54 = alloca i64 1" [top.cpp:89]   --->   Operation 81 'alloca' 'A_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_55 = alloca i64 1" [top.cpp:89]   --->   Operation 82 'alloca' 'A_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%A_56 = alloca i64 1" [top.cpp:89]   --->   Operation 83 'alloca' 'A_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%A_57 = alloca i64 1" [top.cpp:89]   --->   Operation 84 'alloca' 'A_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_58 = alloca i64 1" [top.cpp:89]   --->   Operation 85 'alloca' 'A_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_59 = alloca i64 1" [top.cpp:89]   --->   Operation 86 'alloca' 'A_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_60 = alloca i64 1" [top.cpp:89]   --->   Operation 87 'alloca' 'A_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_61 = alloca i64 1" [top.cpp:89]   --->   Operation 88 'alloca' 'A_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_62 = alloca i64 1" [top.cpp:89]   --->   Operation 89 'alloca' 'A_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%A_63 = alloca i64 1" [top.cpp:89]   --->   Operation 90 'alloca' 'A_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_64 = alloca i64 1" [top.cpp:89]   --->   Operation 91 'alloca' 'A_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%C_1 = alloca i64 1" [top.cpp:90]   --->   Operation 92 'alloca' 'C_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%C_2 = alloca i64 1" [top.cpp:90]   --->   Operation 93 'alloca' 'C_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%C_3 = alloca i64 1" [top.cpp:90]   --->   Operation 94 'alloca' 'C_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%C_4 = alloca i64 1" [top.cpp:90]   --->   Operation 95 'alloca' 'C_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%C_5 = alloca i64 1" [top.cpp:90]   --->   Operation 96 'alloca' 'C_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%C_6 = alloca i64 1" [top.cpp:90]   --->   Operation 97 'alloca' 'C_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%C_7 = alloca i64 1" [top.cpp:90]   --->   Operation 98 'alloca' 'C_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%C_8 = alloca i64 1" [top.cpp:90]   --->   Operation 99 'alloca' 'C_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%C_9 = alloca i64 1" [top.cpp:90]   --->   Operation 100 'alloca' 'C_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%C_10 = alloca i64 1" [top.cpp:90]   --->   Operation 101 'alloca' 'C_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%C_11 = alloca i64 1" [top.cpp:90]   --->   Operation 102 'alloca' 'C_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%C_12 = alloca i64 1" [top.cpp:90]   --->   Operation 103 'alloca' 'C_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%C_13 = alloca i64 1" [top.cpp:90]   --->   Operation 104 'alloca' 'C_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%C_14 = alloca i64 1" [top.cpp:90]   --->   Operation 105 'alloca' 'C_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%C_15 = alloca i64 1" [top.cpp:90]   --->   Operation 106 'alloca' 'C_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%C_16 = alloca i64 1" [top.cpp:90]   --->   Operation 107 'alloca' 'C_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%C_17 = alloca i64 1" [top.cpp:90]   --->   Operation 108 'alloca' 'C_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%C_18 = alloca i64 1" [top.cpp:90]   --->   Operation 109 'alloca' 'C_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%C_19 = alloca i64 1" [top.cpp:90]   --->   Operation 110 'alloca' 'C_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%C_20 = alloca i64 1" [top.cpp:90]   --->   Operation 111 'alloca' 'C_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%C_21 = alloca i64 1" [top.cpp:90]   --->   Operation 112 'alloca' 'C_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%C_22 = alloca i64 1" [top.cpp:90]   --->   Operation 113 'alloca' 'C_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%C_23 = alloca i64 1" [top.cpp:90]   --->   Operation 114 'alloca' 'C_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%C_24 = alloca i64 1" [top.cpp:90]   --->   Operation 115 'alloca' 'C_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%C_25 = alloca i64 1" [top.cpp:90]   --->   Operation 116 'alloca' 'C_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%C_26 = alloca i64 1" [top.cpp:90]   --->   Operation 117 'alloca' 'C_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%C_27 = alloca i64 1" [top.cpp:90]   --->   Operation 118 'alloca' 'C_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%C_28 = alloca i64 1" [top.cpp:90]   --->   Operation 119 'alloca' 'C_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%C_29 = alloca i64 1" [top.cpp:90]   --->   Operation 120 'alloca' 'C_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%C_30 = alloca i64 1" [top.cpp:90]   --->   Operation 121 'alloca' 'C_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%C_31 = alloca i64 1" [top.cpp:90]   --->   Operation 122 'alloca' 'C_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%C_32 = alloca i64 1" [top.cpp:90]   --->   Operation 123 'alloca' 'C_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%C_33 = alloca i64 1" [top.cpp:90]   --->   Operation 124 'alloca' 'C_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%C_34 = alloca i64 1" [top.cpp:90]   --->   Operation 125 'alloca' 'C_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%C_35 = alloca i64 1" [top.cpp:90]   --->   Operation 126 'alloca' 'C_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%C_36 = alloca i64 1" [top.cpp:90]   --->   Operation 127 'alloca' 'C_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%C_37 = alloca i64 1" [top.cpp:90]   --->   Operation 128 'alloca' 'C_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%C_38 = alloca i64 1" [top.cpp:90]   --->   Operation 129 'alloca' 'C_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%C_39 = alloca i64 1" [top.cpp:90]   --->   Operation 130 'alloca' 'C_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%C_40 = alloca i64 1" [top.cpp:90]   --->   Operation 131 'alloca' 'C_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%C_41 = alloca i64 1" [top.cpp:90]   --->   Operation 132 'alloca' 'C_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%C_42 = alloca i64 1" [top.cpp:90]   --->   Operation 133 'alloca' 'C_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%C_43 = alloca i64 1" [top.cpp:90]   --->   Operation 134 'alloca' 'C_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%C_44 = alloca i64 1" [top.cpp:90]   --->   Operation 135 'alloca' 'C_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%C_45 = alloca i64 1" [top.cpp:90]   --->   Operation 136 'alloca' 'C_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%C_46 = alloca i64 1" [top.cpp:90]   --->   Operation 137 'alloca' 'C_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%C_47 = alloca i64 1" [top.cpp:90]   --->   Operation 138 'alloca' 'C_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%C_48 = alloca i64 1" [top.cpp:90]   --->   Operation 139 'alloca' 'C_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%C_49 = alloca i64 1" [top.cpp:90]   --->   Operation 140 'alloca' 'C_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%C_50 = alloca i64 1" [top.cpp:90]   --->   Operation 141 'alloca' 'C_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%C_51 = alloca i64 1" [top.cpp:90]   --->   Operation 142 'alloca' 'C_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%C_52 = alloca i64 1" [top.cpp:90]   --->   Operation 143 'alloca' 'C_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%C_53 = alloca i64 1" [top.cpp:90]   --->   Operation 144 'alloca' 'C_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%C_54 = alloca i64 1" [top.cpp:90]   --->   Operation 145 'alloca' 'C_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%C_55 = alloca i64 1" [top.cpp:90]   --->   Operation 146 'alloca' 'C_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%C_56 = alloca i64 1" [top.cpp:90]   --->   Operation 147 'alloca' 'C_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%C_57 = alloca i64 1" [top.cpp:90]   --->   Operation 148 'alloca' 'C_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%C_58 = alloca i64 1" [top.cpp:90]   --->   Operation 149 'alloca' 'C_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%C_59 = alloca i64 1" [top.cpp:90]   --->   Operation 150 'alloca' 'C_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%C_60 = alloca i64 1" [top.cpp:90]   --->   Operation 151 'alloca' 'C_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%C_61 = alloca i64 1" [top.cpp:90]   --->   Operation 152 'alloca' 'C_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%C_62 = alloca i64 1" [top.cpp:90]   --->   Operation 153 'alloca' 'C_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%C_63 = alloca i64 1" [top.cpp:90]   --->   Operation 154 'alloca' 'C_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%C_64 = alloca i64 1" [top.cpp:90]   --->   Operation 155 'alloca' 'C_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = alloca i64 1" [top.cpp:91]   --->   Operation 156 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:91]   --->   Operation 157 'alloca' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:91]   --->   Operation 158 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:91]   --->   Operation 159 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:91]   --->   Operation 160 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:91]   --->   Operation 161 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:91]   --->   Operation 162 'alloca' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:91]   --->   Operation 163 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:91]   --->   Operation 164 'alloca' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:91]   --->   Operation 165 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:91]   --->   Operation 166 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:91]   --->   Operation 167 'alloca' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:91]   --->   Operation 168 'alloca' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:91]   --->   Operation 169 'alloca' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:91]   --->   Operation 170 'alloca' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:91]   --->   Operation 171 'alloca' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:91]   --->   Operation 172 'alloca' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:91]   --->   Operation 173 'alloca' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:91]   --->   Operation 174 'alloca' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:91]   --->   Operation 175 'alloca' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:91]   --->   Operation 176 'alloca' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:91]   --->   Operation 177 'alloca' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:91]   --->   Operation 178 'alloca' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:91]   --->   Operation 179 'alloca' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:91]   --->   Operation 180 'alloca' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:91]   --->   Operation 181 'alloca' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:91]   --->   Operation 182 'alloca' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:91]   --->   Operation 183 'alloca' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:91]   --->   Operation 184 'alloca' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:91]   --->   Operation 185 'alloca' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:91]   --->   Operation 186 'alloca' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:91]   --->   Operation 187 'alloca' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_32 = alloca i64 1" [top.cpp:91]   --->   Operation 188 'alloca' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_33 = alloca i64 1" [top.cpp:91]   --->   Operation 189 'alloca' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_34 = alloca i64 1" [top.cpp:91]   --->   Operation 190 'alloca' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_35 = alloca i64 1" [top.cpp:91]   --->   Operation 191 'alloca' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_36 = alloca i64 1" [top.cpp:91]   --->   Operation 192 'alloca' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_37 = alloca i64 1" [top.cpp:91]   --->   Operation 193 'alloca' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_38 = alloca i64 1" [top.cpp:91]   --->   Operation 194 'alloca' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_39 = alloca i64 1" [top.cpp:91]   --->   Operation 195 'alloca' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_40 = alloca i64 1" [top.cpp:91]   --->   Operation 196 'alloca' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_41 = alloca i64 1" [top.cpp:91]   --->   Operation 197 'alloca' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_42 = alloca i64 1" [top.cpp:91]   --->   Operation 198 'alloca' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_43 = alloca i64 1" [top.cpp:91]   --->   Operation 199 'alloca' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_44 = alloca i64 1" [top.cpp:91]   --->   Operation 200 'alloca' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_45 = alloca i64 1" [top.cpp:91]   --->   Operation 201 'alloca' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_46 = alloca i64 1" [top.cpp:91]   --->   Operation 202 'alloca' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_47 = alloca i64 1" [top.cpp:91]   --->   Operation 203 'alloca' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_48 = alloca i64 1" [top.cpp:91]   --->   Operation 204 'alloca' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_49 = alloca i64 1" [top.cpp:91]   --->   Operation 205 'alloca' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_50 = alloca i64 1" [top.cpp:91]   --->   Operation 206 'alloca' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_51 = alloca i64 1" [top.cpp:91]   --->   Operation 207 'alloca' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_52 = alloca i64 1" [top.cpp:91]   --->   Operation 208 'alloca' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_53 = alloca i64 1" [top.cpp:91]   --->   Operation 209 'alloca' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_54 = alloca i64 1" [top.cpp:91]   --->   Operation 210 'alloca' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_55 = alloca i64 1" [top.cpp:91]   --->   Operation 211 'alloca' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_56 = alloca i64 1" [top.cpp:91]   --->   Operation 212 'alloca' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_57 = alloca i64 1" [top.cpp:91]   --->   Operation 213 'alloca' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_58 = alloca i64 1" [top.cpp:91]   --->   Operation 214 'alloca' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_59 = alloca i64 1" [top.cpp:91]   --->   Operation 215 'alloca' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_60 = alloca i64 1" [top.cpp:91]   --->   Operation 216 'alloca' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_61 = alloca i64 1" [top.cpp:91]   --->   Operation 217 'alloca' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_62 = alloca i64 1" [top.cpp:91]   --->   Operation 218 'alloca' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_63 = alloca i64 1" [top.cpp:91]   --->   Operation 219 'alloca' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%col_sums = alloca i64 1" [top.cpp:92]   --->   Operation 220 'alloca' 'col_sums' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%col_sums_1 = alloca i64 1" [top.cpp:92]   --->   Operation 221 'alloca' 'col_sums_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%col_sums_2 = alloca i64 1" [top.cpp:92]   --->   Operation 222 'alloca' 'col_sums_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%col_sums_3 = alloca i64 1" [top.cpp:92]   --->   Operation 223 'alloca' 'col_sums_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%col_sums_4 = alloca i64 1" [top.cpp:92]   --->   Operation 224 'alloca' 'col_sums_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%col_sums_5 = alloca i64 1" [top.cpp:92]   --->   Operation 225 'alloca' 'col_sums_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%col_sums_6 = alloca i64 1" [top.cpp:92]   --->   Operation 226 'alloca' 'col_sums_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%col_sums_7 = alloca i64 1" [top.cpp:92]   --->   Operation 227 'alloca' 'col_sums_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%col_sums_8 = alloca i64 1" [top.cpp:92]   --->   Operation 228 'alloca' 'col_sums_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%col_sums_9 = alloca i64 1" [top.cpp:92]   --->   Operation 229 'alloca' 'col_sums_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%col_sums_10 = alloca i64 1" [top.cpp:92]   --->   Operation 230 'alloca' 'col_sums_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%col_sums_11 = alloca i64 1" [top.cpp:92]   --->   Operation 231 'alloca' 'col_sums_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%col_sums_12 = alloca i64 1" [top.cpp:92]   --->   Operation 232 'alloca' 'col_sums_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%col_sums_13 = alloca i64 1" [top.cpp:92]   --->   Operation 233 'alloca' 'col_sums_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%col_sums_14 = alloca i64 1" [top.cpp:92]   --->   Operation 234 'alloca' 'col_sums_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%col_sums_15 = alloca i64 1" [top.cpp:92]   --->   Operation 235 'alloca' 'col_sums_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 236 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_103_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 237 [1/1] (0.48ns)   --->   "%store_ln148 = store i7 0, i7 %j_5" [top.cpp:148]   --->   Operation 237 'store' 'store_ln148' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 238 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 238 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 239 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 239 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 240 [1/2] (1.87ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_103_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 240 'call' 'call_ln0' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:109]   --->   Operation 241 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i62 %trunc_ln" [top.cpp:109]   --->   Operation 242 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln109" [top.cpp:109]   --->   Operation 243 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 244 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 245 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 245 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 246 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 246 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 247 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 247 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 248 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 248 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 249 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 249 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 250 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 250 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 251 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:109]   --->   Operation 251 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 252 [2/2] (0.00ns)   --->   "%call_ln109 = call void @top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64" [top.cpp:109]   --->   Operation 252 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln109 = call void @top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64" [top.cpp:109]   --->   Operation 253 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_117_4, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63"   --->   Operation 254 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_117_4, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63"   --->   Operation 255 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 256 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 256 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%spectopmodule_ln82 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [top.cpp:82]   --->   Operation 257 'spectopmodule' 'spectopmodule_ln82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 267 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln148 = br void %land.end49.i.i.i" [top.cpp:148]   --->   Operation 268 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%j = load i7 %j_5" [top.cpp:148]   --->   Operation 269 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [top.cpp:148]   --->   Operation 270 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_832, void %land.end49.i.i.i.split, void %VITIS_LOOP_160_11" [top.cpp:148]   --->   Operation 271 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i7 %j" [top.cpp:148]   --->   Operation 272 'trunc' 'trunc_ln148' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j, i32 4, i32 5" [top.cpp:148]   --->   Operation 273 'partselect' 'lshr_ln7' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i2 %lshr_ln7" [top.cpp:148]   --->   Operation 274 'zext' 'zext_ln148' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 275 'getelementptr' 'col_sums_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 276 'getelementptr' 'col_sums_4_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 277 'getelementptr' 'col_sums_8_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 278 'getelementptr' 'col_sums_12_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 279 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:150]   --->   Operation 279 'load' 'col_sums_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 280 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:150]   --->   Operation 280 'load' 'col_sums_4_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 281 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:150]   --->   Operation 281 'load' 'col_sums_8_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 282 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:150]   --->   Operation 282 'load' 'col_sums_12_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 283 'getelementptr' 'col_sums_1_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 284 'getelementptr' 'col_sums_5_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 285 'getelementptr' 'col_sums_9_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 286 'getelementptr' 'col_sums_13_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 287 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:150]   --->   Operation 287 'load' 'col_sums_1_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 288 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:150]   --->   Operation 288 'load' 'col_sums_5_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 289 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:150]   --->   Operation 289 'load' 'col_sums_9_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 290 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:150]   --->   Operation 290 'load' 'col_sums_13_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 291 'getelementptr' 'col_sums_2_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 292 'getelementptr' 'col_sums_6_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 293 'getelementptr' 'col_sums_10_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 294 'getelementptr' 'col_sums_14_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 295 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:150]   --->   Operation 295 'load' 'col_sums_2_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 296 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:150]   --->   Operation 296 'load' 'col_sums_6_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 297 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:150]   --->   Operation 297 'load' 'col_sums_10_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 298 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:150]   --->   Operation 298 'load' 'col_sums_14_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 299 'getelementptr' 'col_sums_3_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 300 'getelementptr' 'col_sums_7_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 301 'getelementptr' 'col_sums_11_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln148" [top.cpp:150]   --->   Operation 302 'getelementptr' 'col_sums_15_addr' <Predicate = (!tmp_832)> <Delay = 0.00>
ST_17 : Operation 303 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:150]   --->   Operation 303 'load' 'col_sums_3_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 304 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:150]   --->   Operation 304 'load' 'col_sums_7_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 305 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:150]   --->   Operation 305 'load' 'col_sums_11_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 306 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:150]   --->   Operation 306 'load' 'col_sums_15_load' <Predicate = (!tmp_832)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 307 [1/1] (0.89ns)   --->   "%add_ln148 = add i7 %j, i7 4" [top.cpp:148]   --->   Operation 307 'add' 'add_ln148' <Predicate = (!tmp_832)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.48ns)   --->   "%store_ln148 = store i7 %add_ln148, i7 %j_5" [top.cpp:148]   --->   Operation 308 'store' 'store_ln148' <Predicate = (!tmp_832)> <Delay = 0.48>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:160]   --->   Operation 309 'partselect' 'trunc_ln4' <Predicate = (tmp_832)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i62 %trunc_ln4" [top.cpp:160]   --->   Operation 310 'sext' 'sext_ln160' <Predicate = (tmp_832)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln160" [top.cpp:160]   --->   Operation 311 'getelementptr' 'C_addr' <Predicate = (tmp_832)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:160]   --->   Operation 312 'writereq' 'empty_34' <Predicate = (tmp_832)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.41>
ST_18 : Operation 313 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:150]   --->   Operation 313 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 314 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:150]   --->   Operation 314 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 315 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:150]   --->   Operation 315 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 316 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:150]   --->   Operation 316 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 317 [1/1] (0.60ns)   --->   "%tmp_146 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i4, i4 0, i24 %col_sums_load, i4 4, i24 %col_sums_4_load, i4 8, i24 %col_sums_8_load, i4 12, i24 %col_sums_12_load, i24 0, i4 %trunc_ln148" [top.cpp:150]   --->   Operation 317 'sparsemux' 'tmp_146' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_146, i14 0" [top.cpp:150]   --->   Operation 318 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_146, i32 23" [top.cpp:150]   --->   Operation 319 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (1.22ns)   --->   "%sub_ln150 = sub i38 0, i38 %shl_ln1" [top.cpp:150]   --->   Operation 320 'sub' 'sub_ln150' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln150, i32 22, i32 37" [top.cpp:150]   --->   Operation 321 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i16 %tmp_s" [top.cpp:150]   --->   Operation 322 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (1.01ns)   --->   "%sub_ln150_1 = sub i17 0, i17 %zext_ln150" [top.cpp:150]   --->   Operation 323 'sub' 'sub_ln150_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_146, i32 8, i32 23" [top.cpp:150]   --->   Operation 324 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i16 %tmp_441" [top.cpp:150]   --->   Operation 325 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_833, i17 %sub_ln150_1, i17 %zext_ln150_1" [top.cpp:150]   --->   Operation 326 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 327 [2/2] (1.35ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_10, i2 %lshr_ln7, i24 %C_1, i24 %C_5, i24 %C_9, i24 %C_13, i24 %C_17, i24 %C_21, i24 %C_25, i24 %C_29, i24 %C_33, i24 %C_37, i24 %C_41, i24 %C_45, i24 %C_49, i24 %C_53, i24 %C_57, i24 %C_61, i24 %tmp, i24 %tmp_4, i24 %tmp_8, i24 %tmp_12, i24 %tmp_16, i24 %tmp_20, i24 %tmp_24, i24 %tmp_28, i24 %tmp_32, i24 %tmp_36, i24 %tmp_40, i24 %tmp_44, i24 %tmp_48, i24 %tmp_52, i24 %tmp_56, i24 %tmp_60, i4 %trunc_ln148, i17 %scale" [top.cpp:148]   --->   Operation 327 'call' 'call_ln148' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 328 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:150]   --->   Operation 328 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 329 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:150]   --->   Operation 329 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 330 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:150]   --->   Operation 330 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 331 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:150]   --->   Operation 331 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 332 [1/1] (0.60ns)   --->   "%tmp_360 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i4, i4 0, i24 %col_sums_1_load, i4 4, i24 %col_sums_5_load, i4 8, i24 %col_sums_9_load, i4 12, i24 %col_sums_13_load, i24 0, i4 %trunc_ln148" [top.cpp:150]   --->   Operation 332 'sparsemux' 'tmp_360' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln150_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_360, i14 0" [top.cpp:150]   --->   Operation 333 'bitconcatenate' 'shl_ln150_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_360, i32 23" [top.cpp:150]   --->   Operation 334 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 335 [1/1] (1.22ns)   --->   "%sub_ln150_2 = sub i38 0, i38 %shl_ln150_1" [top.cpp:150]   --->   Operation 335 'sub' 'sub_ln150_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln150_2, i32 22, i32 37" [top.cpp:150]   --->   Operation 336 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i16 %tmp_442" [top.cpp:150]   --->   Operation 337 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (1.01ns)   --->   "%sub_ln150_3 = sub i17 0, i17 %zext_ln150_2" [top.cpp:150]   --->   Operation 338 'sub' 'sub_ln150_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_360, i32 8, i32 23" [top.cpp:150]   --->   Operation 339 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i16 %tmp_443" [top.cpp:150]   --->   Operation 340 'zext' 'zext_ln150_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.42ns)   --->   "%scale_1 = select i1 %tmp_834, i17 %sub_ln150_3, i17 %zext_ln150_3" [top.cpp:150]   --->   Operation 341 'select' 'scale_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 342 [2/2] (1.35ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_107, i2 %lshr_ln7, i24 %C_2, i24 %C_6, i24 %C_10, i24 %C_14, i24 %C_18, i24 %C_22, i24 %C_26, i24 %C_30, i24 %C_34, i24 %C_38, i24 %C_42, i24 %C_46, i24 %C_50, i24 %C_54, i24 %C_58, i24 %C_62, i24 %tmp_1, i24 %tmp_5, i24 %tmp_9, i24 %tmp_13, i24 %tmp_17, i24 %tmp_21, i24 %tmp_25, i24 %tmp_29, i24 %tmp_33, i24 %tmp_37, i24 %tmp_41, i24 %tmp_45, i24 %tmp_49, i24 %tmp_53, i24 %tmp_57, i24 %tmp_61, i4 %trunc_ln148, i17 %scale_1" [top.cpp:148]   --->   Operation 342 'call' 'call_ln148' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 343 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:150]   --->   Operation 343 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 344 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:150]   --->   Operation 344 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 345 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:150]   --->   Operation 345 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 346 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:150]   --->   Operation 346 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 347 [1/1] (0.60ns)   --->   "%tmp_444 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i4, i4 0, i24 %col_sums_2_load, i4 4, i24 %col_sums_6_load, i4 8, i24 %col_sums_10_load, i4 12, i24 %col_sums_14_load, i24 0, i4 %trunc_ln148" [top.cpp:150]   --->   Operation 347 'sparsemux' 'tmp_444' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln150_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_444, i14 0" [top.cpp:150]   --->   Operation 348 'bitconcatenate' 'shl_ln150_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_444, i32 23" [top.cpp:150]   --->   Operation 349 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (1.22ns)   --->   "%sub_ln150_4 = sub i38 0, i38 %shl_ln150_2" [top.cpp:150]   --->   Operation 350 'sub' 'sub_ln150_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln150_4, i32 22, i32 37" [top.cpp:150]   --->   Operation 351 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln150_4 = zext i16 %tmp_445" [top.cpp:150]   --->   Operation 352 'zext' 'zext_ln150_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (1.01ns)   --->   "%sub_ln150_5 = sub i17 0, i17 %zext_ln150_4" [top.cpp:150]   --->   Operation 353 'sub' 'sub_ln150_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_444, i32 8, i32 23" [top.cpp:150]   --->   Operation 354 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln150_5 = zext i16 %tmp_446" [top.cpp:150]   --->   Operation 355 'zext' 'zext_ln150_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.42ns)   --->   "%scale_2 = select i1 %tmp_835, i17 %sub_ln150_5, i17 %zext_ln150_5" [top.cpp:150]   --->   Operation 356 'select' 'scale_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 357 [2/2] (1.35ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_108, i2 %lshr_ln7, i24 %C_3, i24 %C_7, i24 %C_11, i24 %C_15, i24 %C_19, i24 %C_23, i24 %C_27, i24 %C_31, i24 %C_35, i24 %C_39, i24 %C_43, i24 %C_47, i24 %C_51, i24 %C_55, i24 %C_59, i24 %C_63, i24 %tmp_2, i24 %tmp_6, i24 %tmp_10, i24 %tmp_14, i24 %tmp_18, i24 %tmp_22, i24 %tmp_26, i24 %tmp_30, i24 %tmp_34, i24 %tmp_38, i24 %tmp_42, i24 %tmp_46, i24 %tmp_50, i24 %tmp_54, i24 %tmp_58, i24 %tmp_62, i4 %trunc_ln148, i17 %scale_2" [top.cpp:148]   --->   Operation 357 'call' 'call_ln148' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 358 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:150]   --->   Operation 358 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 359 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:150]   --->   Operation 359 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 360 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:150]   --->   Operation 360 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 361 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:150]   --->   Operation 361 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 362 [1/1] (0.60ns)   --->   "%tmp_447 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i4, i4 0, i24 %col_sums_3_load, i4 4, i24 %col_sums_7_load, i4 8, i24 %col_sums_11_load, i4 12, i24 %col_sums_15_load, i24 0, i4 %trunc_ln148" [top.cpp:150]   --->   Operation 362 'sparsemux' 'tmp_447' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln150_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_447, i14 0" [top.cpp:150]   --->   Operation 363 'bitconcatenate' 'shl_ln150_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_447, i32 23" [top.cpp:150]   --->   Operation 364 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (1.22ns)   --->   "%sub_ln150_6 = sub i38 0, i38 %shl_ln150_3" [top.cpp:150]   --->   Operation 365 'sub' 'sub_ln150_6' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln150_6, i32 22, i32 37" [top.cpp:150]   --->   Operation 366 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln150_6 = zext i16 %tmp_448" [top.cpp:150]   --->   Operation 367 'zext' 'zext_ln150_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [1/1] (1.01ns)   --->   "%sub_ln150_7 = sub i17 0, i17 %zext_ln150_6" [top.cpp:150]   --->   Operation 368 'sub' 'sub_ln150_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_447, i32 8, i32 23" [top.cpp:150]   --->   Operation 369 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln150_7 = zext i16 %tmp_449" [top.cpp:150]   --->   Operation 370 'zext' 'zext_ln150_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.42ns)   --->   "%scale_3 = select i1 %tmp_836, i17 %sub_ln150_7, i17 %zext_ln150_7" [top.cpp:150]   --->   Operation 371 'select' 'scale_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 372 [2/2] (1.35ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_109, i2 %lshr_ln7, i24 %C_4, i24 %C_8, i24 %C_12, i24 %C_16, i24 %C_20, i24 %C_24, i24 %C_28, i24 %C_32, i24 %C_36, i24 %C_40, i24 %C_44, i24 %C_48, i24 %C_52, i24 %C_56, i24 %C_60, i24 %C_64, i24 %tmp_3, i24 %tmp_7, i24 %tmp_11, i24 %tmp_15, i24 %tmp_19, i24 %tmp_23, i24 %tmp_27, i24 %tmp_31, i24 %tmp_35, i24 %tmp_39, i24 %tmp_43, i24 %tmp_47, i24 %tmp_51, i24 %tmp_55, i24 %tmp_59, i24 %tmp_63, i4 %trunc_ln148, i17 %scale_3" [top.cpp:148]   --->   Operation 372 'call' 'call_ln148' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [top.cpp:148]   --->   Operation 373 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:148]   --->   Operation 374 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/2] (0.00ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_10, i2 %lshr_ln7, i24 %C_1, i24 %C_5, i24 %C_9, i24 %C_13, i24 %C_17, i24 %C_21, i24 %C_25, i24 %C_29, i24 %C_33, i24 %C_37, i24 %C_41, i24 %C_45, i24 %C_49, i24 %C_53, i24 %C_57, i24 %C_61, i24 %tmp, i24 %tmp_4, i24 %tmp_8, i24 %tmp_12, i24 %tmp_16, i24 %tmp_20, i24 %tmp_24, i24 %tmp_28, i24 %tmp_32, i24 %tmp_36, i24 %tmp_40, i24 %tmp_44, i24 %tmp_48, i24 %tmp_52, i24 %tmp_56, i24 %tmp_60, i4 %trunc_ln148, i17 %scale" [top.cpp:148]   --->   Operation 375 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 376 [1/2] (0.00ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_107, i2 %lshr_ln7, i24 %C_2, i24 %C_6, i24 %C_10, i24 %C_14, i24 %C_18, i24 %C_22, i24 %C_26, i24 %C_30, i24 %C_34, i24 %C_38, i24 %C_42, i24 %C_46, i24 %C_50, i24 %C_54, i24 %C_58, i24 %C_62, i24 %tmp_1, i24 %tmp_5, i24 %tmp_9, i24 %tmp_13, i24 %tmp_17, i24 %tmp_21, i24 %tmp_25, i24 %tmp_29, i24 %tmp_33, i24 %tmp_37, i24 %tmp_41, i24 %tmp_45, i24 %tmp_49, i24 %tmp_53, i24 %tmp_57, i24 %tmp_61, i4 %trunc_ln148, i17 %scale_1" [top.cpp:148]   --->   Operation 376 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_108, i2 %lshr_ln7, i24 %C_3, i24 %C_7, i24 %C_11, i24 %C_15, i24 %C_19, i24 %C_23, i24 %C_27, i24 %C_31, i24 %C_35, i24 %C_39, i24 %C_43, i24 %C_47, i24 %C_51, i24 %C_55, i24 %C_59, i24 %C_63, i24 %tmp_2, i24 %tmp_6, i24 %tmp_10, i24 %tmp_14, i24 %tmp_18, i24 %tmp_22, i24 %tmp_26, i24 %tmp_30, i24 %tmp_34, i24 %tmp_38, i24 %tmp_42, i24 %tmp_46, i24 %tmp_50, i24 %tmp_54, i24 %tmp_58, i24 %tmp_62, i4 %trunc_ln148, i17 %scale_2" [top.cpp:148]   --->   Operation 377 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 378 [1/2] (0.00ns)   --->   "%call_ln148 = call void @top_kernel_Pipeline_VITIS_LOOP_152_109, i2 %lshr_ln7, i24 %C_4, i24 %C_8, i24 %C_12, i24 %C_16, i24 %C_20, i24 %C_24, i24 %C_28, i24 %C_32, i24 %C_36, i24 %C_40, i24 %C_44, i24 %C_48, i24 %C_52, i24 %C_56, i24 %C_60, i24 %C_64, i24 %tmp_3, i24 %tmp_7, i24 %tmp_11, i24 %tmp_15, i24 %tmp_19, i24 %tmp_23, i24 %tmp_27, i24 %tmp_31, i24 %tmp_35, i24 %tmp_39, i24 %tmp_43, i24 %tmp_47, i24 %tmp_51, i24 %tmp_55, i24 %tmp_59, i24 %tmp_63, i4 %trunc_ln148, i17 %scale_3" [top.cpp:148]   --->   Operation 378 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln148 = br void %land.end49.i.i.i" [top.cpp:148]   --->   Operation 379 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 380 [2/2] (0.00ns)   --->   "%call_ln160 = call void @top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32, i24 %C_33, i24 %C_34, i24 %C_35, i24 %C_36, i24 %C_37, i24 %C_38, i24 %C_39, i24 %C_40, i24 %C_41, i24 %C_42, i24 %C_43, i24 %C_44, i24 %C_45, i24 %C_46, i24 %C_47, i24 %C_48, i24 %C_49, i24 %C_50, i24 %C_51, i24 %C_52, i24 %C_53, i24 %C_54, i24 %C_55, i24 %C_56, i24 %C_57, i24 %C_58, i24 %C_59, i24 %C_60, i24 %C_61, i24 %C_62, i24 %C_63, i24 %C_64" [top.cpp:160]   --->   Operation 380 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 381 [1/2] (0.00ns)   --->   "%call_ln160 = call void @top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32, i24 %C_33, i24 %C_34, i24 %C_35, i24 %C_36, i24 %C_37, i24 %C_38, i24 %C_39, i24 %C_40, i24 %C_41, i24 %C_42, i24 %C_43, i24 %C_44, i24 %C_45, i24 %C_46, i24 %C_47, i24 %C_48, i24 %C_49, i24 %C_50, i24 %C_51, i24 %C_52, i24 %C_53, i24 %C_54, i24 %C_55, i24 %C_56, i24 %C_57, i24 %C_58, i24 %C_59, i24 %C_60, i24 %C_61, i24 %C_62, i24 %C_63, i24 %C_64" [top.cpp:160]   --->   Operation 381 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 382 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:166]   --->   Operation 382 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 383 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:166]   --->   Operation 383 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 384 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:166]   --->   Operation 384 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 385 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:166]   --->   Operation 385 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 386 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:166]   --->   Operation 386 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [top.cpp:166]   --->   Operation 387 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 7 bit ('j', top.cpp:148) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', top.cpp:148) of constant 0 on local variable 'j', top.cpp:148 [234]  (0.489 ns)

 <State 2>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'top_kernel_Pipeline_VITIS_LOOP_103_1' [226]  (1.875 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:109) [229]  (0.000 ns)
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:109) on port 'A' (top.cpp:109) [230]  (7.300 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 7.300ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:148) on local variable 'j', top.cpp:148 [237]  (0.000 ns)
	bus request operation ('empty_34', top.cpp:160) on port 'C' (top.cpp:160) [329]  (7.300 ns)

 <State 18>: 5.414ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:150) on array 'col_sums', top.cpp:92 [250]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_146', top.cpp:150) [254]  (0.605 ns)
	'sub' operation 38 bit ('sub_ln150', top.cpp:150) [257]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln150_1', top.cpp:150) [260]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:150) [263]  (0.425 ns)
	'call' operation 0 bit ('call_ln148', top.cpp:148) to 'top_kernel_Pipeline_VITIS_LOOP_152_10' [264]  (1.352 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:166) on port 'C' (top.cpp:166) [331]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:166) on port 'C' (top.cpp:166) [331]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:166) on port 'C' (top.cpp:166) [331]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:166) on port 'C' (top.cpp:166) [331]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:166) on port 'C' (top.cpp:166) [331]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
