verilog xil_defaultlib --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_gpio_split_0_0/sim/top_level_gpio_split_0_0.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv" \

verilog xil_defaultlib --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.v" \
"../../../bd/top_level/ip/top_level_RFSoC_Controller_0_1/sim/top_level_RFSoC_Controller_0_1.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/sim/bd_04f1_lmb_bram_I_0.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/sim/bd_04f1.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/sim/top_level_microblaze_mcs_0_0.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_clk_wiz.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.v" \
"../../../bd/top_level/ip/top_level_util_vector_logic_0_0/sim/top_level_util_vector_logic_0_0.v" \
"../../../bd/top_level/ip/top_level_ila_0_0/sim/top_level_ila_0_0.v" \
"../../../bd/top_level/sim/top_level.v" \

verilog xil_defaultlib "glbl.v"

nosort
