<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="This workshop goes through the software tools typically used when working with the ADALM Pluto board, demonstrating its versatility and showing hands-on exercises to get you up and running quickly." name="description" />

    <title>Just Enough Software and HDL for High-Speed Designs &#8212; System Level Documentation  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/app.min.css?v=22cbc7d3" />
    <script async="async" src="../../_static/app.umd.js?v=46a18818"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Software Defined Instrumentation" href="../workshops_software_defined_instrumentation/index.html" />
    <link rel="prev" title="Customizing ADI Kuiper Linux" href="../workshop_kuiper/index.html" />
   
  
  
  <meta name="repository" content="documentation">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head>
  
    <body>
  
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="../../index.html">
          <div>System Level</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../index.html" class="current">System Level</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div class="header localtoc-header">
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">Just Enough Software and HDL for High-Speed Designs</a><ul>
<li><a class="reference internal" href="#slide-deck-and-booklet">Slide Deck and Booklet</a><ul>
<li><a class="reference internal" href="#prerequisites">Prerequisites</a></li>
<li><a class="reference internal" href="#learning-objectives">Learning Objectives</a></li>
<li><a class="reference internal" href="#analysis-control-and-evaluation-tools">Analysis, control and evaluation tools</a></li>
<li><a class="reference internal" href="#hands-on-exercises">Hands-on exercises</a></li>
</ul>
</li>
<li><a class="reference internal" href="#introduction">Introduction</a><ul>
<li><a class="reference internal" href="#software-defined-radio-sdr">Software Defined Radio (SDR)</a></li>
<li><a class="reference internal" href="#the-industrial-i-o-iio-framework">The Industrial I/O (IIO) Framework</a></li>
<li><a class="reference internal" href="#common-architecture-for-platform-portability">Common Architecture for Platform Portability</a></li>
</ul>
</li>
<li><a class="reference internal" href="#typical-customer-design-flow">Typical Customer Design Flow</a><ul>
<li><a class="reference internal" href="#design-flow-stages">Design Flow Stages</a><ul>
<li><a class="reference internal" href="#research-phase">1. Research Phase</a></li>
<li><a class="reference internal" href="#algorithm-development">2. Algorithm Development</a></li>
<li><a class="reference internal" href="#design-elaboration">3. Design Elaboration</a></li>
<li><a class="reference internal" href="#prototype">4. Prototype</a></li>
<li><a class="reference internal" href="#production">5. Production</a></li>
</ul>
</li>
<li><a class="reference internal" href="#platform-progression-path">Platform Progression Path</a></li>
</ul>
</li>
<li><a class="reference internal" href="#software-in-the-design-in-journey">Software in the Design-in Journey</a><ul>
<li><a class="reference internal" href="#user-personas-and-their-needs">User Personas and Their Needs</a><ul>
<li><a class="reference internal" href="#analog-engineer-evaluation-research">1. Analog Engineer (Evaluation &amp; Research)</a></li>
<li><a class="reference internal" href="#modeling-domain-expert-algorithm-development">2. Modeling/Domain Expert (Algorithm Development)</a></li>
<li><a class="reference internal" href="#embedded-software-engineer-prototyping">3. Embedded Software Engineer (Prototyping)</a></li>
<li><a class="reference internal" href="#embedded-software-digital-hdl-engineers-production">4. Embedded Software &amp; Digital HDL Engineers (Production)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#software-architecture-overview">Software Architecture Overview</a></li>
<li><a class="reference internal" href="#third-party-tool-integration">Third-Party Tool Integration</a></li>
</ul>
</li>
<li><a class="reference internal" href="#evaluation-test-and-analysis">Evaluation, Test and Analysis</a><ul>
<li><a class="reference internal" href="#system-architecture-for-evaluation">System Architecture for Evaluation</a><ul>
<li><a class="reference internal" href="#hardware-stack">Hardware Stack</a></li>
<li><a class="reference internal" href="#software-stack">Software Stack</a></li>
</ul>
</li>
<li><a class="reference internal" href="#evaluation-tools">Evaluation Tools</a><ul>
<li><a class="reference internal" href="#iio-oscilloscope">1. IIO Oscilloscope</a></li>
<li><a class="reference internal" href="#ace-analysis-control-evaluation-software">2. ACE (Analysis | Control | Evaluation) Software</a></li>
<li><a class="reference internal" href="#scopy">3. Scopy</a></li>
<li><a class="reference internal" href="#qiq-receiver">4. qIQ Receiver</a></li>
</ul>
</li>
<li><a class="reference internal" href="#command-line-tools-libiio">Command-Line Tools (libiio)</a><ul>
<li><a class="reference internal" href="#iio-info">iio_info</a></li>
<li><a class="reference internal" href="#iio-attr">iio_attr</a></li>
<li><a class="reference internal" href="#iio-readdev">iio_readdev</a></li>
<li><a class="reference internal" href="#iio-writedev">iio_writedev</a></li>
<li><a class="reference internal" href="#iio-reg">iio_reg</a></li>
</ul>
</li>
<li><a class="reference internal" href="#evaluation-best-practices">Evaluation Best Practices</a></li>
</ul>
</li>
<li><a class="reference internal" href="#algorithmic-development-modeling-and-prototyping">Algorithmic Development, Modeling and Prototyping</a><ul>
<li><a class="reference internal" href="#philosophy-plug-n-play-prototyping">Philosophy: Plug ‘n’ Play Prototyping</a></li>
<li><a class="reference internal" href="#model-based-design-workflow">Model-Based Design Workflow</a><ul>
<li><a class="reference internal" href="#hardware-evaluation">1. Hardware Evaluation</a></li>
<li><a class="reference internal" href="#system-simulation">2. System Simulation</a></li>
<li><a class="reference internal" href="#id1">3. Algorithm Development</a></li>
<li><a class="reference internal" href="#code-generation-and-targeting">4. Code Generation and Targeting</a></li>
</ul>
</li>
<li><a class="reference internal" href="#development-environments-and-tools">Development Environments and Tools</a><ul>
<li><a class="reference internal" href="#matlab-and-simulink">MATLAB and Simulink</a></li>
<li><a class="reference internal" href="#pyadi-iio-python">PyADI-IIO (Python)</a></li>
<li><a class="reference internal" href="#gnu-radio">GNU Radio</a></li>
</ul>
</li>
<li><a class="reference internal" href="#system-architecture-for-development">System Architecture for Development</a></li>
<li><a class="reference internal" href="#hardware-platforms-for-development">Hardware Platforms for Development</a></li>
<li><a class="reference internal" href="#common-development-patterns">Common Development Patterns</a><ul>
<li><a class="reference internal" href="#streaming-data-acquisition">Streaming Data Acquisition</a></li>
<li><a class="reference internal" href="#transmit-and-receive-loopback-testing">Transmit and Receive (Loopback Testing)</a></li>
<li><a class="reference internal" href="#hardware-in-the-loop-hil-testing">Hardware-in-the-Loop (HIL) Testing</a></li>
</ul>
</li>
<li><a class="reference internal" href="#example-complete-sdr-workflow">Example: Complete SDR Workflow</a></li>
<li><a class="reference internal" href="#key-takeaway">Key Takeaway</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-blocks-for-development-and-new-revenue-streams">Building Blocks for Development and New Revenue Streams</a><ul>
<li><a class="reference internal" href="#hardware-building-blocks">Hardware Building Blocks</a><ul>
<li><a class="reference internal" href="#development-platform-architecture">Development Platform Architecture</a></li>
<li><a class="reference internal" href="#rf-application-options-by-bandwidth">RF Application Options by Bandwidth</a></li>
<li><a class="reference internal" href="#fmc-compatible-ecosystem">FMC-Compatible Ecosystem</a></li>
</ul>
</li>
<li><a class="reference internal" href="#software-and-infrastructure-building-blocks">Software and Infrastructure Building Blocks</a><ul>
<li><a class="reference internal" href="#device-level-drivers">1. Device-Level Drivers</a></li>
<li><a class="reference internal" href="#hdl-fpga-reference-designs">2. HDL/FPGA Reference Designs</a></li>
<li><a class="reference internal" href="#matlab-toolbox-support">3. MATLAB Toolbox Support</a></li>
<li><a class="reference internal" href="#adi-libiio">4. ADI libiio</a></li>
<li><a class="reference internal" href="#adi-iio-oscilloscope">5. ADI IIO-Oscilloscope</a></li>
<li><a class="reference internal" href="#id2">6. Third-Party Tool Integration</a></li>
</ul>
</li>
<li><a class="reference internal" href="#jesd204-interface-framework">JESD204 Interface Framework</a></li>
<li><a class="reference internal" href="#devicetree-management-pyadi-dt-nebula">DeviceTree Management (PyADI-DT / Nebula)</a></li>
<li><a class="reference internal" href="#iio-framework-deep-dive">IIO Framework Deep Dive</a><ul>
<li><a class="reference internal" href="#iio-device-model">IIO Device Model</a></li>
<li><a class="reference internal" href="#libiio-architecture">libiio Architecture</a></li>
</ul>
</li>
<li><a class="reference internal" href="#revenue-stream-enablers">Revenue Stream Enablers</a></li>
<li><a class="reference internal" href="#id3">Key Takeaway</a></li>
</ul>
</li>
<li><a class="reference internal" href="#common-architecture-patterns-for-easy-transition-between-platforms">Common Architecture Patterns for Easy Transition Between Platforms</a><ul>
<li><a class="reference internal" href="#platform-transition-path">Platform Transition Path</a><ul>
<li><a class="reference internal" href="#platform-comparison">Platform Comparison</a></li>
</ul>
</li>
<li><a class="reference internal" href="#transition-strategy-start-small-scale-up">Transition Strategy: Start Small, Scale Up</a><ul>
<li><a class="reference internal" href="#stage-1-algorithm-development-adalm-pluto">Stage 1: Algorithm Development (ADALM-PLUTO)</a></li>
<li><a class="reference internal" href="#stage-2-enhanced-prototyping-jupiter-or-talise">Stage 2: Enhanced Prototyping (Jupiter or Talise)</a></li>
<li><a class="reference internal" href="#stage-3-high-performance-development-mxfe-fmc-boards">Stage 3: High-Performance Development (MxFE/FMC Boards)</a></li>
<li><a class="reference internal" href="#stage-4-production-deployment-som-or-custom">Stage 4: Production Deployment (SOM or Custom)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#common-software-architecture-patterns">Common Software Architecture Patterns</a><ul>
<li><a class="reference internal" href="#iio-device-abstraction">IIO Device Abstraction</a></li>
<li><a class="reference internal" href="#software-stack-layering">Software Stack Layering</a></li>
</ul>
</li>
<li><a class="reference internal" href="#common-hdl-architecture-patterns">Common HDL Architecture Patterns</a><ul>
<li><a class="reference internal" href="#modular-ip-core-structure">Modular IP Core Structure</a></li>
<li><a class="reference internal" href="#standardized-register-maps">Standardized Register Maps</a></li>
<li><a class="reference internal" href="#jesd204-framework-portability">JESD204 Framework Portability</a></li>
</ul>
</li>
<li><a class="reference internal" href="#workflow-portability-examples">Workflow Portability Examples</a><ul>
<li><a class="reference internal" href="#example-1-loopback-testing">Example 1: Loopback Testing</a></li>
<li><a class="reference internal" href="#example-2-spectrum-analysis">Example 2: Spectrum Analysis</a></li>
<li><a class="reference internal" href="#example-3-matlab-simulink-model">Example 3: MATLAB Simulink Model</a></li>
<li><a class="reference internal" href="#example-4-gnu-radio-flowgraph">Example 4: GNU Radio Flowgraph</a></li>
</ul>
</li>
<li><a class="reference internal" href="#platform-specific-optimizations">Platform-Specific Optimizations</a><ul>
<li><a class="reference internal" href="#adalm-pluto-optimizations">ADALM-PLUTO Optimizations</a></li>
<li><a class="reference internal" href="#jupiter-adrv9002-optimizations">Jupiter/ADRV9002 Optimizations</a></li>
<li><a class="reference internal" href="#mxfe-high-performance-optimizations">MxFE/High-Performance Optimizations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#migration-checklist">Migration Checklist</a><ul>
<li><a class="reference internal" href="#hardware-migration">Hardware Migration</a></li>
<li><a class="reference internal" href="#software-migration">Software Migration</a></li>
<li><a class="reference internal" href="#hdl-migration">HDL Migration</a></li>
</ul>
</li>
<li><a class="reference internal" href="#key-takeaways">Key Takeaways</a></li>
<li><a class="reference internal" href="#real-world-example-complete-platform-migration">Real-World Example: Complete Platform Migration</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
    <a id="no-logo" href="../../index.html">
      System Level Documentation
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../index.html" class="current">System Level</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><p class="caption" role="heading"><span class="caption-text">Product Categories</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../products/adsp/index.html">Digital Signal Processors (ADSP)</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../products/adsp/setup.html">Getting started</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Kuiper &amp; Linux Kernel</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../../linux/drivers/index.html">Linux drivers</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../linux/drivers/iio/index.html">Linux Industrial I/O Subsystem</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../linux/drivers/iio/iio-trig-sysfs.html">iio-trig-sysfs driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../linux/drivers/iio/iio-trig-bfin-timer.html">iio-trig-bfin-timer driver</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../linux/kernel/index.html">Kernel and devicetrees</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../linux/kernel/zynq.html">Build Zynq</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../linux/kernel/zynqmp.html">Build ZynqMP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../linux/kernel/microblaze.html">Build MicroBlaze</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3-1" id="toctree-collapse-3-1"/><div class="collapse"><a class="reference internal" href="../../linux/kernel/petalinux.html">Build with Petalinux</a><label for="toctree-collapse-3-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3-1-1" id="toctree-collapse-3-1-1"/><div class="collapse"><a class="reference internal" href="../../linux/kernel/petalinux-dts/index.html">Petalinux Device Trees</a><label for="toctree-collapse-3-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../linux/kernel/petalinux-dts/petalinux-custom-dts.html">Custom Device Trees with meta-adi</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../linux/kernel/petalinux-dts/petalinux-meta-adi-bypass.html">Custom Device Trees with DTG (meta-adi Bypass)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../linux/kernel/petalinux-dts/petalinux-system-user.html">Device Tree Modifications with system-user.dtsi</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../linux/kuiper/index.html">Kuiper</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Software</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../software/ad9084-profile-generator/index.html">AD9084 (Apollo) Profile Generator</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-4" id="toctree-collapse-4"/><div class="collapse"><a class="reference internal" href="../../software/iio-oscilloscope/index.html">IIO Oscilloscope</a><label for="toctree-collapse-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-4-1" id="toctree-collapse-4-1"/><div class="collapse"><a class="reference internal" href="../../software/iio-oscilloscope/adrv9009/index.html">ADRV9009</a><label for="toctree-collapse-4-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../software/iio-oscilloscope/adrv9009/plugin.html">Standard Plugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../software/iio-oscilloscope/adrv9009/advanced-plugin.html">Advanced plugin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../software/iio-oscilloscope/ad9084/index.html">AD9084</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-5" id="toctree-collapse-5"/><div class="collapse"><a class="reference internal" href="../../software/libiio/index.html">Libiio</a><label for="toctree-collapse-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../software/libiio/internals.html">About libiio</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/libiio/cli.html">Command line utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/libiio/tips-tricks.html">Tips &amp; Tricks</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-6" id="toctree-collapse-6"/><div class="collapse"><a class="reference internal" href="../../software/libm2k/index.html">Libm2k</a><label for="toctree-collapse-6"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../software/libm2k/calibration.html">Calibration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/libm2k/digital_communication.html">Digital communication</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/libm2k/m2kcli.html">Command line utility</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-7" id="toctree-collapse-7"/><div class="collapse"><a class="reference internal" href="../../software/matlab/index.html">MATLAB &amp; Simulink Toolboxes</a><label for="toctree-collapse-7"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../software/matlab/hsx-toolbox/index.html">High Speed Converter Toolbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/matlab/transceiver-toolbox/index.html">Transceiver Toolbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/matlab/bsp-extend.html">Extending Device Interfaces</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../software/pyadi-iio/index.html">PyADI-IIO</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-8" id="toctree-collapse-8"/><div class="collapse"><a class="reference internal" href="../../software/zephyr/index.html">Zephyr RTOS</a><label for="toctree-collapse-8"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../software/zephyr/zephyr-devicetree.html">Intro to Devicetree</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/zephyr/kconfig/zephyr-kconfig.html">Introduction to Kconfig</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../software/zephyr/using-zephyr-codefusion-fs/zephyr_codefusion_fs.html">Using Zephyr &amp; Codefusion Studio to Partition a Flash Filesystem</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Devices</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-9" id="toctree-collapse-9"/><div class="collapse"><a class="reference internal" href="../../tools/m2k/index.html">ADALM2000</a><label for="toctree-collapse-9"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../tools/m2k/devs/index.html">For Developers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/m2k/users/index.html">For End Users</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/m2k/help_support.html">Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/m2k/labview.html">Using With LabVIEW</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/m2k/matlab.html">Using with MATLAB</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-10" id="toctree-collapse-10"/><div class="collapse"><a class="reference internal" href="../../tools/pluto-m2k/index.html">Common PLUTO&amp;M2K</a><label for="toctree-collapse-10"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/building_the_image.html">Building the Firmware Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/drivers.html">Installing Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/firmware.html">Firmware Updates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/obtaining_the_sources.html">Obtaining the Build Sources</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/reboot.html">Rebooting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto-m2k/usb_otg_host.html">USB OTG – HOST function Support</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-11" id="toctree-collapse-11"/><div class="collapse"><a class="reference internal" href="../../tools/pluto/index.html">ADALM-PLUTO</a><label for="toctree-collapse-11"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-11-1" id="toctree-collapse-11-1"/><div class="collapse"><a class="reference internal" href="../../tools/pluto/devs/index.html">For Developers</a><label for="toctree-collapse-11-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tools/pluto/devs/usb_otg.html">USB OTG</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-11-2" id="toctree-collapse-11-2"/><div class="collapse"><a class="reference internal" href="../../tools/pluto/hacking/index.html">For Hackers</a><label for="toctree-collapse-11-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tools/pluto/hacking/hardware.html">ADALM-PLUTO Hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/pluto/hacking/listening_to_yourself.html">Self Reception</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/pluto/hacking/power_amp.html">Controlling External Devices</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-11-3" id="toctree-collapse-11-3"/><div class="collapse"><a class="reference internal" href="../../tools/pluto/users/index.html">For End Users</a><label for="toctree-collapse-11-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tools/pluto/users/antennas.html">Antennas</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto/help_support.html">Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../tools/pluto/transceiver_transferring_data.html">Controlling the transceiver and transferring data</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/uartjtag/index.html">ADALM-UARTJTAG</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Apps &amp; Solutions</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-12" id="toctree-collapse-12"/><div class="collapse"><a class="reference internal" href="../../solutions/application-software/index.html">Application Software</a><label for="toctree-collapse-12"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/application-software/lora-software/index.html">ADI Long Range Wireless Radio Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13" id="toctree-collapse-13"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/index.html">Reference Designs</a><label for="toctree-collapse-13"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-1" id="toctree-collapse-13-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-acevsecrdset-sl/index.html">AD-ACEVSECRDSET-SL</a><label for="toctree-collapse-13-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-acevsecrdset-sl/hardware-guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-acevsecrdset-sl/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-2" id="toctree-collapse-13-2"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-apard32690-sl/index.html">AD-APARD32690-SL</a><label for="toctree-collapse-13-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-apard32690-sl/ad-apardpfwd-sl/index.html">AD-APARDPFW-SL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-apard32690-sl/ad-apardspoe-sl/index.html">AD-APARDSPOE-SL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-apard32690-sl/ad-t1lusb-ebz/index.html">AD-T1LUSB2.0-EBZ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-apard32690-sl/nina-w102/index.html">NINA-W102 Networking Support</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-3" id="toctree-collapse-13-3"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-bmse2e3w-sl/index.html">AD-BMSE2E3W-SL</a><label for="toctree-collapse-13-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-bmse2e3w-sl/sample_application/index.html">Sample Application</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-bmse2e3w-sl/software_guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-4" id="toctree-collapse-13-4"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-cellpackbm-sl/index.html">AD-CELLPACKBM-SL</a><label for="toctree-collapse-13-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-cellpackbm-sl/hardware_guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-cellpackbm-sl/software_guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-5" id="toctree-collapse-13-5"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-ethernetapldevice-sl/index.html">AD-ETHERNETAPLDEVICE-SL</a><label for="toctree-collapse-13-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-ethernetapldevice-sl/ethernet-apl/index.html">Ethernet-APL Considerations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-ethernetapldevice-sl/functional-safety/index.html">Functional Safety Ready Features</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-ethernetapldevice-sl/intrinsic-safety/index.html">Intrinsic Safety Design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-ethernetapldevice-sl/power/index.html">Power Description</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl-d-e-adp/index.html">AD-GMSL-D-E-ADP#</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-6" id="toctree-collapse-13-6"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl522-sl/index.html">AD-GMSL522-SL</a><label for="toctree-collapse-13-6"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl522-sl/hardware-guide/index.html">Hardware Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl522-sl/software-guide/index.html">Software Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl716mipi-evk/index.html">AD-GMSL716MIPI-EVK</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-gmsl717mipi-evk/index.html">AD-GMSL717MIPI-EVK</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-7" id="toctree-collapse-13-7"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-gmslcamrpi-adp/index.html">AD-GMSLCAMRPI-ADP#</a><label for="toctree-collapse-13-7"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-gmslcamrpi-adp/amd-kria/index.html">Using with AMD Kria</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-gmslcamrpi-adp/nvidia-jetson/index.html">Using with Nvidia Jetson Orin Nano</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-gmslcamrpi-adp/raspberry-pi-user-guide/index.html">Using with Raspberry Pi</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-8" id="toctree-collapse-13-8"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-max32lrwise-sl/index.html">AD-MAX32LRWISE-SL</a><label for="toctree-collapse-13-8"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-max32lrwise-sl/ev-cattletag-ardz/index.html">EV-CATTLETAG-ARDZ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-max32lrwise-sl/max32670-lr-ardz/index.html">MAX32670-LR-ARDZ</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-9" id="toctree-collapse-13-9"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-max32sxwise-sl/index.html">AD-MAX32SXWISE-SL</a><label for="toctree-collapse-13-9"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-max32sxwise-sl/ev-flowmeter-ardz/index.html">EV-FLOWMETER-ARDZ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-max32sxwise-sl/ev-structural-ardz/index.html">EV-STRUCTURAL-ARDZ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-max32sxwise-sl/max32670-sx-ardz/index.html">MAX32670-SX-ARDZ</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-10" id="toctree-collapse-13-10"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-paarray3552r-sl/index.html">AD-PAARRAY3552R-SL</a><label for="toctree-collapse-13-10"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-paarray3552r-sl/hardware-guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-paarray3552r-sl/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-11" id="toctree-collapse-13-11"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-pqmon-sl/index.html">AD-PQMON-SL</a><label for="toctree-collapse-13-11"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-pqmon-sl/hardware-guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-pqmon-sl/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-ps3803-rd/index.html">AD-PS3803-RD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-rpi-t1lpse-sl/index.html">AD-RPI-T1LPSE-SL</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-12" id="toctree-collapse-13-12"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad-swiot1l-sl/index.html">AD-SWIOT1L-SL</a><label for="toctree-collapse-13-12"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-swiot1l-sl/hardware-guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad-swiot1l-sl/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/ad-synchrona14-ebz/index.html">AD-SYNCHRONA14-EBZ</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-13" id="toctree-collapse-13-13"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad4052-ardz/index.html">EVAL-AD4050/AD4052-ARDZ</a><label for="toctree-collapse-13-13"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad4052-ardz/user-guide.html">Evaluating the device</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-14" id="toctree-collapse-13-14"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/ad4062-ardz/index.html">EVAL-AD4060/AD4062-ARDZ</a><label for="toctree-collapse-13-14"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad4062-ardz/user-guide/linux.html">Linux User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad4062-ardz/user-guide/no-os.html">No-OS User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/ad4062-ardz/tools.html">Libraries and GUI Tools</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-15" id="toctree-collapse-13-15"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/admv96s-wgbe-ek1/index.html">ADMV96S-WGBE-EK1</a><label for="toctree-collapse-13-15"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/admv96s-wgbe-ek1/hardware-guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/admv96s-wgbe-ek1/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/adrd8012-01Z/index.html">ADRD8012-01Z</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/adxl355-pmdz/index.html">EVAL-ADXL355-PMDZ</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-16" id="toctree-collapse-13-16"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/index.html">AD9081 &amp; AD9082</a><label for="toctree-collapse-13-16"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/user-guide.html">User guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-16-1" id="toctree-collapse-13-16-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/index.html">Quick start guides</a><label for="toctree-collapse-13-16-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/a10soc.html">On A10SoC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/vck190.html">On VCK190</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/zc706.html">On ZC706</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/vcu118.html">On VCU118</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9081/quickstart/zcu102.html">On ZCU102</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-17" id="toctree-collapse-13-17"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/index.html">AD9084-FMCA-EBZ (Apollo)</a><label for="toctree-collapse-13-17"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/user-guide.html">User guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-17-1" id="toctree-collapse-13-17-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/quickstart/index.html">Quickstart</a><label for="toctree-collapse-13-17-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/quickstart/microblaze.html">Virtex UltraScale+ VCU118/VCU128</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/quickstart/versal.html">Versal ACAP VCK190/VPK180</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/quickstart/agilex.html">Intel Agilex 7 I-Series</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-ad9084/quickstart/new_usecase.html">Running a new JESD mode on hardware</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-18" id="toctree-collapse-13-18"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-adbms6830bmsw/index.html">EVAL-ADBMS6830BMSW</a><label for="toctree-collapse-13-18"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-adbms6830bmsw/software-guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-19" id="toctree-collapse-13-19"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv9009/index.html">ADRV9009 &amp; ADRV9008</a><label for="toctree-collapse-13-19"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv9009/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-19-1" id="toctree-collapse-13-19-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv9009/quickstart/index.html">Quickstart</a><label for="toctree-collapse-13-19-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv9009/quickstart/zynqmp.html">ZCU102</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv9009/basic-iq-datafiles.html">Basic IQ Datafiles</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-20" id="toctree-collapse-13-20"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/index.html">EVAL-ADRV902X</a><label for="toctree-collapse-13-20"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/user-guide.html">User guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-20-1" id="toctree-collapse-13-20-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/quickstart/index.html">Quick start</a><label for="toctree-collapse-13-20-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/quickstart/vck190.html">On VCK190</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-adrv902x/quickstart/zcu102.html">On ZCU102</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0359-ebz/index.html">EVAL-CN0359-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0359-ebz/index.html#schematic-pcb-layout-bill-of-materials">Schematic, PCB Layout, Bill of Materials</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0359-ebz/index.html#software-source-code"><strong>Software Source Code</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0359-ebz/index.html#registration"><strong>Registration</strong></a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-21" id="toctree-collapse-13-21"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/index.html">EVAL-CN0503-ARDZ</a><label for="toctree-collapse-13-21"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/cn0503-software/index.html">Software User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/fluorescence-measurement/index.html">Fluorescence Measurement Demo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/nitrate-measurement/index.html">Nitrate Measurement Demo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/pH-measurement/index.html">pH Measurement Demo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0503-ardz/turbidity/index.html">Turbidity Measurement Demo</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0518-ebz/index.html">EVAL-CN0518-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0521-ebz/index.html">EVAL-CN0521-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0523-ebz/index.html">EVAL-CN0523-EBZ</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-22" id="toctree-collapse-13-22"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/index.html">EVAL-CN0540-ARDZ</a><label for="toctree-collapse-13-22"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/user-guide.html">User guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/prerequisites.html">Prerequisites</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/iio-oscilloscope.html">Using the System with IIO Oscilloscope</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-22-1" id="toctree-collapse-13-22-1"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/quickstart/index.html">Quickstart</a><label for="toctree-collapse-13-22-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/quickstart/coraz7s.html">CoraZ7-07s</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0540-ardz/quickstart/de10nano.html">DE10-Nano</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0550-ebz/index.html">EVAL-CN0550-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0554-rpiz/index.html">EVAL-CN0554-RPIZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0555-ebz/index.html">EVAL-CN0555-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0556-ebz/index.html">EVAL-CN0556-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0565-ardz/index.html">EVAL-CN0565-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0575-rpiz/index.html">EVAL-CN0575-RPIZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0577-fmcz/index.html">EVAL-CN0577-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0579-ardz/index.html">EVAL-CN0579-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0581-ebz/index.html">EVAL-CN0581-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0582-usbz/index.html">EVAL-0582-USBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0582-usbz/index.html#hardware-setup">Hardware Setup</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0582-usbz/index.html#how-to-use-the-program">How to Use the Program</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0582-usbz/index.html#help-and-support">Help and Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0583-som/index.html">EVAL-CN0583-SOM</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-23" id="toctree-collapse-13-23"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0584-ebz/index.html">EVAL-CN0584-EBZ</a><label for="toctree-collapse-13-23"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0584-ebz/digital-template/index.html">Digital Template Model</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0584-ebz/matlab-configuration/index.html">MATLAB Configuration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0585-fmcz/index.html">EVAL-CN0585-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-cn0588-ebz/index.html">EVAL-CN0588-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/eval-ess1-sys/index.html">EVAL-ESS1-SYS</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-24" id="toctree-collapse-13-24"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-isomax/index.html">EVAL-ISOMAX</a><label for="toctree-collapse-13-24"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-isomax/hardware_guide/index.html">Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-isomax/software_guide/index.html">Software User Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-13-25" id="toctree-collapse-13-25"/><div class="collapse"><a class="reference internal" href="../../solutions/reference-designs/eval-ltpa-kit/index.html">EVAL-LTPA-KIT (LTpowerAnalyzer Kit)</a><label for="toctree-collapse-13-25"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ltpa-kit/hardware_guide/index.html">EVAL-LTPA-KIT Hardware User Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../solutions/reference-designs/eval-ltpa-kit/software_guide/index.html">EVAL-LTPA-KIT Software Guide</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/fthr-pmd-intz/index.html">FTHR-PMD-INTZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../solutions/reference-designs/fthr-pmd-intz/index.html#feather-to-pmod-interposer-hardware-user-guide">Feather-to-PMOD Interposer Hardware User Guide</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">University Program</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-14" id="toctree-collapse-14"/><div class="collapse"><a class="reference internal" href="../../university/index.html">Engineering University Program</a><label for="toctree-collapse-14"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-14-1" id="toctree-collapse-14-1"/><div class="collapse"><a class="reference internal" href="../../university/active_learning/index.html">Active Learning: Student-oriented Lab Exercises</a><label for="toctree-collapse-14-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../university/active_learning/wien_bridge_oscillator/index.html">Activity: The Wien Bridge Oscillator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../university/active_learning/efficiency_power_loss/index.html">Activity: Efficiency, Power Loss, and Thermal Management</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Learning</span></p>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-15" id="toctree-collapse-15" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">Learning! Tutorials, Workshops, Etc</a><label for="toctree-collapse-15"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-15-1" id="toctree-collapse-15-1"/><div class="collapse"><a class="reference internal" href="../demo_hp_analog_meets_ai/index.html">DEMO High-Performance Analog Meets AI</a><label for="toctree-collapse-15-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../demo_hp_analog_meets_ai/software/index.html">Software Configuration and Setup</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../tutorial_prec_adc/index.html">Precision ADC Tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../converter_connectivity_tutorial/index.html">Converter Connectivity Tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sw_infrastructure/index.html">Software Infrastructure for designing with ADCs, DACs, and Sensors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tools_for_ls/index.html">Tools for Low Speed Mixed Signal System Design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tools_for_prec_wb/index.html">Tools for Precision Wideband Mixed Signal System Design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tools_for_hs/index.html">Tools for High-Speed Mixed Signal System Design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshop_what_sw_for_sdr/index.html">What software do I need for my SDR?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshop_a_precision_converter_fpga_integration_journey/index.html">A Precision Converter FPGA Integration Journey</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshop_kuiper/index.html">Customizing ADI Kuiper Linux</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Just Enough Software and HDL for High-Speed Designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshops_software_defined_instrumentation/index.html">Software Defined Instrumentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshops_introduction_to_electronics/index.html">Introduction to Electronics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshops_embedded_baremetal/index.html">Embedded Baremetal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshops_embedded_linux/index.html">Embedded Linux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workshops_applied_systems_control/index.html">Applied Systems Control Workshop</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contributing and Guidelines</span></p>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-16" id="toctree-collapse-16"/><div class="collapse"><a class="reference internal" href="../../contributing/creating_new_pages.html">Creating new pages</a><label for="toctree-collapse-16"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../contributing/template/eval.html">Evaluation Boards</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../contributing/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../contributing/forking_publishing.html">Forking and publishing</a></li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb"><ol><li><a href="../index.html">Learning! Tutorials, Workshops, Etc</a></li></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="just-enough-software-and-hdl-for-high-speed-designs">
<h1>Just Enough Software and HDL for High-Speed Designs<a class="headerlink" href="#just-enough-software-and-hdl-for-high-speed-designs" title="Link to this heading"></a></h1>
<p>This workshop goes through the software tools typically used
when working with the ADALM Pluto board, demonstrating its versatility
and showing hands-on exercises to get you up and running quickly.</p>
<p>This workshop was presented at the 2023 FTC.</p>
<section id="slide-deck-and-booklet">
<h2>Slide Deck and Booklet<a class="headerlink" href="#slide-deck-and-booklet" title="Link to this heading"></a></h2>
<p>Since this tutorial is also designed to be presented as a live, hands-on
workshop, a slide deck is provided here:</p>
<div class="admonition-download admonition">
<p class="admonition-title">Download</p>
<p><a class="icon reference download external" download="" href="https://media.githubusercontent.com/media/plescaevelyn/adi-documentation/ftc2023_sdr/docs/learning/workshop_just_enough_sw_and_hdl_for_high_speed_designs/Train_Just enough Software and HDL for High Speed designs.pdf"><code class="xref download docutils literal notranslate"><span class="pre">SDR</span> <span class="pre">Lab</span> <span class="pre">Slide</span> <span class="pre">Deck</span></code></a></p>
</div>
<p>A complete booklet of the hands-on activity is also provided, as a companion to
following the tutorial yourself:</p>
<div class="admonition-download admonition">
<p class="admonition-title">Download</p>
<p><a class="icon reference download external" download="" href="https://media.githubusercontent.com/media/plescaevelyn/adi-documentation/ftc2023_sdr/docs/learning/workshop_just_enough_sw_and_hdl_for_high_speed_designs/instructions_sdr_lab.pdf"><code class="xref download docutils literal notranslate"><span class="pre">SDR</span> <span class="pre">Lab</span> <span class="pre">Booklet</span></code></a></p>
</div>
<nav class="contents local" id="workshop-contents">
<p class="topic-title">Workshop Contents</p>
<ul class="simple">
<li><p><a class="reference internal" href="#prerequisites" id="id4">Prerequisites</a></p></li>
<li><p><a class="reference internal" href="#learning-objectives" id="id5">Learning Objectives</a></p></li>
<li><p><a class="reference internal" href="#analysis-control-and-evaluation-tools" id="id6">Analysis, control and evaluation tools</a></p></li>
<li><p><a class="reference internal" href="#hands-on-exercises" id="id7">Hands-on exercises</a></p></li>
</ul>
</nav>
<section id="prerequisites">
<h3><a class="toc-backref" href="#id4" role="doc-backlink">Prerequisites</a><a class="headerlink" href="#prerequisites" title="Link to this heading"></a></h3>
<p><strong>Hardware Requirements</strong>:</p>
<ul class="simple">
<li><p>ADALM-PLUTO SDR board (provided in workshop kit)</p></li>
<li><p>USB cable (provided)</p></li>
<li><p>SMA cables for loopback connections (provided)</p></li>
<li><p>Two antennas for wireless experiments (provided)</p></li>
<li><p>PC/Laptop with USB port</p></li>
</ul>
<p><strong>Software Requirements</strong>:</p>
<p>The workshop SD card image provides all necessary software pre-installed. If setting up your own environment, you will need:</p>
<ul class="simple">
<li><p>Python 3.7 or newer</p></li>
<li><p>PyADI-IIO library</p></li>
<li><p>GNU Radio 3.8 or newer with gr-iio blocks</p></li>
<li><p>IIO Oscilloscope (optional, for visualization)</p></li>
<li><p>libiio library</p></li>
</ul>
<p><strong>Recommended Background Knowledge</strong>:</p>
<ul class="simple">
<li><p><strong>Basic DSP Concepts</strong>:</p>
<ul>
<li><p>Understanding of sampling, frequency, and time domain</p></li>
<li><p>Familiarity with I/Q (In-phase/Quadrature) signals</p></li>
<li><p>Basic knowledge of filtering</p></li>
</ul>
</li>
<li><p><strong>Programming</strong>:</p>
<ul>
<li><p>Basic Python programming skills</p></li>
<li><p>Familiarity with NumPy and Matplotlib is helpful</p></li>
</ul>
</li>
<li><p><strong>Communications Fundamentals</strong>:</p>
<ul>
<li><p>Understanding of modulation concepts</p></li>
<li><p>Basic radio frequency (RF) concepts</p></li>
</ul>
</li>
</ul>
<p><strong>Prior experience with GNU Radio or MATLAB is helpful but not required.</strong> The workshop provides step-by-step instructions for all exercises.</p>
</section>
<section id="learning-objectives">
<h3><a class="toc-backref" href="#id5" role="doc-backlink">Learning Objectives</a><a class="headerlink" href="#learning-objectives" title="Link to this heading"></a></h3>
<p>By the end of this workshop, you will have a solid understanding of:</p>
<ol class="arabic simple">
<li><p>Typical customer design flow</p></li>
<li><p>Software in the Design-in Journey</p></li>
<li><p>Evaluation, test and analysis</p></li>
<li><p>Algorithmic development, modeling and prototyping</p></li>
<li><p>Building blocks for development and new revenue streams</p></li>
<li><p>Common architecture patterns used for easy transition between platforms</p></li>
</ol>
</section>
<section id="analysis-control-and-evaluation-tools">
<h3><a class="toc-backref" href="#id6" role="doc-backlink">Analysis, control and evaluation tools</a><a class="headerlink" href="#analysis-control-and-evaluation-tools" title="Link to this heading"></a></h3>
<ol class="arabic simple">
<li><p>(ACE) Software</p></li>
<li><p>IIO Oscilloscope</p></li>
<li><p>Scopy</p></li>
<li><p>qIQ Receiver</p></li>
<li><p>MATLAB Simulink</p></li>
</ol>
</section>
<section id="hands-on-exercises">
<h3><a class="toc-backref" href="#id7" role="doc-backlink">Hands-on exercises</a><a class="headerlink" href="#hands-on-exercises" title="Link to this heading"></a></h3>
<p>By the end of this workshop, you will:</p>
<ol class="arabic simple">
<li><p>Understand why traditional MCU SPI controllers limit converter performance</p></li>
<li><p>Learn the SPI Engine Framework architecture and components</p></li>
<li><p>Build a complete AD7984 precision converter system</p></li>
<li><p>Compare regular SPI vs. SPI Engine performance metrics</p></li>
<li><p>Achieve near-datasheet performance with proper FPGA integration</p></li>
</ol>
</section>
</section>
<section id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h2>
<section id="software-defined-radio-sdr">
<h3>Software Defined Radio (SDR)<a class="headerlink" href="#software-defined-radio-sdr" title="Link to this heading"></a></h3>
<p>Software Defined Radio represents a fundamental shift from traditional radio architectures. Unlike conventional radios that are optimized for specific applications using fixed hardware (Super Heterodyne architecture), SDR systems are reconfigurable and multipurpose, leveraging software to define radio functionality.</p>
<p><strong>What Makes a Radio “Software Defined”?</strong></p>
<p>A true SDR system features:</p>
<ul class="simple">
<li><p><strong>Zero-IF architecture</strong>: Direct conversion receiver/transmitter architecture</p></li>
<li><p><strong>Software-based signal processing</strong>: Most signal processing tasks are performed in software rather than dedicated hardware</p></li>
<li><p><strong>Reconfigurability</strong>: The same hardware can be reprogrammed for different applications and protocols</p></li>
</ul>
<p><strong>Why Use SDR?</strong></p>
<p>Modern SDR designs address multiple challenges in radio system development:</p>
<ol class="arabic simple">
<li><p><strong>Complexity Management</strong>: Radio development requires expertise across multiple domains:</p>
<ul class="simple">
<li><p>RF hardware design</p></li>
<li><p>Digital hardware (FPGA/ASIC)</p></li>
<li><p>DSP algorithms</p></li>
<li><p>Software engineering</p></li>
<li><p>System-on-Chip (SoC) assembly</p></li>
<li><p>Communications theory</p></li>
</ul>
</li>
<li><p><strong>Reduced Development Time</strong>: By moving functionality to software, SDR enables:</p>
<ul class="simple">
<li><p>Faster prototyping and iteration</p></li>
<li><p>Algorithm development in familiar tools (MATLAB, Python, GNU Radio)</p></li>
<li><p>Testing and verification with real hardware in the loop</p></li>
</ul>
</li>
<li><p><strong>System Flexibility</strong>: The same SDR hardware can support multiple applications:</p>
<ul class="simple">
<li><p>Communications systems (GSM, Wi-Fi, LTE)</p></li>
<li><p>Radar systems (Doppler, FMCW)</p></li>
<li><p>Spectrum analysis</p></li>
<li><p>Signal intelligence (SIGINT)</p></li>
</ul>
</li>
<li><p><strong>Reduced System Complexity and Cost</strong>:</p>
<ul class="simple">
<li><p>Hardware reuse across different applications</p></li>
<li><p>Software updates instead of hardware redesigns</p></li>
<li><p>Lower prototyping costs</p></li>
</ul>
</li>
</ol>
</section>
<section id="the-industrial-i-o-iio-framework">
<h3>The Industrial I/O (IIO) Framework<a class="headerlink" href="#the-industrial-i-o-iio-framework" title="Link to this heading"></a></h3>
<p>This workshop leverages Analog Devices’ IIO framework, which provides:</p>
<ul class="simple">
<li><p><strong>Hardware Abstraction</strong>: Unified interface across different ADI converter and transceiver products</p></li>
<li><p><strong>Cross-Platform Support</strong>: Works on Linux, Windows, and macOS</p></li>
<li><p><strong>Network Transparency</strong>: Control hardware locally or remotely over TCP/IP, USB, or Serial</p></li>
<li><p><strong>Language Bindings</strong>: Program in C, C++, Python, MATLAB, or C#</p></li>
<li><p><strong>Efficient Data Transport</strong>: High-speed DMA-based buffering for continuous data streaming</p></li>
</ul>
</section>
<section id="common-architecture-for-platform-portability">
<h3>Common Architecture for Platform Portability<a class="headerlink" href="#common-architecture-for-platform-portability" title="Link to this heading"></a></h3>
<p>One of the key advantages demonstrated in this workshop is the ability to reuse the same software, HDL (Hardware Description Language), and tools across different platforms:</p>
<p><strong>Platform Progression</strong>:</p>
<ol class="arabic simple">
<li><p><strong>ADALM-PLUTO</strong> (Entry Level)</p>
<ul class="simple">
<li><p>AD9363 transceiver</p></li>
<li><p>Zynq-7010 FPGA</p></li>
<li><p>USB connectivity</p></li>
<li><p>Ideal for learning and algorithm development</p></li>
</ul>
</li>
<li><p><strong>Jupiter SDR</strong> (Mid-Range)</p>
<ul class="simple">
<li><p>ADRV9002 dual transceiver</p></li>
<li><p>ZynqMP-ZU3EG</p></li>
<li><p>Higher bandwidth and performance</p></li>
<li><p>Ethernet and USB3 connectivity</p></li>
</ul>
</li>
<li><p><strong>Production Platforms</strong> (High-End)</p>
<ul class="simple">
<li><p>ADRV9009, AD9081/AD9082 (MxFE)</p></li>
<li><p>Larger FPGAs (ZU11EG, VCU118, etc.)</p></li>
<li><p>Multi-channel systems</p></li>
<li><p>Full production capabilities</p></li>
</ul>
</li>
</ol>
<p>All platforms share:</p>
<ul class="simple">
<li><p>Common HDL IP cores from <a class="icon link reference external" href="https://github.com/analogdevicesinc/hdl" target="_blank">https://github.com/analogdevicesinc/hdl</a></p></li>
<li><p>Common Linux kernel and drivers from <a class="icon link reference external" href="https://github.com/analogdevicesinc/linux" target="_blank">https://github.com/analogdevicesinc/linux</a></p></li>
<li><p>Same software libraries (libIIO, PyADI-IIO)</p></li>
<li><p>Compatible with MATLAB, Simulink, GNU Radio</p></li>
</ul>
<p>This common architecture enables you to:</p>
<ul class="simple">
<li><p>Develop and validate algorithms on low-cost hardware (ADALM-PLUTO)</p></li>
<li><p>Transition smoothly to higher-performance platforms</p></li>
<li><p>Reuse code from prototype to production</p></li>
<li><p>Minimize learning curve between platforms</p></li>
</ul>
</section>
</section>
<section id="typical-customer-design-flow">
<h2>Typical Customer Design Flow<a class="headerlink" href="#typical-customer-design-flow" title="Link to this heading"></a></h2>
<p>Software-defined radio development follows a progressive, stage-based approach that takes designs from initial research through to production deployment. The key advantage of ADI’s approach is that the <strong>same HDL, software, and infrastructure components are used throughout the entire flow</strong>, reducing the learning curve and development risk at each stage.</p>
<section id="design-flow-stages">
<h3>Design Flow Stages<a class="headerlink" href="#design-flow-stages" title="Link to this heading"></a></h3>
<section id="research-phase">
<h4>1. Research Phase<a class="headerlink" href="#research-phase" title="Link to this heading"></a></h4>
<p>In the initial research phase, engineers focus on understanding device capabilities and validating that the chosen converter or transceiver meets application requirements.</p>
<p><strong>Key Activities:</strong></p>
<ul class="simple">
<li><p><strong>Behavioral Simulation</strong>: Model the system before building hardware</p></li>
<li><p><strong>Device Evaluation</strong>: Test actual hardware performance</p></li>
<li><p><strong>Measurements</strong>: Characterize key metrics</p>
<ul>
<li><p>SFDR (Spurious-Free Dynamic Range)</p></li>
<li><p>SNR (Signal-to-Noise Ratio)</p></li>
<li><p>EVM (Error Vector Magnitude)</p></li>
<li><p>NF (Noise Figure)</p></li>
<li><p>NSD (Noise Spectral Density)</p></li>
</ul>
</li>
</ul>
<p><strong>Tools:</strong> Evaluation boards, IIO Oscilloscope, ACE software, bench test equipment</p>
</section>
<section id="algorithm-development">
<h4>2. Algorithm Development<a class="headerlink" href="#algorithm-development" title="Link to this heading"></a></h4>
<p>Once the hardware is validated, development shifts to implementing the signal processing algorithms that define your application’s functionality.</p>
<p><strong>Key Activities:</strong></p>
<ul class="simple">
<li><p>Develop reference implementations in high-level languages</p></li>
<li><p>Stream real data from hardware for algorithm validation</p></li>
<li><p>Test algorithms with realistic signal conditions</p></li>
<li><p>Iterate quickly using familiar development environments</p></li>
</ul>
<p><strong>Tools and Languages:</strong></p>
<ul class="simple">
<li><p><strong>MATLAB/Simulink</strong>: For engineers familiar with MathWorks ecosystem</p></li>
<li><p><strong>Python</strong>: Using PyADI-IIO for streamlined hardware access</p></li>
<li><p><strong>GNU Radio Companion (GRC)</strong>: For visual flowgraph-based development</p></li>
</ul>
<p><strong>Hardware Streaming:</strong> All platforms support continuous data streaming to development workstations, enabling hardware-in-the-loop algorithm validation.</p>
</section>
<section id="design-elaboration">
<h4>3. Design Elaboration<a class="headerlink" href="#design-elaboration" title="Link to this heading"></a></h4>
<p>With proven algorithms, this phase focuses on refining the implementation for target hardware deployment.</p>
<p><strong>Key Activities:</strong></p>
<ul class="simple">
<li><p><strong>Modeling</strong>: Create bit-accurate models of algorithms</p></li>
<li><p><strong>Data Type Conversion</strong>: Move from floating-point to fixed-point arithmetic</p></li>
<li><p><strong>Performance Optimization</strong>: Optimize for latency, throughput, and resource usage</p></li>
<li><p><strong>Hardware Streaming</strong>: Continue testing with real hardware data</p></li>
</ul>
<p><strong>Critical Considerations:</strong></p>
<ul class="simple">
<li><p>Fixed-point precision requirements</p></li>
<li><p>Filter coefficient quantization effects</p></li>
<li><p>Timing and latency budgets</p></li>
<li><p>FPGA resource utilization</p></li>
</ul>
</section>
<section id="prototype">
<h4>4. Prototype<a class="headerlink" href="#prototype" title="Link to this heading"></a></h4>
<p>The prototype phase involves deploying your design to development hardware that closely resembles the production system.</p>
<p><strong>Key Activities:</strong></p>
<ul class="simple">
<li><p><strong>Deployment to Development Board</strong>: Move from simulation to hardware</p></li>
<li><p><strong>Design Optimization</strong>: Tune for performance and resource efficiency</p></li>
<li><p><strong>HDL Integration</strong>: Integrate custom processing with ADI reference designs</p></li>
<li><p><strong>Driver Integration</strong>: Ensure software can control and stream data from hardware</p></li>
</ul>
<p><strong>Platform Options:</strong></p>
<ul class="simple">
<li><p><strong>PlutoSDR/Jupiter</strong>: For initial prototyping and validation</p></li>
<li><p><strong>FMC Evaluation Board + FPGA Carrier</strong>: For more complex systems</p></li>
<li><p><strong>Custom Development Board</strong>: For production-representative hardware</p></li>
</ul>
<p><strong>HDL Integration Points:</strong></p>
<p>ADI’s reference designs provide clear integration points where you can insert custom signal processing blocks between the ADC/DAC interface and the DMA subsystem.</p>
</section>
<section id="production">
<h4>5. Production<a class="headerlink" href="#production" title="Link to this heading"></a></h4>
<p>The final stage involves deploying to production hardware with full system validation.</p>
<p><strong>Key Activities:</strong></p>
<ul class="simple">
<li><p>Deploy to custom hardware platform</p></li>
<li><p>Complete system validation with production-representative configurations</p></li>
<li><p>Validate environmental and reliability requirements</p></li>
<li><p>Finalize manufacturing test procedures</p></li>
</ul>
<p><strong>Platform Options:</strong></p>
<ul class="simple">
<li><p><strong>System-on-Module (SOM)</strong>: Integrated solutions like ADRV9009-ZU11EG</p></li>
<li><p><strong>Custom Chip-Down Design</strong>: Full custom hardware using same IP cores and drivers</p></li>
</ul>
</section>
</section>
<section id="platform-progression-path">
<h3>Platform Progression Path<a class="headerlink" href="#platform-progression-path" title="Link to this heading"></a></h3>
<p>The beauty of this design flow is that you can start small and scale up while reusing your work:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>PlutoSDR/JupiterSDR → Evaluation Board + FMC → Full Custom Design
(Algorithm Dev)        (Prototyping)            (Production)
</pre></div>
</div>
<p><strong>All stages use:</strong></p>
<ul class="simple">
<li><p>Same HDL IP cores from <a class="icon link reference external" href="https://github.com/analogdevicesinc/hdl" target="_blank">https://github.com/analogdevicesinc/hdl</a></p></li>
<li><p>Same Linux kernel drivers from <a class="icon link reference external" href="https://github.com/analogdevicesinc/linux" target="_blank">https://github.com/analogdevicesinc/linux</a></p></li>
<li><p>Same application software (MATLAB/Python/GNU Radio code)</p></li>
<li><p>Same development tools (Vivado, IIO ecosystem)</p></li>
</ul>
<p>This consistency dramatically reduces development risk and enables rapid iteration.</p>
</section>
</section>
<section id="software-in-the-design-in-journey">
<h2>Software in the Design-in Journey<a class="headerlink" href="#software-in-the-design-in-journey" title="Link to this heading"></a></h2>
<p>ADI’s software strategy recognizes that different engineers have different needs at different stages of the design journey. The ecosystem provides a <strong>single cohesive software solution</strong> that meets customers in their preferred development environment while maintaining consistency across the entire workflow.</p>
<section id="user-personas-and-their-needs">
<h3>User Personas and Their Needs<a class="headerlink" href="#user-personas-and-their-needs" title="Link to this heading"></a></h3>
<p>The software ecosystem addresses four distinct user personas, each with increasing technical depth and time investment requirements:</p>
<section id="analog-engineer-evaluation-research">
<h4>1. Analog Engineer (Evaluation &amp; Research)<a class="headerlink" href="#analog-engineer-evaluation-research" title="Link to this heading"></a></h4>
<p><strong>Primary Need:</strong> “Configure, capture, and analyze data as quickly and simply as possible”</p>
<p><strong>Typical Use Case:</strong> Initial device evaluation to confirm the converter or transceiver meets application requirements.</p>
<p><strong>Time Investment:</strong> Minutes to hours</p>
<p><strong>Tools:</strong></p>
<ul class="simple">
<li><p><strong>Hardware:</strong> Evaluation board with pre-configured firmware</p></li>
<li><p><strong>Software:</strong></p>
<ul>
<li><p>IIO Oscilloscope for quick data visualization</p></li>
<li><p>ACE (Analysis | Control | Evaluation) software</p></li>
<li><p>Scopy for advanced measurements</p></li>
</ul>
</li>
</ul>
<p><strong>Key Feature:</strong> Zero setup time - connect board via USB and start capturing data immediately.</p>
</section>
<section id="modeling-domain-expert-algorithm-development">
<h4>2. Modeling/Domain Expert (Algorithm Development)<a class="headerlink" href="#modeling-domain-expert-algorithm-development" title="Link to this heading"></a></h4>
<p><strong>Primary Need:</strong> “Model and process data using familiar tools”</p>
<p><strong>Typical Use Case:</strong> Develop and validate signal processing algorithms using captured data from real hardware.</p>
<p><strong>Time Investment:</strong> Days to weeks</p>
<p><strong>Tools:</strong></p>
<ul class="simple">
<li><p><strong>MATLAB/Simulink:</strong></p>
<ul>
<li><p>ADI-TRX Toolbox (Transceiver Toolbox)</p></li>
<li><p>ADI-HSX Toolbox (High-Speed Converter Toolbox)</p></li>
<li><p>ADI-SENSOR Toolbox (IMU/sensor interfaces)</p></li>
<li><p>ADI-TOF Toolbox (Time-of-Flight applications)</p></li>
</ul>
</li>
<li><p><strong>Python:</strong></p>
<ul>
<li><p>PyADI-IIO library for hardware abstraction</p></li>
<li><p>NumPy, SciPy, Matplotlib for DSP and visualization</p></li>
</ul>
</li>
<li><p><strong>GNU Radio:</strong></p>
<ul>
<li><p>gr-iio plugin for ADI hardware</p></li>
<li><p>Visual flowgraph development with GRC</p></li>
</ul>
</li>
</ul>
<p><strong>Key Feature:</strong> Stream data directly from hardware into familiar development environments - no need to learn new tools.</p>
</section>
<section id="embedded-software-engineer-prototyping">
<h4>3. Embedded Software Engineer (Prototyping)<a class="headerlink" href="#embedded-software-engineer-prototyping" title="Link to this heading"></a></h4>
<p><strong>Primary Need:</strong> “Target more representative hardware and software configurations”</p>
<p><strong>Typical Use Case:</strong> Deploy algorithms to embedded processors, optimize for resource constraints, integrate with application firmware.</p>
<p><strong>Time Investment:</strong> Weeks to months</p>
<p><strong>Tools and Components:</strong></p>
<ul class="simple">
<li><p><strong>Firmware Applications:</strong></p>
<ul>
<li><p>Reference applications showing driver usage</p></li>
<li><p>Example configurations for common use cases</p></li>
</ul>
</li>
<li><p><strong>Linux Support:</strong></p>
<ul>
<li><p>ADI Kuiper Linux distribution</p></li>
<li><p>Pre-configured kernel with IIO drivers</p></li>
<li><p>Device tree examples</p></li>
</ul>
</li>
<li><p><strong>Embedded Frameworks:</strong></p>
<ul>
<li><p>tinyIIO for microcontroller integration</p></li>
<li><p>ARM mbed support</p></li>
<li><p>STM32 integration examples</p></li>
</ul>
</li>
</ul>
<p><strong>Key Feature:</strong> Transition from desktop development to embedded targets while maintaining same IIO abstraction layer.</p>
</section>
<section id="embedded-software-digital-hdl-engineers-production">
<h4>4. Embedded Software &amp; Digital HDL Engineers (Production)<a class="headerlink" href="#embedded-software-digital-hdl-engineers-production" title="Link to this heading"></a></h4>
<p><strong>Primary Need:</strong> “Implement the software and/or digital interface with host MCU/FPGA”</p>
<p><strong>Typical Use Case:</strong> Production-ready implementation with custom hardware, optimized drivers, and FPGA integration.</p>
<p><strong>Time Investment:</strong> Months</p>
<p><strong>Tools and Components:</strong></p>
<ul class="simple">
<li><p><strong>No-OS Drivers:</strong></p>
<ul>
<li><p>Bare-metal device drivers</p></li>
<li><p>Minimal footprint for resource-constrained MCUs</p></li>
<li><p>Example applications</p></li>
</ul>
</li>
<li><p><strong>Linux Kernel Drivers:</strong></p>
<ul>
<li><p>Mainline kernel IIO subsystem</p></li>
<li><p>ADI-specific device drivers</p></li>
<li><p>Source code access for customization</p></li>
</ul>
</li>
<li><p><strong>HDL (Hardware Description Language):</strong></p>
<ul>
<li><p>Reference designs for all ADI parts</p></li>
<li><p>Modular IP cores (JESD204, DMA, ADC/DAC interfaces)</p></li>
<li><p>Vivado/Quartus projects</p></li>
<li><p>Integration guides</p></li>
</ul>
</li>
</ul>
<p><strong>Key Feature:</strong> Full access to source code at all levels - kernel drivers, HDL, and bare-metal firmware.</p>
</section>
</section>
<section id="software-architecture-overview">
<h3>Software Architecture Overview<a class="headerlink" href="#software-architecture-overview" title="Link to this heading"></a></h3>
<p>All these personas are served by a common software architecture based on the <strong>Industrial I/O (IIO) framework</strong>:</p>
<p><strong>Architecture Layers:</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌─────────────────────────────────────────────────────┐
│  Application Layer                                   │
│  (MATLAB, Python, GNU Radio, Custom Apps)           │
└──────────────────────┬──────────────────────────────┘
                       │
┌──────────────────────▼──────────────────────────────┐
│  libiio (Abstraction Library)                       │
│  - C/C++/C#/Python/MATLAB bindings                  │
└──────────────────────┬──────────────────────────────┘
                       │
┌──────────────────────▼──────────────────────────────┐
│  Backend (Local/Network/USB/Serial)                 │
└──────────────────────┬──────────────────────────────┘
                       │
┌──────────────────────▼──────────────────────────────┐
│  iiod Server (Optional - for remote access)         │
└──────────────────────┬──────────────────────────────┘
                       │
┌──────────────────────▼──────────────────────────────┐
│  Linux Kernel IIO Subsystem                         │
│  - Device drivers                                   │
│  - Sysfs attributes (configuration)                 │
│  - Character device (high-speed data)               │
└──────────────────────┬──────────────────────────────┘
                       │
┌──────────────────────▼──────────────────────────────┐
│  Hardware (ADC/DAC/Transceiver)                     │
└─────────────────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Key Components:</strong></p>
<ul class="simple">
<li><p><strong>libiio</strong>: Cross-platform library providing unified API</p></li>
<li><p><strong>iiod</strong>: TCP/IP server enabling remote hardware access</p></li>
<li><p><strong>IIO Kernel Drivers</strong>: Device-specific drivers in Linux kernel</p></li>
<li><p><strong>Language Bindings</strong>: Native support for C, C++, C#, Python, MATLAB</p></li>
</ul>
<p><strong>Key Benefits:</strong></p>
<ol class="arabic simple">
<li><p><strong>Remote Access</strong>: Control hardware over network (TCP/IP), USB, or serial</p></li>
<li><p><strong>Cross-Platform</strong>: Same code works on Windows, Linux, macOS</p></li>
<li><p><strong>Language Choice</strong>: Use your preferred programming language</p></li>
<li><p><strong>Consistent Interface</strong>: Same attribute model across all devices</p></li>
</ol>
</section>
<section id="third-party-tool-integration">
<h3>Third-Party Tool Integration<a class="headerlink" href="#third-party-tool-integration" title="Link to this heading"></a></h3>
<p>Beyond ADI’s tools, the IIO framework enables integration with third-party applications:</p>
<ul class="simple">
<li><p><strong>PyADI-IIO</strong>: Python abstraction layer making hardware easier to use</p></li>
<li><p><strong>GNU Radio</strong>: Open-source SDR framework with gr-iio plugin</p></li>
<li><p><strong>MATLAB/Simulink</strong>: MathWorks ecosystem via IIO System Objects</p></li>
<li><p><strong>qIQ Receiver</strong>: Signal quality evaluation tool for transceivers</p></li>
<li><p><strong>SDRangel</strong>: Third-party SDR application with IIO support</p></li>
</ul>
<p>This open ecosystem approach ensures you’re not locked into specific tools.</p>
</section>
</section>
<section id="evaluation-test-and-analysis">
<h2>Evaluation, Test and Analysis<a class="headerlink" href="#evaluation-test-and-analysis" title="Link to this heading"></a></h2>
<p>The evaluation phase is where engineers confirm that an ADI converter or transceiver meets their application requirements. This phase’s duration is proportional to the complexity and specificity of your application - from minutes for simple validation to weeks for comprehensive system characterization.</p>
<section id="system-architecture-for-evaluation">
<h3>System Architecture for Evaluation<a class="headerlink" href="#system-architecture-for-evaluation" title="Link to this heading"></a></h3>
<p>ADI’s evaluation architecture uses a <strong>hardware/software stack</strong> that provides immediate access to device functionality:</p>
<section id="hardware-stack">
<h4>Hardware Stack<a class="headerlink" href="#hardware-stack" title="Link to this heading"></a></h4>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌───────────────────────────────────────┐
│  Host Computer (Windows/Linux/Mac)    │
└──────────────────┬────────────────────┘
                   │ USB or Ethernet
┌──────────────────▼────────────────────┐
│  Evaluation Board                     │
│  ┌─────────────────────────────────┐  │
│  │ ARM SoC (Processing System)     │  │
│  │  - Linux OS                     │  │
│  │  - Kernel IIO Drivers           │  │
│  │  - libiio (local)               │  │
│  │  - iiod (TCP/IP server)         │  │
│  └───────────┬─────────────────────┘  │
│              │ AXI Interface           │
│  ┌───────────▼─────────────────────┐  │
│  │ FPGA (Programmable Logic)       │  │
│  │  - Transceiver/ADC/DAC HDL      │  │
│  │  - AXI DMA                      │  │
│  │  - JESD204 Interface            │  │
│  └───────────┬─────────────────────┘  │
│              │ Serial/Parallel         │
│  ┌───────────▼─────────────────────┐  │
│  │ ADI Device (ADC/DAC/Transceiver)│  │
│  └─────────────────────────────────┘  │
└───────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Communication Paths:</strong></p>
<ul class="simple">
<li><p><strong>Control Path</strong>: SPI/GPIO for device configuration (sample rate, gain, filters, etc.)</p></li>
<li><p><strong>Data Path</strong>: High-speed DMA for continuous sample streaming</p></li>
<li><p><strong>Network Path</strong>: USB or Ethernet for remote access from host</p></li>
</ul>
</section>
<section id="software-stack">
<h4>Software Stack<a class="headerlink" href="#software-stack" title="Link to this heading"></a></h4>
<p>The software stack provides multiple access methods for different use cases:</p>
<ul class="simple">
<li><p><strong>GUI Applications</strong>: For visual interaction and quick measurements</p></li>
<li><p><strong>Command-Line Tools</strong>: For scripting and automation</p></li>
<li><p><strong>Programming Libraries</strong>: For custom applications</p></li>
<li><p><strong>Third-Party Tools</strong>: For specialized analysis</p></li>
</ul>
</section>
</section>
<section id="evaluation-tools">
<h3>Evaluation Tools<a class="headerlink" href="#evaluation-tools" title="Link to this heading"></a></h3>
<section id="iio-oscilloscope">
<h4>1. IIO Oscilloscope<a class="headerlink" href="#iio-oscilloscope" title="Link to this heading"></a></h4>
<p>The <strong>IIO Oscilloscope</strong> is ADI’s primary GUI tool for device evaluation and data visualization.</p>
<p><strong>Key Features:</strong></p>
<ul class="simple">
<li><p><strong>Multi-Domain Visualization:</strong></p>
<ul>
<li><p>Time domain plots with trigger support</p></li>
<li><p>Frequency domain (FFT) analysis</p></li>
<li><p>Constellation diagrams for QAM/PSK signals</p></li>
<li><p>Eye diagrams</p></li>
</ul>
</li>
<li><p><strong>Measurement Capabilities:</strong></p>
<ul>
<li><p>Markers for precise measurements</p></li>
<li><p>Math operations (add, subtract, multiply signals)</p></li>
<li><p>Statistical measurements (mean, RMS, peak-to-peak)</p></li>
</ul>
</li>
<li><p><strong>Device Configuration:</strong></p>
<ul>
<li><p>GUI controls for all device attributes</p></li>
<li><p>Sample rate, gain, frequency, filter configuration</p></li>
<li><p>Save/load configuration profiles</p></li>
</ul>
</li>
<li><p><strong>Plugin Architecture:</strong></p>
<ul>
<li><p>Device-specific plugins for specialized controls</p></li>
<li><p>Custom GUIs for complex configuration scenarios</p></li>
<li><p>Community-contributed plugins</p></li>
</ul>
</li>
<li><p><strong>Cross-Platform:</strong></p>
<ul>
<li><p>Runs on Windows, Linux, and macOS</p></li>
<li><p>Same interface across all platforms</p></li>
</ul>
</li>
</ul>
<p><strong>Typical Workflow:</strong></p>
<ol class="arabic simple">
<li><p>Connect evaluation board via USB</p></li>
<li><p>Launch IIO Oscilloscope</p></li>
<li><p>Select device from detected IIO contexts</p></li>
<li><p>Configure device parameters (sample rate, frequency, gain)</p></li>
<li><p>Capture and visualize data</p></li>
<li><p>Export data for offline analysis</p></li>
</ol>
</section>
<section id="ace-analysis-control-evaluation-software">
<h4>2. ACE (Analysis | Control | Evaluation) Software<a class="headerlink" href="#ace-analysis-control-evaluation-software" title="Link to this heading"></a></h4>
<p><strong>ACE</strong> provides advanced analysis capabilities with device-specific optimizations.</p>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>ADGenericIIO Board Plugin for IIO device support</p></li>
<li><p>Advanced configuration wizards</p></li>
<li><p>Comprehensive device characterization</p></li>
<li><p>Automated test sequences</p></li>
</ul>
</section>
<section id="scopy">
<h4>3. Scopy<a class="headerlink" href="#scopy" title="Link to this heading"></a></h4>
<p><strong>Scopy</strong> is ADI’s next-generation instrument software that will eventually replace IIO Oscilloscope.</p>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>Modern, responsive UI</p></li>
<li><p>Advanced visualization options</p></li>
<li><p>Multiple instrument modes (oscilloscope, spectrum analyzer, network analyzer, signal generator)</p></li>
<li><p>Plugin support for device-specific functionality</p></li>
<li><p>Improved performance for high sample rate devices</p></li>
</ul>
</section>
<section id="qiq-receiver">
<h4>4. qIQ Receiver<a class="headerlink" href="#qiq-receiver" title="Link to this heading"></a></h4>
<p><strong>qIQ Receiver</strong> is a third-party Windows application specialized for signal quality evaluation.</p>
<p><strong>Best For:</strong></p>
<ul class="simple">
<li><p>Evaluating transceiver performance with external signal sources</p></li>
<li><p>EVM (Error Vector Magnitude) measurements</p></li>
<li><p>Constellation quality analysis</p></li>
<li><p>Signal demodulation and decoding</p></li>
</ul>
<p><strong>Supported Devices:</strong></p>
<ul class="simple">
<li><p>ADI transceivers (AD9361, AD9363, ADRV9002, ADRV9009)</p></li>
<li><p>Direct-sampling receivers</p></li>
</ul>
<p><strong>Typical Use Case:</strong> Connect a signal generator to the receiver, capture the signal with qIQ, and immediately see EVM, constellation, and other quality metrics.</p>
</section>
</section>
<section id="command-line-tools-libiio">
<h3>Command-Line Tools (libiio)<a class="headerlink" href="#command-line-tools-libiio" title="Link to this heading"></a></h3>
<p>For automation and scripting, libiio provides a comprehensive set of command-line utilities:</p>
<section id="iio-info">
<h4>iio_info<a class="headerlink" href="#iio-info" title="Link to this heading"></a></h4>
<p><strong>Purpose:</strong> Display information about IIO devices and contexts</p>
<p><strong>Usage Examples:</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># List all IIO contexts (local and network)</span>
iio_info<span class="w"> </span>-s

<span class="c1"># Show detailed device information</span>
iio_info<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1

<span class="c1"># Display context attributes</span>
iio_info<span class="w"> </span>-a
</pre></div>
</div>
<p><strong>Output:</strong> Device names, channels, attributes, sample rates, buffer capabilities</p>
</section>
<section id="iio-attr">
<h4>iio_attr<a class="headerlink" href="#iio-attr" title="Link to this heading"></a></h4>
<p><strong>Purpose:</strong> Read and write IIO device attributes</p>
<p><strong>Usage Examples:</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Read RX LO frequency</span>
iio_attr<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>-c<span class="w"> </span>ad9361-phy<span class="w"> </span>voltage0<span class="w"> </span>frequency

<span class="c1"># Set TX attenuation</span>
iio_attr<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>-c<span class="w"> </span>ad9361-phy<span class="w"> </span>voltage0<span class="w"> </span>hardwaregain<span class="w"> </span>-5.0

<span class="c1"># List all attributes for a device</span>
iio_attr<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>-c<span class="w"> </span>ad9361-phy
</pre></div>
</div>
<p><strong>Key Feature:</strong> Scriptable configuration for automated test sequences</p>
</section>
<section id="iio-readdev">
<h4>iio_readdev<a class="headerlink" href="#iio-readdev" title="Link to this heading"></a></h4>
<p><strong>Purpose:</strong> Capture samples from IIO device to file or stdout</p>
<p><strong>Usage Examples:</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Capture 1 million samples to file</span>
iio_readdev<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>-s<span class="w"> </span><span class="m">1000000</span><span class="w"> </span>cf-ad9361-lpc<span class="w"> </span>&gt;<span class="w"> </span>capture.bin

<span class="c1"># Continuous capture with pipe to processing</span>
iio_readdev<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>cf-ad9361-lpc<span class="w"> </span><span class="p">|</span><span class="w"> </span>python<span class="w"> </span>process.py
</pre></div>
</div>
<p><strong>Output Format:</strong> Binary I/Q sample data</p>
</section>
<section id="iio-writedev">
<h4>iio_writedev<a class="headerlink" href="#iio-writedev" title="Link to this heading"></a></h4>
<p><strong>Purpose:</strong> Transmit samples from file to IIO device</p>
<p><strong>Usage Examples:</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Transmit waveform file</span>
iio_writedev<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>cf-ad9361-dds-core-lpc<span class="w"> </span>&lt;<span class="w"> </span>waveform.bin

<span class="c1"># Continuous transmission with cyclic buffer</span>
iio_writedev<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>-c<span class="w"> </span><span class="m">1000000</span><span class="w"> </span>cf-ad9361-dds-core-lpc<span class="w"> </span>&lt;<span class="w"> </span>signal.bin
</pre></div>
</div>
</section>
<section id="iio-reg">
<h4>iio_reg<a class="headerlink" href="#iio-reg" title="Link to this heading"></a></h4>
<p><strong>Purpose:</strong> Direct register access for debugging (SPI, I2C, MMIO)</p>
<p><strong>Usage Examples:</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Read register 0x037</span>
iio_reg<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>ad9361-phy<span class="w"> </span>0x037

<span class="c1"># Write register</span>
iio_reg<span class="w"> </span>-u<span class="w"> </span>ip:192.168.2.1<span class="w"> </span>ad9361-phy<span class="w"> </span>0x037<span class="w"> </span>0x1A
</pre></div>
</div>
<p><strong>Warning:</strong> Direct register access bypasses driver protection. Use only for debugging.</p>
</section>
</section>
<section id="evaluation-best-practices">
<h3>Evaluation Best Practices<a class="headerlink" href="#evaluation-best-practices" title="Link to this heading"></a></h3>
<p><strong>1. Start Simple</strong></p>
<p>Begin with IIO Oscilloscope to verify basic functionality before moving to advanced tools or custom code.</p>
<p><strong>2. Use Reference Signals</strong></p>
<p>For accurate characterization, use high-quality signal generators and reference sources.</p>
<p><strong>3. Document Configuration</strong></p>
<p>Save device configurations and test parameters for reproducibility.</p>
<p><strong>4. Remote Access</strong></p>
<p>Leverage network support for remote testing and automation:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Python example - remote access</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>

<span class="c1"># Access device over network</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">(</span><span class="s2">&quot;ip:192.168.2.1&quot;</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="mf">2e6</span>
<span class="n">data</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>5. Automated Testing</strong></p>
<p>Use command-line tools and Python scripts for repeatable test sequences.</p>
</section>
</section>
<section id="algorithmic-development-modeling-and-prototyping">
<h2>Algorithmic Development, Modeling and Prototyping<a class="headerlink" href="#algorithmic-development-modeling-and-prototyping" title="Link to this heading"></a></h2>
<p>Once hardware evaluation confirms device suitability, the next phase focuses on <strong>algorithm development</strong> - implementing the signal processing that defines your application. ADI’s ecosystem enables <strong>model-based design</strong> approaches that let you develop algorithms in familiar, high-level environments while maintaining hardware-in-the-loop validation.</p>
<section id="philosophy-plug-n-play-prototyping">
<h3>Philosophy: Plug ‘n’ Play Prototyping<a class="headerlink" href="#philosophy-plug-n-play-prototyping" title="Link to this heading"></a></h3>
<p>The goal of this phase is to:</p>
<ul class="simple">
<li><p><strong>See key features/performance</strong> of the ADI part in your application</p></li>
<li><p><strong>Configure, capture, and generate</strong> signals quickly (10-15 minutes to first data)</p></li>
<li><p><strong>Develop algorithms</strong> in your preferred environment (MATLAB, Python, GNU Radio)</p></li>
<li><p><strong>Validate with real hardware</strong> throughout the development process</p></li>
</ul>
</section>
<section id="model-based-design-workflow">
<h3>Model-Based Design Workflow<a class="headerlink" href="#model-based-design-workflow" title="Link to this heading"></a></h3>
<p>The algorithmic development workflow progresses through four key stages:</p>
<section id="hardware-evaluation">
<h4>1. Hardware Evaluation<a class="headerlink" href="#hardware-evaluation" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Understand hardware capabilities and limitations</p>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Stream data from real RF hardware into development environment</p></li>
<li><p>Characterize noise floors, dynamic range, filter responses</p></li>
<li><p>Validate hardware-in-the-loop setups</p></li>
</ul>
<p><strong>Tools:</strong> Any platform from ADALM-PLUTO to production boards</p>
</section>
<section id="system-simulation">
<h4>2. System Simulation<a class="headerlink" href="#system-simulation" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Model the complete RF signal chain</p>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Create behavioral models of RF components</p></li>
<li><p>Simulate end-to-end system performance</p></li>
<li><p>Identify bottlenecks and optimization opportunities</p></li>
<li><p>Trade-off analysis (sample rates, filter orders, precision)</p></li>
</ul>
<p><strong>MATLAB Example:</strong> Simulink models combining Communications Toolbox, DSP System Toolbox, and ADI IIO System Objects</p>
</section>
<section id="id1">
<h4>3. Algorithm Development<a class="headerlink" href="#id1" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Develop, model, and simulate communications/signal processing algorithms</p>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Implement modulation/demodulation schemes</p></li>
<li><p>Design and optimize filters</p></li>
<li><p>Develop synchronization and timing recovery</p></li>
<li><p>Implement error correction coding</p></li>
<li><p>Test with real-world data from hardware</p></li>
</ul>
<p><strong>Requirements Verification:</strong></p>
<ul class="simple">
<li><p>Validate algorithms meet system requirements (BER, EVM, latency)</p></li>
<li><p>Test corner cases and impairments</p></li>
<li><p>Stress-test with realistic signal conditions</p></li>
</ul>
</section>
<section id="code-generation-and-targeting">
<h4>4. Code Generation and Targeting<a class="headerlink" href="#code-generation-and-targeting" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Transition from simulation to deployable implementation</p>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p><strong>HDL Code Generation</strong>: Convert MATLAB/Simulink models to synthesizable HDL</p></li>
<li><p><strong>C/C++ Code Generation</strong>: Target embedded processors</p></li>
<li><p><strong>Production Deployment</strong>: Integrate with FPGA and embedded systems</p></li>
<li><p><strong>Hardware Testing</strong>: Validate generated code on target platform</p></li>
</ul>
<p><strong>Tools:</strong></p>
<ul class="simple">
<li><p>MATLAB HDL Coder</p></li>
<li><p>MATLAB Embedded Coder</p></li>
<li><p>Vivado for FPGA synthesis</p></li>
<li><p>GNU Radio for C++ deployment</p></li>
</ul>
</section>
</section>
<section id="development-environments-and-tools">
<h3>Development Environments and Tools<a class="headerlink" href="#development-environments-and-tools" title="Link to this heading"></a></h3>
<section id="matlab-and-simulink">
<h4>MATLAB and Simulink<a class="headerlink" href="#matlab-and-simulink" title="Link to this heading"></a></h4>
<p>ADI provides comprehensive MATLAB toolbox support for rapid prototyping:</p>
<p><strong>ADI-TRX Toolbox (Transceiver Toolbox for MATLAB &amp; Simulink)</strong></p>
<ul class="simple">
<li><p><strong>Supported Devices:</strong></p>
<ul>
<li><p>AD9361, AD9363, AD9364 (Pluto)</p></li>
<li><p>ADRV9002 (Jupiter)</p></li>
<li><p>ADRV9009 (various platforms)</p></li>
<li><p>AD9081, AD9082 (MxFE platforms)</p></li>
</ul>
</li>
<li><p><strong>Features:</strong></p>
<ul>
<li><p>IIO System Objects for streaming</p></li>
<li><p>Hardware-in-the-loop Simulink blocks</p></li>
<li><p>Transmit and receive continuous data</p></li>
<li><p>Device configuration from MATLAB</p></li>
<li><p>Examples for common use cases</p></li>
</ul>
</li>
</ul>
<p><strong>ADI-HSX Toolbox (High-Speed Converter Toolbox)</strong></p>
<ul class="simple">
<li><p><strong>Focus:</strong> High-speed ADCs and DACs</p></li>
<li><p><strong>Applications:</strong> Wideband receivers, arbitrary waveform generation</p></li>
</ul>
<p><strong>ADI-SENSOR Toolbox (Accelerometer &amp; Gyroscope)</strong></p>
<ul class="simple">
<li><p><strong>Devices:</strong> ADXL, ADIS IMU products</p></li>
<li><p><strong>Applications:</strong> Motion sensing, navigation, inertial measurement</p></li>
</ul>
<p><strong>ADI-TOF Toolbox (Time-of-Flight)</strong></p>
<ul class="simple">
<li><p><strong>Devices:</strong> AD-FXTOF1 and similar</p></li>
<li><p><strong>Applications:</strong> 3D imaging, depth sensing, LIDAR</p></li>
</ul>
<p><strong>Example Workflow (MATLAB):</strong></p>
<div class="highlight-matlab notranslate"><div class="highlight"><pre><span></span><span class="c">% Configure ADALM-PLUTO</span>
<span class="n">rx</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">sdrrx</span><span class="p">(</span><span class="s">&#39;Pluto&#39;</span><span class="p">);</span>
<span class="n">rx</span><span class="p">.</span><span class="n">RadioID</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="s">&#39;usb:0&#39;</span><span class="p">;</span>
<span class="n">rx</span><span class="p">.</span><span class="n">CenterFrequency</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mf">915e6</span><span class="p">;</span>
<span class="n">rx</span><span class="p">.</span><span class="n">BasebandSampleRate</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mf">2e6</span><span class="p">;</span>
<span class="n">rx</span><span class="p">.</span><span class="n">OutputDataType</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="s">&#39;double&#39;</span><span class="p">;</span>
<span class="n">rx</span><span class="p">.</span><span class="n">SamplesPerFrame</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mi">4096</span><span class="p">;</span>

<span class="c">% Receive samples</span>
<span class="p">[</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">validData</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">rx</span><span class="p">();</span>

<span class="c">% Process with Communications Toolbox</span>
<span class="n">spectrum</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="nb">abs</span><span class="p">(</span><span class="nb">fft</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="nb">plot</span><span class="p">(</span><span class="n">spectrum</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="pyadi-iio-python">
<h4>PyADI-IIO (Python)<a class="headerlink" href="#pyadi-iio-python" title="Link to this heading"></a></h4>
<p><strong>PyADI-IIO</strong> is a Python abstraction module that makes ADI hardware incredibly easy to use from Python.</p>
<p><strong>Design Philosophy:</strong></p>
<ul class="simple">
<li><p><strong>Pythonic interfaces</strong> for ADI hardware</p></li>
<li><p><strong>Hide complexity</strong> of IIO attribute structure</p></li>
<li><p><strong>Custom classes</strong> for specific parts (e.g., <cite>adi.Pluto()</cite>, <cite>adi.ad9081()</cite>)</p></li>
<li><p><strong>Simple to get started</strong> - just a few lines of code</p></li>
</ul>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>Object-oriented device interfaces</p></li>
<li><p>NumPy array integration</p></li>
<li><p>Works with SciPy, Matplotlib, scikit-learn, TensorFlow</p></li>
<li><p>Same code structure across all ADI devices</p></li>
</ul>
<p><strong>Example (ADALM-PLUTO Loopback):</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib.pyplot</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">plt</span>

<span class="c1"># Create device object</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">(</span><span class="s2">&quot;ip:192.168.2.1&quot;</span><span class="p">)</span>

<span class="c1"># Configure</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">2e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_hardwaregain_chan0</span> <span class="o">=</span> <span class="o">-</span><span class="mi">30</span>  <span class="c1"># dB</span>

<span class="c1"># Create complex waveform</span>
<span class="n">fc</span> <span class="o">=</span> <span class="mi">100000</span>  <span class="c1"># 100 kHz tone</span>
<span class="n">N</span> <span class="o">=</span> <span class="mi">2048</span>
<span class="n">ts</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">/</span> <span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span>
<span class="n">t</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">arange</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">N</span> <span class="o">*</span> <span class="n">ts</span><span class="p">,</span> <span class="n">ts</span><span class="p">)</span>
<span class="n">i</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">cos</span><span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">pi</span> <span class="o">*</span> <span class="n">t</span> <span class="o">*</span> <span class="n">fc</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="o">**</span><span class="mi">14</span>
<span class="n">q</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">sin</span><span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">pi</span> <span class="o">*</span> <span class="n">t</span> <span class="o">*</span> <span class="n">fc</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="o">**</span><span class="mi">14</span>
<span class="n">iq</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="n">j</span> <span class="o">*</span> <span class="n">q</span>

<span class="c1"># Transmit</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">iq</span><span class="p">)</span>

<span class="c1"># Receive</span>
<span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>

<span class="c1"># Plot spectrum</span>
<span class="n">plt</span><span class="o">.</span><span class="n">psd</span><span class="p">(</span><span class="n">samples</span><span class="p">,</span> <span class="n">NFFT</span><span class="o">=</span><span class="mi">1024</span><span class="p">,</span> <span class="n">Fs</span><span class="o">=</span><span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">/</span> <span class="mf">1e6</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Frequency (MHz)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Portability:</strong> The same code works on Pluto, Jupiter, Talise, MxFE - just change the device class:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># sdr = adi.Pluto(&quot;ip:192.168.2.1&quot;)</span>
<span class="c1"># sdr = adi.adrv9002(&quot;ip:analog.local&quot;)</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">ad9081</span><span class="p">(</span><span class="s2">&quot;ip:10.48.65.123&quot;</span><span class="p">)</span>
</pre></div>
</div>
</section>
<section id="gnu-radio">
<h4>GNU Radio<a class="headerlink" href="#gnu-radio" title="Link to this heading"></a></h4>
<p><strong>GNU Radio</strong> is a free, open-source software development toolkit for building signal processing applications.</p>
<p><strong>Key Features:</strong></p>
<ul class="simple">
<li><p><strong>Modular architecture</strong> with reusable signal processing blocks</p></li>
<li><p><strong>Visual programming</strong> with GNU Radio Companion (GRC)</p></li>
<li><p><strong>C++ and Python</strong> implementations</p></li>
<li><p><strong>Extensive block library</strong> for communications and DSP</p></li>
</ul>
<p><strong>gr-iio Plugin for ADI Hardware:</strong></p>
<ul class="simple">
<li><p>IIO source and sink blocks</p></li>
<li><p>Device configuration from flowgraph</p></li>
<li><p>Streaming integration with GNU Radio scheduler</p></li>
<li><p>Examples for all ADI platforms</p></li>
</ul>
<p><strong>Example Application Flow:</strong></p>
<ol class="arabic simple">
<li><p>Create flowgraph in GRC with IIO source block</p></li>
<li><p>Add signal processing blocks (filters, demodulators, etc.)</p></li>
<li><p>Add visualization sinks (FFT, scope, constellation)</p></li>
<li><p>Generate Python code and run</p></li>
<li><p>Modify parameters in real-time</p></li>
</ol>
<p><strong>Typical Use Cases:</strong></p>
<ul class="simple">
<li><p>Digital modem implementation (PSK, QAM, FSK)</p></li>
<li><p>Spectrum analysis applications</p></li>
<li><p>Protocol decoders and encoders</p></li>
<li><p>Radar signal processing</p></li>
</ul>
</section>
</section>
<section id="system-architecture-for-development">
<h3>System Architecture for Development<a class="headerlink" href="#system-architecture-for-development" title="Link to this heading"></a></h3>
<p>All development tools interact with ADI hardware through a common architecture:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌─────────────────────────────────────────────────┐
│ Application Layer                               │
│ (MATLAB/Simulink, Python, GNU Radio)            │
└───────────────────┬─────────────────────────────┘
                    │
┌───────────────────▼─────────────────────────────┐
│ libiio / tinyiiod                               │
│ (Cross-platform abstraction layer)              │
└───────────────────┬─────────────────────────────┘
                    │
┌───────────────────▼─────────────────────────────┐
│ Hardware Platform (Pluto/Jupiter/Talise/MxFE)   │
│                                                  │
│  ┌────────────────────────────────────────────┐ │
│  │ ARM CPU (Processing System)                │ │
│  │  - Linux OS                                │ │
│  │  - IIO Kernel Drivers                      │ │
│  │  - iiod Server                             │ │
│  └──────────────┬─────────────────────────────┘ │
│                 │ AXI Bus                        │
│  ┌──────────────▼─────────────────────────────┐ │
│  │ FPGA Fabric (Programmable Logic)           │ │
│  │                                             │ │
│  │  ┌─────────────────────────────────┐       │ │
│  │  │ User Logic                       │       │ │
│  │  │ (Custom signal processing)       │       │ │
│  │  └─────────────┬───────────────────┘       │ │
│  │                │                             │ │
│  │  ┌─────────────▼───────────────────┐       │ │
│  │  │ AXI DMA                          │       │ │
│  │  └─────────────┬───────────────────┘       │ │
│  │                │                             │ │
│  │  ┌─────────────▼───────────────────┐       │ │
│  │  │ Transmitter/Receiver HDL         │       │ │
│  │  │ (ADI Reference Design)           │       │ │
│  │  └─────────────┬───────────────────┘       │ │
│  │                │                             │ │
│  └────────────────┼─────────────────────────────┘ │
│                   │ JESD204/Parallel             │
│  ┌────────────────▼─────────────────────────────┐ │
│  │ ADI Device (ADC/DAC/Transceiver)             │ │
│  └──────────────────────────────────────────────┘ │
└───────────────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Integration Points:</strong></p>
<ul class="simple">
<li><p><strong>AXI-Stream Interface</strong>: Insert custom processing blocks between DMA and transceiver HDL</p></li>
<li><p><strong>Register Maps</strong>: Configure custom IP via AXI-Lite</p></li>
<li><p><strong>Partial Reconfiguration</strong>: Swap processing chains dynamically (Xilinx only)</p></li>
</ul>
</section>
<section id="hardware-platforms-for-development">
<h3>Hardware Platforms for Development<a class="headerlink" href="#hardware-platforms-for-development" title="Link to this heading"></a></h3>
<p>All these tools work across ADI’s platform portfolio:</p>
<p><strong>Entry Level: ADALM-PLUTO</strong></p>
<ul class="simple">
<li><p>AD9363 transceiver</p></li>
<li><p>Zynq-7010 FPGA</p></li>
<li><p>Up to 20 MHz RF bandwidth</p></li>
<li><p>325 MHz - 3.8 GHz tuning range</p></li>
<li><p>USB 2.0 connectivity</p></li>
<li><p>&lt;$150 USD</p></li>
<li><p><strong>Ideal for:</strong> Learning, algorithm development, classroom use</p></li>
</ul>
<p><strong>Mid-Range: Jupiter</strong></p>
<ul class="simple">
<li><p>ADRV9002 dual transceiver</p></li>
<li><p>ZynqMP-ZU3EG FPGA</p></li>
<li><p>Wider bandwidth and more channels</p></li>
<li><p>Ethernet and USB3</p></li>
<li><p><strong>Ideal for:</strong> More complex algorithms requiring higher bandwidth</p></li>
</ul>
<p><strong>High-Performance: MxFE Platforms</strong></p>
<ul class="simple">
<li><p>AD9081/AD9082 Mixed-Signal Front End</p></li>
<li><p>Multiple carrier options: ZCU102, ZC706, VCK190, VCU118, VCU128</p></li>
<li><p>Highest sampling rates (up to 12 GSPS DAC, 4 GSPS ADC)</p></li>
<li><p>Multi-channel with JESD204C</p></li>
<li><p><strong>Ideal for:</strong> Wideband, multi-channel applications</p></li>
</ul>
<p><strong>Production: QUAD-MxFE, ADRV9009-ZU11EG</strong></p>
<ul class="simple">
<li><p>Multi-chip solutions</p></li>
<li><p>Production-ready SOM modules</p></li>
<li><p><strong>Ideal for:</strong> Transition to production hardware</p></li>
</ul>
<p><strong>Key Point:</strong> The same MATLAB, Python, or GNU Radio code works across all platforms with minimal or no changes.</p>
</section>
<section id="common-development-patterns">
<h3>Common Development Patterns<a class="headerlink" href="#common-development-patterns" title="Link to this heading"></a></h3>
<section id="streaming-data-acquisition">
<h4>Streaming Data Acquisition<a class="headerlink" href="#streaming-data-acquisition" title="Link to this heading"></a></h4>
<p>All tools support continuous data streaming for long-duration captures:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Python example - continuous streaming</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">()</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_buffer_size</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="mi">16</span>  <span class="c1"># 64K samples per call</span>

<span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
    <span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>  <span class="c1"># Get next buffer</span>
    <span class="c1"># Process samples...</span>
</pre></div>
</div>
</section>
<section id="transmit-and-receive-loopback-testing">
<h4>Transmit and Receive (Loopback Testing)<a class="headerlink" href="#transmit-and-receive-loopback-testing" title="Link to this heading"></a></h4>
<p>Use TX and RX simultaneously to test modems and processing:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Transmit known signal, receive and validate</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_cyclic_buffer</span> <span class="o">=</span> <span class="kc">True</span>  <span class="c1"># Repeat TX automatically</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">tx_waveform</span><span class="p">)</span>

<span class="n">rx_samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
<span class="c1"># Correlate, demodulate, check BER...</span>
</pre></div>
</div>
</section>
<section id="hardware-in-the-loop-hil-testing">
<h4>Hardware-in-the-Loop (HIL) Testing<a class="headerlink" href="#hardware-in-the-loop-hil-testing" title="Link to this heading"></a></h4>
<p>Keep hardware connected throughout development:</p>
<div class="highlight-matlab notranslate"><div class="highlight"><pre><span></span><span class="c">% MATLAB - continuous HIL</span>
<span class="k">while</span><span class="w"> </span><span class="o">~</span><span class="nb">isDone</span>
<span class="w">    </span><span class="n">rxData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">rx</span><span class="p">();</span><span class="w">  </span><span class="c">% Receive from hardware</span>

<span class="w">    </span><span class="c">% Algorithm processing</span>
<span class="w">    </span><span class="n">processed</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">myAlgorithm</span><span class="p">(</span><span class="n">rxData</span><span class="p">);</span>

<span class="w">    </span><span class="c">% Metrics</span>
<span class="w">    </span><span class="n">evm</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">calculateEVM</span><span class="p">(</span><span class="n">processed</span><span class="p">);</span>
<span class="w">    </span><span class="n">updatePlots</span><span class="p">(</span><span class="n">evm</span><span class="p">);</span>
<span class="k">end</span>
</pre></div>
</div>
</section>
</section>
<section id="example-complete-sdr-workflow">
<h3>Example: Complete SDR Workflow<a class="headerlink" href="#example-complete-sdr-workflow" title="Link to this heading"></a></h3>
<p><strong>Scenario:</strong> Develop a QPSK modem for a custom communications link</p>
<p><strong>Stage 1: Pure Simulation (MATLAB)</strong></p>
<div class="highlight-matlab notranslate"><div class="highlight"><pre><span></span><span class="c">% Simulate ideal QPSK system</span>
<span class="n">data</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="nb">randi</span><span class="p">([</span><span class="mi">0</span><span class="w"> </span><span class="mi">3</span><span class="p">],</span><span class="w"> </span><span class="mi">1000</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="p">);</span>
<span class="n">modData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">pskmod</span><span class="p">(</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">);</span>
<span class="n">rxData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">awgn</span><span class="p">(</span><span class="n">modData</span><span class="p">,</span><span class="w"> </span><span class="mi">20</span><span class="p">,</span><span class="w"> </span><span class="s">&#39;measured&#39;</span><span class="p">);</span>
<span class="n">demodData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">pskdemod</span><span class="p">(</span><span class="n">rxData</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">);</span>
<span class="p">[</span><span class="n">numErrors</span><span class="p">,</span><span class="w"> </span><span class="n">ber</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">biterr</span><span class="p">(</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">demodData</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>Stage 2: Hardware-in-the-Loop (MATLAB + Pluto)</strong></p>
<div class="highlight-matlab notranslate"><div class="highlight"><pre><span></span><span class="c">% Transmit QPSK through real hardware</span>
<span class="n">tx</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">sdrtx</span><span class="p">(</span><span class="s">&#39;Pluto&#39;</span><span class="p">);</span>
<span class="n">rx</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">sdrrx</span><span class="p">(</span><span class="s">&#39;Pluto&#39;</span><span class="p">);</span>

<span class="c">% Configure</span>
<span class="n">tx</span><span class="p">.</span><span class="n">CenterFrequency</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mf">915e6</span><span class="p">;</span>
<span class="n">rx</span><span class="p">.</span><span class="n">CenterFrequency</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mf">915e6</span><span class="p">;</span>

<span class="c">% Transmit modulated data</span>
<span class="n">tx</span><span class="p">(</span><span class="n">modData</span><span class="p">);</span>

<span class="c">% Receive and demodulate</span>
<span class="n">rxData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">rx</span><span class="p">();</span>
<span class="n">demodData</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">pskdemod</span><span class="p">(</span><span class="n">rxData</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">);</span>
<span class="p">[</span><span class="n">numErrors</span><span class="p">,</span><span class="w"> </span><span class="n">ber</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">biterr</span><span class="p">(</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">demodData</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>Stage 3: Embedded Deployment (Python on Pluto)</strong></p>
<p>Deploy algorithm to run on Pluto’s ARM processor:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="ch">#!/usr/bin/env python3</span>
<span class="c1"># Runs on Pluto embedded Linux</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">ad9361</span><span class="p">()</span>  <span class="c1"># Local access, no network</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="mf">2e6</span>

<span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
    <span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
    <span class="n">demod_data</span> <span class="o">=</span> <span class="n">qpsk_demod</span><span class="p">(</span><span class="n">samples</span><span class="p">)</span>  <span class="c1"># Your algorithm</span>
    <span class="n">process_data</span><span class="p">(</span><span class="n">demod_data</span><span class="p">)</span>
</pre></div>
</div>
<p><strong>Stage 4: FPGA Integration</strong></p>
<p>Move performance-critical processing to FPGA fabric using HDL Coder or hand-coded HDL.</p>
</section>
<section id="key-takeaway">
<h3>Key Takeaway<a class="headerlink" href="#key-takeaway" title="Link to this heading"></a></h3>
<p>The algorithmic development phase bridges the gap between hardware evaluation and production deployment. By maintaining <strong>hardware connectivity throughout development</strong>, you validate algorithms with real-world signals, impairments, and noise - catching issues early before costly hardware redesigns.</p>
</section>
</section>
<section id="building-blocks-for-development-and-new-revenue-streams">
<h2>Building Blocks for Development and New Revenue Streams<a class="headerlink" href="#building-blocks-for-development-and-new-revenue-streams" title="Link to this heading"></a></h2>
<p>ADI’s ecosystem provides <strong>modular hardware and software building blocks</strong> that enable rapid prototyping and clear paths from evaluation to production. This modular approach reduces development risk, accelerates time-to-market, and opens new revenue opportunities by reusing proven components.</p>
<section id="hardware-building-blocks">
<h3>Hardware Building Blocks<a class="headerlink" href="#hardware-building-blocks" title="Link to this heading"></a></h3>
<section id="development-platform-architecture">
<h4>Development Platform Architecture<a class="headerlink" href="#development-platform-architecture" title="Link to this heading"></a></h4>
<p>ADI’s hardware strategy uses a <strong>modular, FMC-based architecture</strong> that separates concerns:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌─────────────────────────────────────────────────────┐
│ Open Market Carrier Boards (FPGA + SoC)             │
│ - Xilinx: ZCU102, ZC706, VCU118, VCU128, etc.       │
│ - Intel: Arria 10, Stratix 10, Agilex               │
│ - AMD Versal: VCK190, VMK180                        │
└──────────────────────┬──────────────────────────────┘
                       │ FMC Connector(s)
┌──────────────────────▼──────────────────────────────┐
│ ADI Evaluation Boards (Daughter Boards)             │
│ - MxFE: AD9081, AD9082                              │
│ - Transceivers: ADRV9009, ADRV9002, AD9361          │
│ - Converters: AD9208, AD9172, etc.                  │
│ - Interface: LVDS/CMOS, JESD204B, JESD204C          │
└─────────────────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Key Advantage:</strong> Mix and match carrier boards (FPGA resources, connectivity) with ADI daughter boards (RF performance, bandwidth) to match application requirements.</p>
</section>
<section id="rf-application-options-by-bandwidth">
<h4>RF Application Options by Bandwidth<a class="headerlink" href="#rf-application-options-by-bandwidth" title="Link to this heading"></a></h4>
<p>ADI offers evaluation boards optimized for different bandwidth requirements:</p>
<p><strong>40 MHz Channel Bandwidth</strong></p>
<ul class="simple">
<li><p><strong>Interface:</strong> LVDS/CMOS parallel</p></li>
<li><p><strong>Sample Rate:</strong> Up to 61.44 MSPS</p></li>
<li><p><strong>Channels:</strong> Typically 2-channel systems</p></li>
<li><p><strong>Example Devices:</strong> AD9361, AD9363, ADRV9002 (narrowband mode)</p></li>
<li><p><strong>Applications:</strong> Narrowband communications, IoT, sub-6GHz cellular</p></li>
</ul>
<p><strong>70 MHz Channel Bandwidth</strong></p>
<ul class="simple">
<li><p><strong>Interface:</strong> JESD204B serial</p></li>
<li><p><strong>Sample Rate:</strong> Up to 491 MSPS</p></li>
<li><p><strong>Channels:</strong> 2-channel systems</p></li>
<li><p><strong>Example Devices:</strong> ADRV9009, AD9371</p></li>
<li><p><strong>Applications:</strong> Wideband communications, radar, SIGINT</p></li>
</ul>
<p><strong>200 MHz Channel Bandwidth</strong></p>
<ul class="simple">
<li><p><strong>Interface:</strong> JESD204B/C high-speed serial</p></li>
<li><p><strong>Sample Rate:</strong> Up to 12 GSPS (DAC), 4 GSPS (ADC)</p></li>
<li><p><strong>Channels:</strong> 4+ channel systems</p></li>
<li><p><strong>Example Devices:</strong> AD9081, AD9082 (MxFE family)</p></li>
<li><p><strong>Applications:</strong> Ultra-wideband systems, EW, multi-band radar, satellite communications</p></li>
</ul>
<p><strong>Scalability:</strong> Start development with a narrowband system, then scale to wideband by changing the daughter board while reusing HDL and software.</p>
</section>
<section id="fmc-compatible-ecosystem">
<h4>FMC-Compatible Ecosystem<a class="headerlink" href="#fmc-compatible-ecosystem" title="Link to this heading"></a></h4>
<p><strong>FMC (FPGA Mezzanine Card)</strong> is the VITA 57 standard for modular FPGA expansion:</p>
<p><strong>Benefits:</strong></p>
<ul class="simple">
<li><p><strong>Vendor Independence:</strong> Same ADI daughter board works with Xilinx, Intel, AMD FPGAs</p></li>
<li><p><strong>FPGA Resource Scaling:</strong> Choose carrier board based on logic, memory, and I/O needs</p></li>
<li><p><strong>Future-Proof:</strong> Upgrade to newer FPGAs without redesigning RF front-end</p></li>
<li><p><strong>Cost Optimization:</strong> Use lower-cost FPGAs for prototyping, scale up for production</p></li>
</ul>
<p><strong>ADI FMC Boards:</strong></p>
<ul class="simple">
<li><p>ADRV9009-FMC</p></li>
<li><p>AD9081-FMCA-EBZ, AD9082-FMCA-EBZ</p></li>
<li><p>AD9208-FMC, AD9172-FMC</p></li>
<li><p>Many more across ADI’s portfolio</p></li>
</ul>
</section>
</section>
<section id="software-and-infrastructure-building-blocks">
<h3>Software and Infrastructure Building Blocks<a class="headerlink" href="#software-and-infrastructure-building-blocks" title="Link to this heading"></a></h3>
<p>The hardware modularity is matched by <strong>software and HDL modularity</strong>, ensuring the same code and IP works across platforms.</p>
<section id="device-level-drivers">
<h4>1. Device-Level Drivers<a class="headerlink" href="#device-level-drivers" title="Link to this heading"></a></h4>
<p><strong>No-OS Drivers (Bare Metal)</strong></p>
<ul class="simple">
<li><p><strong>Purpose:</strong> Minimal-footprint drivers for microcontrollers and bare-metal FPGA</p></li>
<li><p><strong>Language:</strong> C</p></li>
<li><p><strong>Repository:</strong> <a class="icon link reference external" href="https://github.com/analogdevicesinc/no-OS" target="_blank">https://github.com/analogdevicesinc/no-OS</a></p></li>
<li><p><strong>Features:</strong></p>
<ul>
<li><p>No operating system dependencies</p></li>
<li><p>Minimal resource requirements</p></li>
<li><p>Example applications included</p></li>
<li><p>SPI, I2C, GPIO abstraction layer</p></li>
</ul>
</li>
</ul>
<p><strong>Linux Kernel Drivers</strong></p>
<ul class="simple">
<li><p><strong>Purpose:</strong> Production-quality drivers for Linux systems</p></li>
<li><p><strong>Repository:</strong> <a class="icon link reference external" href="https://github.com/analogdevicesinc/linux" target="_blank">https://github.com/analogdevicesinc/linux</a></p></li>
<li><p><strong>Features:</strong></p>
<ul>
<li><p>IIO subsystem integration</p></li>
<li><p>DMA support for high-speed streaming</p></li>
<li><p>sysfs attributes for configuration</p></li>
<li><p>Character device for data access</p></li>
<li><p>Mainline kernel compatibility</p></li>
</ul>
</li>
</ul>
<p><strong>ADI Kuiper Linux Distribution:</strong></p>
<ul class="simple">
<li><p>Pre-built Linux distribution for ADI evaluation boards</p></li>
<li><p>Includes all necessary kernel drivers, libiio, and tools</p></li>
<li><p>SSH access for remote development</p></li>
<li><p>Based on Raspberry Pi OS (Debian)</p></li>
</ul>
</section>
<section id="hdl-fpga-reference-designs">
<h4>2. HDL/FPGA Reference Designs<a class="headerlink" href="#hdl-fpga-reference-designs" title="Link to this heading"></a></h4>
<p><strong>Repository:</strong> <a class="icon link reference external" href="https://github.com/analogdevicesinc/hdl" target="_blank">https://github.com/analogdevicesinc/hdl</a></p>
<p><strong>Architecture:</strong> Modular IP cores with standardized AXI interfaces</p>
<p><strong>Key IP Cores:</strong></p>
<ul class="simple">
<li><p><strong>JESD204 Framework:</strong> Physical layer, link layer, transport layer IP</p></li>
<li><p><strong>ADC/DAC Interfaces:</strong> Device-specific HDL for all ADI parts</p></li>
<li><p><strong>DMA Engines:</strong> High-performance AXI-DMA for data streaming</p></li>
<li><p><strong>Clock Distribution:</strong> Clock management and synchronization</p></li>
<li><p><strong>SPI Engine:</strong> High-speed SPI controller for converter configuration</p></li>
<li><p><strong>Utilities:</strong> FIFOs, clock converters, data width converters</p></li>
</ul>
<p><strong>Reference Designs Available For:</strong></p>
<ul class="simple">
<li><p>All ADI evaluation boards</p></li>
<li><p>All major FPGA vendors (Xilinx, Intel)</p></li>
<li><p>Vivado and Quartus projects</p></li>
<li><p>Example constraints files (pin assignments, timing)</p></li>
</ul>
<p><strong>Modular Design Philosophy:</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌──────────────────────────────────────────┐
│ Application Logic (Your Custom HDL)      │
└───────────────┬──────────────────────────┘
                │ AXI-Stream
┌───────────────▼──────────────────────────┐
│ ADI DMA IP (axi_dmac)                    │
└───────────────┬──────────────────────────┘
                │ AXI-Stream
┌───────────────▼──────────────────────────┐
│ ADI Transport/Link/Physical Layer IP     │
│ (JESD204 or Parallel Interface)          │
└───────────────┬──────────────────────────┘
                │ Serial or Parallel
┌───────────────▼──────────────────────────┐
│ ADI Device (ADC/DAC/Transceiver)         │
└──────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Integration Points:</strong> Insert custom signal processing between DMA and transport layer.</p>
</section>
<section id="matlab-toolbox-support">
<h4>3. MATLAB Toolbox Support<a class="headerlink" href="#matlab-toolbox-support" title="Link to this heading"></a></h4>
<p><strong>ADI MATLAB Toolboxes:</strong> <a class="icon link reference external" href="https://github.com/analogdevicesinc/HighSpeedConverterToolbox" target="_blank">https://github.com/analogdevicesinc/HighSpeedConverterToolbox</a></p>
<p>Available Toolboxes:</p>
<ul class="simple">
<li><p><strong>ADI-TRX:</strong> Transceiver Toolbox (AD9361, ADRV9002, ADRV9009, etc.)</p></li>
<li><p><strong>ADI-HSX:</strong> High-Speed Converter Toolbox (AD9081, AD9082, AD9208, AD9172)</p></li>
<li><p><strong>ADI-SENSOR:</strong> Sensor Toolbox (IMUs, accelerometers)</p></li>
<li><p><strong>ADI-TOF:</strong> Time-of-Flight Toolbox</p></li>
</ul>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>IIO System Objects for Simulink</p></li>
<li><p>MATLAB functions for device configuration</p></li>
<li><p>Streaming interfaces (transmit/receive)</p></li>
<li><p>HDL Coder and Embedded Coder targeting support</p></li>
<li><p>Examples and tutorials</p></li>
</ul>
</section>
<section id="adi-libiio">
<h4>4. ADI libiio<a class="headerlink" href="#adi-libiio" title="Link to this heading"></a></h4>
<p><strong>Repository:</strong> <a class="icon link reference external" href="https://github.com/analogdevicesinc/libiio" target="_blank">https://github.com/analogdevicesinc/libiio</a></p>
<p><strong>Cross-Platform Library</strong> for interfacing with IIO devices:</p>
<p><strong>Platforms Supported:</strong></p>
<ul class="simple">
<li><p>Windows (32-bit, 64-bit)</p></li>
<li><p>Linux (x86, ARM, RISC-V)</p></li>
<li><p>macOS</p></li>
<li><p>FreeBSD</p></li>
<li><p>Embedded Linux (ARM Cortex-A)</p></li>
</ul>
<p><strong>Language Bindings:</strong></p>
<ul class="simple">
<li><p>C (native)</p></li>
<li><p>C++</p></li>
<li><p>C# (.NET)</p></li>
<li><p>Python (via ctypes/cffi)</p></li>
<li><p>MATLAB</p></li>
</ul>
<p><strong>Backends:</strong></p>
<ul class="simple">
<li><p><strong>Local:</strong> Direct kernel access via sysfs (Linux only)</p></li>
<li><p><strong>Network:</strong> TCP/IP remote access via iiod server</p></li>
<li><p><strong>USB:</strong> USB communication (context-based)</p></li>
<li><p><strong>Serial:</strong> UART-based communication for minimal systems</p></li>
</ul>
<p><strong>Key APIs:</strong></p>
<ul class="simple">
<li><p>Context enumeration and creation</p></li>
<li><p>Device discovery</p></li>
<li><p>Attribute read/write</p></li>
<li><p>Buffer allocation and data streaming</p></li>
<li><p>Trigger configuration</p></li>
</ul>
</section>
<section id="adi-iio-oscilloscope">
<h4>5. ADI IIO-Oscilloscope<a class="headerlink" href="#adi-iio-oscilloscope" title="Link to this heading"></a></h4>
<p><strong>Cross-platform GUI application</strong> for device control and visualization:</p>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>Time/frequency/constellation plots</p></li>
<li><p>Device attribute control</p></li>
<li><p>Plugin architecture for device-specific GUIs</p></li>
<li><p>Export data to files</p></li>
<li><p>Save/load configurations</p></li>
</ul>
<p><strong>Plugin System:</strong></p>
<ul class="simple">
<li><p>FMComms2/3/4 plugins</p></li>
<li><p>ADRV9009 plugin</p></li>
<li><p>AD9081/AD9082 plugin</p></li>
<li><p>Custom plugins for specialized boards</p></li>
</ul>
</section>
<section id="id2">
<h4>6. Third-Party Tool Integration<a class="headerlink" href="#id2" title="Link to this heading"></a></h4>
<p>The IIO ecosystem enables integration with industry-standard tools:</p>
<p><strong>PyADI-IIO (Python)</strong></p>
<ul class="simple">
<li><p>Repository: <a class="icon link reference external" href="https://github.com/analogdevicesinc/pyadi-iio" target="_blank">https://github.com/analogdevicesinc/pyadi-iio</a></p></li>
<li><p>Pythonic abstraction layer over libiio</p></li>
<li><p>NumPy integration</p></li>
<li><p>Device-specific classes</p></li>
</ul>
<p><strong>GNU Radio (gr-iio)</strong></p>
<ul class="simple">
<li><p>Open-source SDR framework</p></li>
<li><p>IIO source/sink blocks</p></li>
<li><p>Flowgraph-based development</p></li>
</ul>
<p><strong>MATLAB/Simulink</strong></p>
<ul class="simple">
<li><p>Native IIO System Objects</p></li>
<li><p>HDL Coder for FPGA targeting</p></li>
</ul>
<p><strong>SDRangel</strong></p>
<ul class="simple">
<li><p>Third-party SDR application</p></li>
<li><p>Supports ADI hardware via IIO</p></li>
</ul>
</section>
</section>
<section id="jesd204-interface-framework">
<h3>JESD204 Interface Framework<a class="headerlink" href="#jesd204-interface-framework" title="Link to this heading"></a></h3>
<p>For high-speed converters, the <strong>JESD204 Interface Framework</strong> is a critical building block:</p>
<p><strong>Components:</strong></p>
<ol class="arabic simple">
<li><p><strong>HDL IP:</strong></p>
<ul class="simple">
<li><p>Physical layer (transceiver management)</p></li>
<li><p>Link layer (8b/10b encoding, alignment, scrambling)</p></li>
<li><p>Transport layer (frame assembly)</p></li>
<li><p>Application layer interfaces</p></li>
</ul>
</li>
<li><p><strong>Software Drivers:</strong></p>
<ul class="simple">
<li><p>Linux kernel JESD204 framework</p></li>
<li><p>Link status monitoring</p></li>
<li><p>Eye scan and BER testing</p></li>
</ul>
</li>
<li><p><strong>Hardware Reference Designs:</strong></p>
<ul class="simple">
<li><p>Complete JESD204B and JESD204C examples</p></li>
<li><p>Multi-device synchronization (MCS)</p></li>
<li><p>Subclass 1 deterministic latency support</p></li>
</ul>
</li>
<li><p><strong>Diagnostics and Debugging Tools:</strong></p>
<ul class="simple">
<li><p>Lane status monitoring</p></li>
<li><p>Eye diagram capture</p></li>
<li><p>Bit error rate testing</p></li>
<li><p>Clock quality monitoring</p></li>
</ul>
</li>
</ol>
<p><strong>PyADI-JIF (JESD Interface Framework Configurator):</strong></p>
<ul class="simple">
<li><p>Python tool for automatic JESD204 configuration</p></li>
<li><p>Calculates valid parameter combinations</p></li>
<li><p>Generates device tree overlays</p></li>
<li><p>Validates timing requirements</p></li>
</ul>
<p><strong>Benefit:</strong> Eliminates manual calculation of complex JESD204 parameters.</p>
</section>
<section id="devicetree-management-pyadi-dt-nebula">
<h3>DeviceTree Management (PyADI-DT / Nebula)<a class="headerlink" href="#devicetree-management-pyadi-dt-nebula" title="Link to this heading"></a></h3>
<p><strong>PyADI-DT</strong> is a Python toolset for managing Linux device trees for ADI platforms:</p>
<p><strong>Features:</strong></p>
<ul class="simple">
<li><p>Automatic device tree generation for custom hardware</p></li>
<li><p>Overlay support for runtime configuration changes</p></li>
<li><p>Integration with PyADI-JIF for JESD204 systems</p></li>
<li><p>Validation against hardware constraints</p></li>
</ul>
<p><strong>Use Case:</strong> Quickly generate correct device tree configuration when changing JESD204 parameters or adding new devices.</p>
</section>
<section id="iio-framework-deep-dive">
<h3>IIO Framework Deep Dive<a class="headerlink" href="#iio-framework-deep-dive" title="Link to this heading"></a></h3>
<p>The <strong>Industrial I/O (IIO) framework</strong> is the foundational building block for all software integration:</p>
<section id="iio-device-model">
<h4>IIO Device Model<a class="headerlink" href="#iio-device-model" title="Link to this heading"></a></h4>
<p><strong>Hierarchy:</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>Context (Hardware platform or remote connection)
└── Device (e.g., &quot;ad9361-phy&quot;, &quot;cf-ad9361-lpc&quot;)
    ├── Channel (e.g., &quot;voltage0&quot;, &quot;altvoltage0&quot;)
    │   ├── Attribute (e.g., &quot;frequency&quot;, &quot;gain&quot;, &quot;filter&quot;)
    │   └── Scan Element (for buffered capture)
    ├── Buffer (DMA interface for high-speed data)
    └── Trigger (timing/synchronization)
</pre></div>
</div>
<p><strong>Example Device Structure (AD9361):</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>ad9361-phy (Configuration device)
├── voltage0 (RX1)
│   ├── hardwaregain (read/write)
│   ├── rssi (read-only)
│   └── filter_fir_en (enable FIR filter)
├── altvoltage0 (RX LO)
│   └── frequency (RX frequency)
└── altvoltage1 (TX LO)
    └── frequency (TX frequency)

cf-ad9361-lpc (Data streaming device)
├── voltage0_i (RX I data)
├── voltage0_q (RX Q data)
└── buffer (DMA buffer for streaming)
</pre></div>
</div>
<p><strong>sysfs Interface (Linux):</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Configuration via sysfs</span>
<span class="nb">cd</span><span class="w"> </span>/sys/bus/iio/devices/iio:device2/

<span class="c1"># Read RX LO frequency</span>
cat<span class="w"> </span>altvoltage0_RX_LO_frequency

<span class="c1"># Set TX attenuation</span>
<span class="nb">echo</span><span class="w"> </span>-5000<span class="w"> </span>&gt;<span class="w"> </span>voltage0_hardwaregain

<span class="c1"># Enable buffer for streaming</span>
<span class="nb">echo</span><span class="w"> </span><span class="m">1</span><span class="w"> </span>&gt;<span class="w"> </span>scan_elements/voltage0_i_en
<span class="nb">echo</span><span class="w"> </span><span class="m">1</span><span class="w"> </span>&gt;<span class="w"> </span>scan_elements/voltage0_q_en
<span class="nb">echo</span><span class="w"> </span><span class="m">1</span><span class="w"> </span>&gt;<span class="w"> </span>buffer/enable
</pre></div>
</div>
<p><strong>Character Device (High-Speed Data):</strong></p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Stream data from /dev/iio:device3</span>
cat<span class="w"> </span>/dev/iio:device3<span class="w"> </span>&gt;<span class="w"> </span>capture.bin
</pre></div>
</div>
<p><strong>DMA Buffer Support:</strong></p>
<ul class="simple">
<li><p>Zero-copy streaming via DMA</p></li>
<li><p>Kernel-allocated buffers</p></li>
<li><p>Low CPU overhead for high sample rates</p></li>
<li><p>Configurable buffer sizes</p></li>
</ul>
</section>
<section id="libiio-architecture">
<h4>libiio Architecture<a class="headerlink" href="#libiio-architecture" title="Link to this heading"></a></h4>
<p><strong>Abstraction Layers:</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌─────────────────────────────────────────┐
│ Application (User Code)                 │
└───────────────┬─────────────────────────┘
                │ High-Level API
┌───────────────▼─────────────────────────┐
│ libiio Core                             │
│ - Context management                    │
│ - Device/channel/attribute abstraction  │
│ - Buffer management                     │
└───────────────┬─────────────────────────┘
                │ Backend API
┌───────────────▼─────────────────────────┐
│ Backend (Local/Network/USB/Serial)      │
└───────────────┬─────────────────────────┘
                │
┌───────────────▼─────────────────────────┐
│ Transport (sysfs/iiod/libusb/tty)       │
└───────────────┬─────────────────────────┘
                │
┌───────────────▼─────────────────────────┐
│ Hardware / Kernel                       │
└─────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Example C Code (libiio):</strong></p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cp">#include</span><span class="w"> </span><span class="cpf">&lt;iio.h&gt;</span>

<span class="c1">// Create context (network backend)</span>
<span class="k">struct</span><span class="w"> </span><span class="nc">iio_context</span><span class="w"> </span><span class="o">*</span><span class="n">ctx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iio_create_network_context</span><span class="p">(</span><span class="s">&quot;192.168.2.1&quot;</span><span class="p">);</span>

<span class="c1">// Get device</span>
<span class="k">struct</span><span class="w"> </span><span class="nc">iio_device</span><span class="w"> </span><span class="o">*</span><span class="n">dev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iio_context_find_device</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;cf-ad9361-lpc&quot;</span><span class="p">);</span>

<span class="c1">// Get channel</span>
<span class="k">struct</span><span class="w"> </span><span class="nc">iio_channel</span><span class="w"> </span><span class="o">*</span><span class="n">ch0_i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iio_device_find_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;voltage0_i&quot;</span><span class="p">,</span><span class="w"> </span><span class="nb">false</span><span class="p">);</span>

<span class="c1">// Enable channel for buffered capture</span>
<span class="n">iio_channel_enable</span><span class="p">(</span><span class="n">ch0_i</span><span class="p">);</span>

<span class="c1">// Create buffer (1M samples)</span>
<span class="k">struct</span><span class="w"> </span><span class="nc">iio_buffer</span><span class="w"> </span><span class="o">*</span><span class="n">buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iio_device_create_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">,</span><span class="w"> </span><span class="nb">false</span><span class="p">);</span>

<span class="c1">// Refill buffer (receive data)</span>
<span class="n">iio_buffer_refill</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>

<span class="c1">// Access data</span>
<span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iio_buffer_start</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>

<span class="c1">// Cleanup</span>
<span class="n">iio_buffer_destroy</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
<span class="n">iio_context_destroy</span><span class="p">(</span><span class="n">ctx</span><span class="p">);</span>
</pre></div>
</div>
</section>
</section>
<section id="revenue-stream-enablers">
<h3>Revenue Stream Enablers<a class="headerlink" href="#revenue-stream-enablers" title="Link to this heading"></a></h3>
<p>The modular building block approach enables multiple revenue opportunities:</p>
<p><strong>1. Faster Time-to-Market</strong></p>
<ul class="simple">
<li><p>Reuse proven HDL and software components</p></li>
<li><p>Reduced development and validation time</p></li>
<li><p>Lower NRE (Non-Recurring Engineering) costs</p></li>
</ul>
<p><strong>2. Risk Reduction</strong></p>
<ul class="simple">
<li><p>Prototype with low-cost hardware (ADALM-PLUTO ~$150)</p></li>
<li><p>Validate algorithms before custom hardware investment</p></li>
<li><p>Proven reference designs reduce integration risk</p></li>
</ul>
<p><strong>3. Platform Reuse</strong></p>
<ul class="simple">
<li><p>Same software works across product lines</p></li>
<li><p>HDL portability between FPGA vendors</p></li>
<li><p>Amortize development cost across multiple products</p></li>
</ul>
<p><strong>4. Multi-Tier Product Lines</strong></p>
<ul class="simple">
<li><p><strong>Entry:</strong> ADALM-PLUTO-based products ($150 hardware cost)</p></li>
<li><p><strong>Mid-Range:</strong> Jupiter/Navassa-based systems ($1000-5000 range)</p></li>
<li><p><strong>High-End:</strong> MxFE/Multi-channel systems ($10000+ range)</p></li>
<li><p><strong>Same core software/HDL across all tiers</strong></p></li>
</ul>
<p><strong>5. Customization Services</strong></p>
<ul class="simple">
<li><p>Offer custom HDL signal processing</p></li>
<li><p>Provide application-specific firmware</p></li>
<li><p>Develop specialized host software</p></li>
<li><p>Based on proven ADI building blocks</p></li>
</ul>
<p><strong>6. Ecosystem Partnerships</strong></p>
<ul class="simple">
<li><p>Integrate with customer tools via IIO</p></li>
<li><p>Support third-party software vendors</p></li>
<li><p>Enable value-added resellers</p></li>
</ul>
<p><strong>7. Rapid Prototyping Services</strong></p>
<ul class="simple">
<li><p>Quick proof-of-concept for customers</p></li>
<li><p>Leverage FMC ecosystem for flexibility</p></li>
<li><p>Demonstrate feasibility before commitment</p></li>
</ul>
</section>
<section id="id3">
<h3>Key Takeaway<a class="headerlink" href="#id3" title="Link to this heading"></a></h3>
<p>ADI’s building block approach provides <strong>maximum flexibility with minimum risk</strong>. By combining modular hardware, open-source HDL, comprehensive driver support, and multi-language bindings, developers can:</p>
<ul class="simple">
<li><p><strong>Start fast</strong> - Get data streaming in minutes</p></li>
<li><p><strong>Develop efficiently</strong> - Use familiar tools and languages</p></li>
<li><p><strong>Scale confidently</strong> - Clear path from prototype to production</p></li>
<li><p><strong>Reuse extensively</strong> - Same code across platforms and products</p></li>
</ul>
<p>This ecosystem approach accelerates development timelines and opens new revenue opportunities that wouldn’t be feasible with custom, single-purpose solutions.</p>
</section>
</section>
<section id="common-architecture-patterns-for-easy-transition-between-platforms">
<h2>Common Architecture Patterns for Easy Transition Between Platforms<a class="headerlink" href="#common-architecture-patterns-for-easy-transition-between-platforms" title="Link to this heading"></a></h2>
<p>One of the most powerful aspects of ADI’s ecosystem is the <strong>consistent architecture across all platforms</strong>, from entry-level development boards to production-grade custom hardware. This consistency enables you to start development on low-cost hardware and seamlessly transition to higher-performance platforms as your project matures - all while reusing the same software, HDL, and development workflows.</p>
<section id="platform-transition-path">
<h3>Platform Transition Path<a class="headerlink" href="#platform-transition-path" title="Link to this heading"></a></h3>
<p>ADI’s platform portfolio is designed with a clear progression path that balances cost, performance, and complexity:</p>
<section id="platform-comparison">
<h4>Platform Comparison<a class="headerlink" href="#platform-comparison" title="Link to this heading"></a></h4>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Platform</p></th>
<th class="head"><p>Device</p></th>
<th class="head"><p>FPGA</p></th>
<th class="head"><p>Connectivity</p></th>
<th class="head"><p>Target Use Case</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><strong>ADALM-PLUTO</strong></p></td>
<td><p>AD9363</p></td>
<td><p>Zynq-7010</p></td>
<td><p>USB 2.0</p></td>
<td><p>Learning, algorithm development</p></td>
</tr>
<tr class="row-odd"><td><p><strong>Jupiter SDR</strong></p></td>
<td><p>ADRV9002 (2x)</p></td>
<td><p>ZynqMP-ZU3EG</p></td>
<td><p>USB3, Ethernet</p></td>
<td><p>Mid-range prototyping</p></td>
</tr>
<tr class="row-even"><td><p><strong>MxFE Boards</strong></p></td>
<td><p>AD9081/AD9082</p></td>
<td><p>Various (ZCU102, VCU118, etc.)</p></td>
<td><p>PCIe, Ethernet, Aurora</p></td>
<td><p>High-performance development</p></td>
</tr>
<tr class="row-odd"><td><p><strong>QUAD-MxFE</strong></p></td>
<td><p>4× AD9081/9082</p></td>
<td><p>VCU118 (VU9P)</p></td>
<td><p>PCIe Gen3, 100G Ethernet</p></td>
<td><p>Multi-channel, synchronized systems</p></td>
</tr>
<tr class="row-even"><td><p><strong>ADRV9009-ZU11EG</strong></p></td>
<td><p>2× ADRV9009</p></td>
<td><p>ZynqMP-ZU11EG</p></td>
<td><p>Ethernet, custom</p></td>
<td><p>Production-ready SOM</p></td>
</tr>
<tr class="row-odd"><td><p><strong>Custom Design</strong></p></td>
<td><p>Any ADI device</p></td>
<td><p>Customer choice</p></td>
<td><p>Application-specific</p></td>
<td><p>Production deployment</p></td>
</tr>
</tbody>
</table>
</div>
<p><strong>Differentiation Across Platforms:</strong></p>
<p>Platforms are differentiated by:</p>
<ul class="simple">
<li><p><strong>Form factor:</strong> Development board vs. SOM vs. chip-down custom</p></li>
<li><p><strong>Number of channels:</strong> 1 RX/TX to 8+ channels</p></li>
<li><p><strong>Connectivity:</strong> USB, Ethernet, PCIe, custom</p></li>
<li><p><strong>Expandability:</strong> FMC connectors, GPIO, custom expansion</p></li>
<li><p><strong>FPGA resources:</strong> Logic cells, DSP blocks, BRAM, transceivers</p></li>
<li><p><strong>CPU resources:</strong> Single-core ARM to quad-core Cortex-A53/A72</p></li>
</ul>
<p><strong>What Stays the Same:</strong></p>
<p>Despite these differences, all platforms share:</p>
<ul class="simple">
<li><p>Same HDL IP cores and reference designs</p></li>
<li><p>Same Linux kernel and IIO drivers</p></li>
<li><p>Same libiio software library</p></li>
<li><p>Same MATLAB/Python/GNU Radio interfaces</p></li>
<li><p>Compatible development tools (Vivado, IIO Oscilloscope, etc.)</p></li>
</ul>
</section>
</section>
<section id="transition-strategy-start-small-scale-up">
<h3>Transition Strategy: Start Small, Scale Up<a class="headerlink" href="#transition-strategy-start-small-scale-up" title="Link to this heading"></a></h3>
<p>The recommended development strategy leverages this commonality:</p>
<section id="stage-1-algorithm-development-adalm-pluto">
<h4>Stage 1: Algorithm Development (ADALM-PLUTO)<a class="headerlink" href="#stage-1-algorithm-development-adalm-pluto" title="Link to this heading"></a></h4>
<p><strong>Hardware:</strong> ADALM-PLUTO ($149)</p>
<p><strong>Capabilities:</strong></p>
<ul class="simple">
<li><p>Up to 20 MHz RF bandwidth</p></li>
<li><p>325 MHz - 3.8 GHz tuning range</p></li>
<li><p>1 RX + 1 TX (half or full duplex)</p></li>
<li><p>128-tap FIR filters</p></li>
<li><p>USB 2.0 connectivity (&lt;500 MB/s)</p></li>
<li><p>&lt;2W power consumption</p></li>
</ul>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Stream data to MATLAB, Python, or GNU Radio</p></li>
<li><p>Develop and validate signal processing algorithms</p></li>
<li><p>Test communication protocols, radar algorithms, SIGINT processing</p></li>
<li><p>Capture data in the field for offline analysis</p></li>
<li><p>Validate basic hardware-in-the-loop workflows</p></li>
</ul>
<p><strong>Example (Python):</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="c1"># Connect to Pluto</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">(</span><span class="s2">&quot;ip:192.168.2.1&quot;</span><span class="p">)</span>

<span class="c1"># Configure</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">2e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_hardwaregain_chan0</span> <span class="o">=</span> <span class="o">-</span><span class="mi">30</span>

<span class="c1"># Transmit and receive</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_cyclic_buffer</span> <span class="o">=</span> <span class="kc">True</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">tx_waveform</span><span class="p">)</span>
<span class="n">rx_samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Key Benefit:</strong> Low cost and minimal setup enable rapid algorithm iteration.</p>
</section>
<section id="stage-2-enhanced-prototyping-jupiter-or-talise">
<h4>Stage 2: Enhanced Prototyping (Jupiter or Talise)<a class="headerlink" href="#stage-2-enhanced-prototyping-jupiter-or-talise" title="Link to this heading"></a></h4>
<p><strong>Hardware:</strong> Jupiter (ADRV9002), Navassa (ADRV9002), or Talise (ADRV9009)</p>
<p><strong>Enhanced Capabilities:</strong></p>
<ul class="simple">
<li><p>Wider RF bandwidth (70-200 MHz)</p></li>
<li><p>More channels (2-4 RX/TX)</p></li>
<li><p>Higher sample rates</p></li>
<li><p>Better performance specifications</p></li>
<li><p>Ethernet and USB3 connectivity</p></li>
<li><p>More FPGA resources for custom processing</p></li>
</ul>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Validate algorithms with more realistic bandwidth and channels</p></li>
<li><p>Test multi-channel synchronization</p></li>
<li><p>Begin FPGA-based signal processing</p></li>
<li><p>Develop embedded software on ARM</p></li>
<li><p>Performance characterization closer to production specs</p></li>
</ul>
<p><strong>Same Code, Better Hardware:</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="c1"># Same code, different device class</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">adrv9002</span><span class="p">(</span><span class="s2">&quot;ip:analog.local&quot;</span><span class="p">)</span>  <span class="c1"># Was adi.Pluto()</span>

<span class="c1"># Same configuration pattern</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">10e6</span><span class="p">)</span>  <span class="c1"># Higher sample rate supported</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">915e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_hardwaregain_chan0</span> <span class="o">=</span> <span class="o">-</span><span class="mi">10</span>

<span class="c1"># Same transmit/receive workflow</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_cyclic_buffer</span> <span class="o">=</span> <span class="kc">True</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">tx_waveform</span><span class="p">)</span>
<span class="n">rx_samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Key Benefit:</strong> Minimal code changes, significant performance upgrade.</p>
</section>
<section id="stage-3-high-performance-development-mxfe-fmc-boards">
<h4>Stage 3: High-Performance Development (MxFE/FMC Boards)<a class="headerlink" href="#stage-3-high-performance-development-mxfe-fmc-boards" title="Link to this heading"></a></h4>
<p><strong>Hardware:</strong> AD9081/AD9082 on ZCU102, VCU118, or similar carriers</p>
<p><strong>Maximum Capabilities:</strong></p>
<ul class="simple">
<li><p>Ultra-wideband (200+ MHz channels)</p></li>
<li><p>Highest sample rates (up to 12 GSPS DAC, 4 GSPS ADC)</p></li>
<li><p>Multi-channel with JESD204C</p></li>
<li><p>Large FPGA resources for complex processing</p></li>
<li><p>PCIe Gen3 for maximum host throughput</p></li>
<li><p>Multi-chip synchronization support</p></li>
</ul>
<p><strong>Activities:</strong></p>
<ul class="simple">
<li><p>Full-scale system prototyping</p></li>
<li><p>Complex FPGA processing (beamforming, channelization, etc.)</p></li>
<li><p>Multi-channel synchronization and phased arrays</p></li>
<li><p>System integration and validation</p></li>
<li><p>Performance optimization</p></li>
</ul>
<p><strong>HDL Integration:</strong></p>
<p>At this stage, you’ll likely integrate custom HDL processing:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Insert custom processing in ADI reference design</span>
<span class="c1">// Between DMA and transceiver interface</span>

<span class="n">axi_dmac</span><span class="w"> </span><span class="n">i_dma</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">s_axis_data</span><span class="p">(</span><span class="n">custom_processing_output</span><span class="p">),</span><span class="w">  </span><span class="c1">// Your custom HDL</span>
<span class="w">    </span><span class="c1">// ... DMA connections</span>
<span class="p">);</span>

<span class="n">custom_signal_processor</span><span class="w"> </span><span class="n">i_custom</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">s_axis_data</span><span class="p">(</span><span class="n">axi_ad9081_rx_data</span><span class="p">),</span><span class="w">  </span><span class="c1">// From ADI IP</span>
<span class="w">    </span><span class="p">.</span><span class="n">m_axis_data</span><span class="p">(</span><span class="n">custom_processing_output</span><span class="p">)</span><span class="w">  </span><span class="c1">// To DMA</span>
<span class="p">);</span>
</pre></div>
</div>
<p><strong>Same Software Stack:</strong></p>
<p>Even with custom HDL, the software stack remains the same:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Python code remains similar</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>

<span class="n">mxfe</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">ad9081</span><span class="p">(</span><span class="s2">&quot;ip:10.48.65.123&quot;</span><span class="p">)</span>
<span class="n">mxfe</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">4e9</span><span class="p">)</span>  <span class="c1"># 4 GSPS</span>
<span class="n">rx_samples</span> <span class="o">=</span> <span class="n">mxfe</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
</section>
<section id="stage-4-production-deployment-som-or-custom">
<h4>Stage 4: Production Deployment (SOM or Custom)<a class="headerlink" href="#stage-4-production-deployment-som-or-custom" title="Link to this heading"></a></h4>
<p><strong>Hardware:</strong> ADRV9009-ZU11EG SOM or custom chip-down design</p>
<p><strong>Production Features:</strong></p>
<ul class="simple">
<li><p>Optimized form factor</p></li>
<li><p>Production-qualified components</p></li>
<li><p>Custom power supply and thermals</p></li>
<li><p>Application-specific connectivity</p></li>
<li><p>Manufacturing test infrastructure</p></li>
</ul>
<p><strong>Reuse from Development:</strong></p>
<ul class="simple">
<li><p><strong>HDL:</strong> Same IP cores from github.com/analogdevicesinc/hdl</p></li>
<li><p><strong>Linux Kernel:</strong> Same drivers from github.com/analogdevicesinc/linux</p></li>
<li><p><strong>Application Software:</strong> Same MATLAB/Python/C code</p></li>
<li><p><strong>Device Trees:</strong> Adapted from reference designs</p></li>
</ul>
<p><strong>Key Benefit:</strong> Minimal validation risk - you’re deploying proven components.</p>
</section>
</section>
<section id="common-software-architecture-patterns">
<h3>Common Software Architecture Patterns<a class="headerlink" href="#common-software-architecture-patterns" title="Link to this heading"></a></h3>
<section id="iio-device-abstraction">
<h4>IIO Device Abstraction<a class="headerlink" href="#iio-device-abstraction" title="Link to this heading"></a></h4>
<p>All ADI platforms use the <strong>same IIO device model</strong>:</p>
<p><strong>Example: Simple VGA (AD8366)</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>ad8366 (Voltage-controlled gain amplifier)
└── voltage0
    └── hardwaregain (read/write attribute)
</pre></div>
</div>
<p><strong>Example: Complex Transceiver (AD9361)</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>ad9361-phy (Configuration)
├── voltage0 (RX1)
│   ├── hardwaregain
│   ├── rssi
│   ├── filter_fir_en
│   └── ...
├── altvoltage0 (RX_LO)
│   └── frequency
└── ...

cf-ad9361-lpc (Data streaming)
├── voltage0_i
├── voltage0_q
└── buffer
</pre></div>
</div>
<p><strong>Pattern:</strong> Simple or complex, all devices use device/channel/attribute hierarchy.</p>
<p><strong>Benefit:</strong> Once you understand the IIO model for Pluto, you understand it for all ADI devices.</p>
</section>
<section id="software-stack-layering">
<h4>Software Stack Layering<a class="headerlink" href="#software-stack-layering" title="Link to this heading"></a></h4>
<p>The software stack architecture is identical across all platforms:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌──────────────────────────────────────────────────┐
│ Application Layer                                │
│ (MATLAB, Python, GNU Radio, Custom C/C++)        │
└────────────────────┬─────────────────────────────┘
                     │ API Calls
┌────────────────────▼─────────────────────────────┐
│ libiio (Cross-platform abstraction)              │
│ - C API with language bindings                   │
└────────────────────┬─────────────────────────────┘
                     │ Backend Protocol
┌────────────────────▼─────────────────────────────┐
│ Backend (Local/Network/USB/Serial)               │
└────────────────────┬─────────────────────────────┘
                     │ Transport
┌────────────────────▼─────────────────────────────┐
│ iiod Server (Optional, for remote access)        │
└────────────────────┬─────────────────────────────┘
                     │ syscalls/TCP-IP
┌────────────────────▼─────────────────────────────┐
│ Linux Kernel IIO Subsystem                       │
│ - Device drivers                                 │
│ - sysfs (configuration)                          │
│ - Character device (data streaming)              │
└────────────────────┬─────────────────────────────┘
                     │ SPI/I2C/DMA
┌────────────────────▼─────────────────────────────┐
│ Hardware (ADC/DAC/Transceiver)                   │
└──────────────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Key Pattern:</strong> Applications talk to libiio, which abstracts all platform differences.</p>
<p><strong>Portability Example:</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># This code works on ANY ADI platform with minor changes</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>

<span class="c1"># Change only this line for different platforms:</span>
<span class="c1"># sdr = adi.Pluto(&quot;ip:192.168.2.1&quot;)</span>
<span class="c1"># sdr = adi.adrv9002(&quot;ip:analog.local&quot;)</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">ad9081</span><span class="p">(</span><span class="s2">&quot;ip:10.48.65.123&quot;</span><span class="p">)</span>

<span class="c1"># Everything else is the same:</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">2.4e9</span><span class="p">)</span>
<span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
</section>
</section>
<section id="common-hdl-architecture-patterns">
<h3>Common HDL Architecture Patterns<a class="headerlink" href="#common-hdl-architecture-patterns" title="Link to this heading"></a></h3>
<p>ADI’s HDL reference designs share a common architecture across all platforms and devices.</p>
<section id="modular-ip-core-structure">
<h4>Modular IP Core Structure<a class="headerlink" href="#modular-ip-core-structure" title="Link to this heading"></a></h4>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌──────────────────────────────────────────────────┐
│ Processing System (PS)                           │
│ - ARM CPU running Linux                          │
│ - Boots from SD/QSPI/eMMC                        │
│ - Runs IIO drivers                               │
└────────────────┬─────────────────────────────────┘
                 │ AXI4-Lite (Control)
                 │ HP/HPC ports (DMA data)
┌────────────────▼─────────────────────────────────┐
│ Programmable Logic (PL) / FPGA Fabric            │
│                                                   │
│  ┌───────────────────────────────────────────┐   │
│  │ Application / User Logic                  │   │
│  │ (Custom signal processing)                │   │
│  │  - AXI-Stream input/output                │   │
│  └──────────────┬───────────┬────────────────┘   │
│                 │           │                     │
│  ┌──────────────▼───────────▼────────────────┐   │
│  │ AXI DMAC (DMA Controller)                 │   │
│  │  - axi_dmac IP core                       │   │
│  │  - High-speed memory transfers            │   │
│  │  - Scatter-gather support                 │   │
│  └──────────────┬───────────┬────────────────┘   │
│                 │ TX        │ RX                  │
│  ┌──────────────▼───────────▼────────────────┐   │
│  │ Transport/Link/Physical Layer             │   │
│  │  - JESD204 or parallel interface          │   │
│  │  - Clock management                       │   │
│  │  - Data path FIFOs                        │   │
│  └──────────────┬───────────┬────────────────┘   │
│                 │           │                     │
└─────────────────┼───────────┼─────────────────────┘
                  │ Serial    │ Parallel
┌─────────────────▼───────────▼─────────────────────┐
│ ADI Device (ADC/DAC/Transceiver)                  │
│  - JESD204B/C or LVDS/CMOS interface              │
│  - SPI/I2C for control                            │
└───────────────────────────────────────────────────┘
</pre></div>
</div>
<p><strong>Integration Pattern:</strong></p>
<ol class="arabic simple">
<li><p><strong>ADI provides:</strong> Transport/Link/Physical layer + DMA + Reference constraints</p></li>
<li><p><strong>You add:</strong> Custom signal processing between DMA and transport</p></li>
<li><p><strong>Interface:</strong> Standard AXI-Stream (TDATA, TVALID, TREADY)</p></li>
</ol>
<p><strong>Example Integration:</strong></p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// ADI Reference Design provides:</span>
<span class="n">axi_ad9081_rx_jesd</span><span class="w"> </span><span class="n">i_jesd_rx</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">rx_data</span><span class="p">(</span><span class="n">adc_data</span><span class="p">)</span><span class="w">  </span><span class="c1">// From JESD RX</span>
<span class="p">);</span>

<span class="c1">// You insert custom processing:</span>
<span class="n">my_fir_filter</span><span class="w"> </span><span class="p">#(</span>
<span class="w">    </span><span class="p">.</span><span class="n">NUM_TAPS</span><span class="p">(</span><span class="mh">128</span><span class="p">)</span>
<span class="p">)</span><span class="w"> </span><span class="n">i_filter</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">s_axis_tdata</span><span class="p">(</span><span class="n">adc_data</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">m_axis_tdata</span><span class="p">(</span><span class="n">filtered_data</span><span class="p">)</span>
<span class="p">);</span>

<span class="n">my_channelizer</span><span class="w"> </span><span class="n">i_channelizer</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">s_axis_tdata</span><span class="p">(</span><span class="n">filtered_data</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">m_axis_tdata</span><span class="p">(</span><span class="n">channelized_data</span><span class="p">)</span>
<span class="p">);</span>

<span class="c1">// ADI Reference Design continues:</span>
<span class="n">axi_dmac</span><span class="w"> </span><span class="n">i_dmac</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">s_axis_data</span><span class="p">(</span><span class="n">channelized_data</span><span class="p">)</span><span class="w">  </span><span class="c1">// To DMA for Linux</span>
<span class="p">);</span>
</pre></div>
</div>
<p><strong>Key Benefit:</strong> You work with familiar AXI interfaces, ADI handles the complex device-specific logic.</p>
</section>
<section id="standardized-register-maps">
<h4>Standardized Register Maps<a class="headerlink" href="#standardized-register-maps" title="Link to this heading"></a></h4>
<p>ADI IP cores use <strong>consistent AXI-Lite register maps</strong>:</p>
<p><strong>Common Registers (all IP cores):</strong></p>
<ul class="simple">
<li><p><cite>0x0000</cite>: VERSION - IP core version identification</p></li>
<li><p><cite>0x0004</cite>: ID - Unique instance identifier</p></li>
<li><p><cite>0x0008</cite>: SCRATCH - Read/write test register</p></li>
<li><p><cite>0x000C</cite>: CONFIG - Configuration and enable bits</p></li>
</ul>
<p><strong>Device-Specific Registers:</strong></p>
<ul class="simple">
<li><p>Documented in IP core documentation</p></li>
<li><p>Accessible via <cite>/dev/mem</cite> or UIO from Linux</p></li>
<li><p>Can be controlled via custom kernel modules</p></li>
</ul>
<p><strong>Software Access:</strong></p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// Access IP registers from userspace (via UIO)</span>
<span class="cp">#include</span><span class="w"> </span><span class="cpf">&lt;sys/mman.h&gt;</span>

<span class="kt">int</span><span class="w"> </span><span class="n">fd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">open</span><span class="p">(</span><span class="s">&quot;/dev/uio0&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">O_RDWR</span><span class="p">);</span>
<span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">regs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mmap</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="mi">4096</span><span class="p">,</span><span class="w"> </span><span class="n">PROT_READ</span><span class="o">|</span><span class="n">PROT_WRITE</span><span class="p">,</span><span class="w"> </span><span class="n">MAP_SHARED</span><span class="p">,</span><span class="w"> </span><span class="n">fd</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>

<span class="c1">// Read VERSION register</span>
<span class="kt">uint32_t</span><span class="w"> </span><span class="n">version</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">((</span><span class="kt">uint32_t</span><span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="p">)[</span><span class="mh">0x0000</span><span class="o">/</span><span class="mi">4</span><span class="p">];</span>
</pre></div>
</div>
</section>
<section id="jesd204-framework-portability">
<h4>JESD204 Framework Portability<a class="headerlink" href="#jesd204-framework-portability" title="Link to this heading"></a></h4>
<p>The <strong>JESD204 Interface Framework</strong> works identically across all platforms:</p>
<p><strong>HDL Layers:</strong></p>
<ul class="simple">
<li><p><strong>Physical Layer:</strong> GTX/GTH/GTY transceiver configuration (Xilinx) or Intel equivalent</p></li>
<li><p><strong>Link Layer:</strong> 8b/10b encoding, lane alignment, scrambling</p></li>
<li><p><strong>Transport Layer:</strong> Frame assembly, multi-frame boundary detection</p></li>
<li><p><strong>Application Layer:</strong> Sample unpacking and AXI-Stream interface</p></li>
</ul>
<p><strong>Software Configuration:</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span><span class="w"> </span><span class="nn">adi</span><span class="w"> </span><span class="kn">import</span> <span class="n">ad9081</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">pyadi_jif</span><span class="w"> </span><span class="kn">import</span> <span class="n">jif</span>

<span class="c1"># Configure JESD204 link parameters</span>
<span class="n">config</span> <span class="o">=</span> <span class="n">jif</span><span class="o">.</span><span class="n">AD9081</span><span class="p">()</span>
<span class="n">config</span><span class="o">.</span><span class="n">sample_clock</span> <span class="o">=</span> <span class="mf">4e9</span>
<span class="n">config</span><span class="o">.</span><span class="n">jesd_mode</span> <span class="o">=</span> <span class="s2">&quot;204C&quot;</span>
<span class="n">config</span><span class="o">.</span><span class="n">lanes</span> <span class="o">=</span> <span class="mi">8</span>
<span class="n">config</span><span class="o">.</span><span class="n">L</span> <span class="o">=</span> <span class="mi">8</span>  <span class="c1"># Lanes</span>
<span class="n">config</span><span class="o">.</span><span class="n">M</span> <span class="o">=</span> <span class="mi">16</span>  <span class="c1"># Converters</span>
<span class="n">config</span><span class="o">.</span><span class="n">F</span> <span class="o">=</span> <span class="mi">4</span>  <span class="c1"># Octets per frame</span>
<span class="n">config</span><span class="o">.</span><span class="n">S</span> <span class="o">=</span> <span class="mi">1</span>  <span class="c1"># Samples per converter per frame</span>

<span class="c1"># Solver finds valid configuration</span>
<span class="n">config</span><span class="o">.</span><span class="n">solve</span><span class="p">()</span>

<span class="c1"># Deploy to hardware</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">ad9081</span><span class="p">(</span><span class="s2">&quot;ip:analog.local&quot;</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">apply_jesd_config</span><span class="p">(</span><span class="n">config</span><span class="p">)</span>
</pre></div>
</div>
<p><strong>Key Benefit:</strong> The framework handles JESD204 complexity, you just specify parameters.</p>
</section>
</section>
<section id="workflow-portability-examples">
<h3>Workflow Portability Examples<a class="headerlink" href="#workflow-portability-examples" title="Link to this heading"></a></h3>
<section id="example-1-loopback-testing">
<h4>Example 1: Loopback Testing<a class="headerlink" href="#example-1-loopback-testing" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Transmit a known signal, receive it back, and validate.</p>
<p><strong>Pluto (Entry Level):</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">(</span><span class="s2">&quot;ip:192.168.2.1&quot;</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">2e6</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_cyclic_buffer</span> <span class="o">=</span> <span class="kc">True</span>

<span class="c1"># Generate test signal</span>
<span class="n">tx_signal</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">exp</span><span class="p">(</span><span class="mi">1</span><span class="n">j</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">pi</span> <span class="o">*</span> <span class="mf">100e3</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">arange</span><span class="p">(</span><span class="mi">1024</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span><span class="p">)</span>

<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">tx_signal</span> <span class="o">*</span> <span class="mi">2</span><span class="o">**</span><span class="mi">14</span><span class="p">)</span>
<span class="n">rx_signal</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>MxFE (High Performance):</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">ad9081</span><span class="p">(</span><span class="s2">&quot;ip:10.48.65.123&quot;</span><span class="p">)</span>  <span class="c1"># Only this line changes!</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">4e9</span><span class="p">)</span>  <span class="c1"># Higher sample rate</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">tx_cyclic_buffer</span> <span class="o">=</span> <span class="kc">True</span>

<span class="c1"># Same pattern - generate test signal</span>
<span class="n">tx_signal</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">exp</span><span class="p">(</span><span class="mi">1</span><span class="n">j</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">pi</span> <span class="o">*</span> <span class="mf">100e6</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">arange</span><span class="p">(</span><span class="mi">4096</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span><span class="p">)</span>

<span class="n">sdr</span><span class="o">.</span><span class="n">tx</span><span class="p">(</span><span class="n">tx_signal</span> <span class="o">*</span> <span class="mi">2</span><span class="o">**</span><span class="mi">14</span><span class="p">)</span>
<span class="n">rx_signal</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Code Reuse:</strong> ~95% identical</p>
</section>
<section id="example-2-spectrum-analysis">
<h4>Example 2: Spectrum Analysis<a class="headerlink" href="#example-2-spectrum-analysis" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Capture data and display power spectrum.</p>
<p><strong>Universal Code (works on all platforms):</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib.pyplot</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">plt</span>

<span class="c1"># Change this line for different platforms:</span>
<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">(</span><span class="s2">&quot;ip:192.168.2.1&quot;</span><span class="p">)</span>
<span class="c1"># sdr = adi.adrv9002(&quot;ip:analog.local&quot;)</span>
<span class="c1"># sdr = adi.ad9081(&quot;ip:10.48.65.123&quot;)</span>

<span class="c1"># Configure (same pattern across all platforms)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">2.4e9</span><span class="p">)</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">10e6</span><span class="p">)</span>  <span class="c1"># Adjust for platform capability</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">rx_buffer_size</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="mi">14</span>

<span class="c1"># Capture</span>
<span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>

<span class="c1"># Process (identical across all platforms)</span>
<span class="n">spectrum</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fftshift</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fft</span><span class="p">(</span><span class="n">samples</span><span class="p">))</span>
<span class="n">freq_axis</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fftshift</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fftfreq</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">samples</span><span class="p">),</span> <span class="mi">1</span><span class="o">/</span><span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span><span class="p">))</span>
<span class="n">spectrum_db</span> <span class="o">=</span> <span class="mi">20</span> <span class="o">*</span> <span class="n">np</span><span class="o">.</span><span class="n">log10</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">abs</span><span class="p">(</span><span class="n">spectrum</span><span class="p">)</span> <span class="o">/</span> <span class="nb">len</span><span class="p">(</span><span class="n">spectrum</span><span class="p">))</span>

<span class="c1"># Visualize</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">(</span><span class="n">figsize</span><span class="o">=</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">6</span><span class="p">))</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">freq_axis</span> <span class="o">/</span> <span class="mf">1e6</span><span class="p">,</span> <span class="n">spectrum_db</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Frequency (MHz)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">ylabel</span><span class="p">(</span><span class="s2">&quot;Magnitude (dB)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Power Spectrum - Center: </span><span class="si">{</span><span class="n">sdr</span><span class="o">.</span><span class="n">rx_lo</span><span class="o">/</span><span class="mf">1e9</span><span class="si">:</span><span class="s2">.2f</span><span class="si">}</span><span class="s2"> GHz&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">grid</span><span class="p">(</span><span class="kc">True</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Code Reuse:</strong> 100% identical except device instantiation</p>
</section>
<section id="example-3-matlab-simulink-model">
<h4>Example 3: MATLAB Simulink Model<a class="headerlink" href="#example-3-matlab-simulink-model" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Stream data from hardware into Simulink for processing.</p>
<p><strong>Simulink Model (works on all platforms):</strong></p>
<ol class="arabic simple">
<li><p>Add <strong>IIO System Object</strong> source block</p></li>
<li><p>Configure URI: <cite>ip:192.168.2.1</cite> (Pluto) or <cite>ip:analog.local</cite> (other platforms)</p></li>
<li><p>Set sample rate, center frequency, gain</p></li>
<li><p>Connect to processing blocks (filters, demodulators, etc.)</p></li>
<li><p>Add scopes and sinks for visualization</p></li>
</ol>
<p><strong>To change platforms:</strong> Only update the URI and adjust sample rate parameters.</p>
<p><strong>Key Benefit:</strong> Same Simulink model works from Pluto to MxFE.</p>
</section>
<section id="example-4-gnu-radio-flowgraph">
<h4>Example 4: GNU Radio Flowgraph<a class="headerlink" href="#example-4-gnu-radio-flowgraph" title="Link to this heading"></a></h4>
<p><strong>Objective:</strong> Create a visual flowgraph for signal processing.</p>
<p><strong>Flowgraph (platform-independent):</strong></p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>[IIO Source] → [Low Pass Filter] → [FFT] → [GUI Sink]
     ↓
[Configuration: URI, Sample Rate, Frequency]
</pre></div>
</div>
<p><strong>To switch platforms:</strong></p>
<ul class="simple">
<li><p>Open IIO Source block properties</p></li>
<li><p>Change URI from <cite>ip:192.168.2.1</cite> (Pluto) to <cite>ip:analog.local</cite> (others)</p></li>
<li><p>Adjust sample rate if needed</p></li>
<li><p>Re-run flowgraph</p></li>
</ul>
<p><strong>No flowgraph structure changes needed.</strong></p>
</section>
</section>
<section id="platform-specific-optimizations">
<h3>Platform-Specific Optimizations<a class="headerlink" href="#platform-specific-optimizations" title="Link to this heading"></a></h3>
<p>While the API and architecture remain consistent, each platform has optimization opportunities:</p>
<section id="adalm-pluto-optimizations">
<h4>ADALM-PLUTO Optimizations<a class="headerlink" href="#adalm-pluto-optimizations" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p><strong>Bandwidth:</strong> Limited to ~20 MHz, use decimation filters</p></li>
<li><p><strong>Sample Rate:</strong> Max 61.44 MSPS, choose efficiently</p></li>
<li><p><strong>FIR Filters:</strong> 128 taps available, use for anti-aliasing or channelization</p></li>
<li><p><strong>USB 2.0 Bandwidth:</strong> Limit sustained rates to &lt;40 MB/s to avoid drops</p></li>
</ul>
</section>
<section id="jupiter-adrv9002-optimizations">
<h4>Jupiter/ADRV9002 Optimizations<a class="headerlink" href="#jupiter-adrv9002-optimizations" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p><strong>Dual Transceivers:</strong> Leverage both channels for MIMO or diversity</p></li>
<li><p><strong>Wider Bandwidth:</strong> Up to 40 MHz channels</p></li>
<li><p><strong>Advanced Calibrations:</strong> Use ADRV9002 tracking calibrations for stability</p></li>
<li><p><strong>Custom Profiles:</strong> Generate custom profiles with TES (Transceiver Evaluation Software)</p></li>
</ul>
</section>
<section id="mxfe-high-performance-optimizations">
<h4>MxFE/High-Performance Optimizations<a class="headerlink" href="#mxfe-high-performance-optimizations" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p><strong>Channelization:</strong> Use internal NCOs for multi-band operation</p></li>
<li><p><strong>Datapath Modes:</strong> Configure for real, complex, or multi-carrier</p></li>
<li><p><strong>JESD204C:</strong> Leverage 64b/66b encoding for efficiency</p></li>
<li><p><strong>FPGA Processing:</strong> Implement custom channelizers, beamformers, etc. in PL</p></li>
<li><p><strong>PCIe DMA:</strong> Use high-throughput DMA for sustained multi-GSPS streaming</p></li>
</ul>
</section>
</section>
<section id="migration-checklist">
<h3>Migration Checklist<a class="headerlink" href="#migration-checklist" title="Link to this heading"></a></h3>
<p>When transitioning from one platform to another, use this checklist:</p>
<section id="hardware-migration">
<h4>Hardware Migration<a class="headerlink" href="#hardware-migration" title="Link to this heading"></a></h4>
<p>☑ <strong>Verify sample rate compatibility</strong> - Ensure new platform supports required rates</p>
<p>☑ <strong>Check RF frequency range</strong> - Validate LO tuning range covers your application</p>
<p>☑ <strong>Validate bandwidth requirements</strong> - Confirm instantaneous bandwidth is sufficient</p>
<p>☑ <strong>Review channel count</strong> - Ensure sufficient RX/TX channels</p>
<p>☑ <strong>Check interface bandwidth</strong> - USB, Ethernet, or PCIe bandwidth adequate for data rates</p>
<p>☑ <strong>Verify power budget</strong> - Especially critical for embedded/portable applications</p>
</section>
<section id="software-migration">
<h4>Software Migration<a class="headerlink" href="#software-migration" title="Link to this heading"></a></h4>
<p>☑ <strong>Update device class</strong> - Change from <cite>adi.Pluto()</cite> to <cite>adi.ad9081()</cite>, etc.</p>
<p>☑ <strong>Adjust sample rates</strong> - Update to values supported by new platform</p>
<p>☑ <strong>Review buffer sizes</strong> - Larger platforms may support larger buffers</p>
<p>☑ <strong>Update network URIs</strong> - Change IP addresses or hostnames</p>
<p>☑ <strong>Test attribute compatibility</strong> - Some advanced features may differ</p>
<p>☑ <strong>Validate data types</strong> - Check if sample format changes (int16 vs int32)</p>
</section>
<section id="hdl-migration">
<h4>HDL Migration<a class="headerlink" href="#hdl-migration" title="Link to this heading"></a></h4>
<p>☑ <strong>Port IP cores</strong> - Use same ADI IP cores from hdl repository</p>
<p>☑ <strong>Update constraints</strong> - Use reference constraints from ADI project for new platform</p>
<p>☑ <strong>Check FPGA resources</strong> - Verify your custom logic fits in new FPGA</p>
<p>☑ <strong>Validate timing</strong> - Re-run timing analysis on new platform</p>
<p>☑ <strong>Update clocking</strong> - Adjust PLLs for different JESD204 lane rates or sample rates</p>
<p>☑ <strong>Test JESD204 links</strong> - Use IIO oscilloscope and eye scan to validate links</p>
</section>
</section>
<section id="key-takeaways">
<h3>Key Takeaways<a class="headerlink" href="#key-takeaways" title="Link to this heading"></a></h3>
<p><strong>1. Start Small, Think Big</strong></p>
<p>Begin development on ADALM-PLUTO ($150) and validate algorithms before committing to expensive custom hardware.</p>
<p><strong>2. Code Portability is Real</strong></p>
<p>The same Python, MATLAB, or GNU Radio code works across platforms with minimal changes (often just the device class and sample rate).</p>
<p><strong>3. HDL Reuse</strong></p>
<p>ADI’s HDL reference designs provide proven IP cores that port cleanly across Xilinx and Intel FPGAs.</p>
<p><strong>4. Consistent Tools</strong></p>
<p>The same development tools (Vivado, IIO Oscilloscope, MATLAB, Python) work across the entire platform range.</p>
<p><strong>5. Reduced Risk</strong></p>
<p>Platform progression reduces development risk - validate each stage before moving to higher complexity and cost.</p>
<p><strong>6. Clear Path to Production</strong></p>
<p>From Pluto to custom chip-down designs, there’s a clear technology path with reusable components at every stage.</p>
<p><strong>7. Community and Support</strong></p>
<p>ADI’s open-source ecosystem (GitHub HDL, Linux drivers, PyADI-IIO) ensures long-term support and community contributions.</p>
</section>
<section id="real-world-example-complete-platform-migration">
<h3>Real-World Example: Complete Platform Migration<a class="headerlink" href="#real-world-example-complete-platform-migration" title="Link to this heading"></a></h3>
<p><strong>Scenario:</strong> Developing a wideband spectrum monitoring system</p>
<p><strong>Stage 1: Algorithm Development (Pluto - 2 weeks)</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Develop energy detection algorithm</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">Pluto</span><span class="p">()</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="mf">20e6</span>  <span class="c1"># Max for Pluto</span>

<span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
    <span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
    <span class="n">power_spectrum</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">abs</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fft</span><span class="p">(</span><span class="n">samples</span><span class="p">))</span><span class="o">**</span><span class="mi">2</span>
    <span class="n">energy</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">sum</span><span class="p">(</span><span class="n">power_spectrum</span> <span class="o">&gt;</span> <span class="n">threshold</span><span class="p">)</span>
    <span class="k">if</span> <span class="n">energy</span> <span class="o">&gt;</span> <span class="n">detection_threshold</span><span class="p">:</span>
        <span class="n">log_detection</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Result:</strong> Validated algorithm concept, detection thresholds, false alarm rates.</p>
<p><strong>Stage 2: Extended Bandwidth (Jupiter - 2 weeks)</strong></p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="c1"># Same algorithm, wider bandwidth</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">adi</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>

<span class="n">sdr</span> <span class="o">=</span> <span class="n">adi</span><span class="o">.</span><span class="n">adrv9002</span><span class="p">()</span>  <span class="c1"># Changed device</span>
<span class="n">sdr</span><span class="o">.</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="mf">70e6</span>  <span class="c1"># Higher bandwidth</span>

<span class="c1"># Same algorithm code!</span>
<span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
    <span class="n">samples</span> <span class="o">=</span> <span class="n">sdr</span><span class="o">.</span><span class="n">rx</span><span class="p">()</span>
    <span class="n">power_spectrum</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">abs</span><span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">fft</span><span class="o">.</span><span class="n">fft</span><span class="p">(</span><span class="n">samples</span><span class="p">))</span><span class="o">**</span><span class="mi">2</span>
    <span class="n">energy</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">sum</span><span class="p">(</span><span class="n">power_spectrum</span> <span class="o">&gt;</span> <span class="n">threshold</span><span class="p">)</span>
    <span class="k">if</span> <span class="n">energy</span> <span class="o">&gt;</span> <span class="n">detection_threshold</span><span class="p">:</span>
        <span class="n">log_detection</span><span class="p">()</span>
</pre></div>
</div>
<p><strong>Result:</strong> Validated algorithm with realistic bandwidth, identified need for FPGA-based channelization.</p>
<p><strong>Stage 3: FPGA Integration (MxFE - 6 weeks)</strong></p>
<ul class="simple">
<li><p>Developed custom channelizer HDL using ADI reference design as base</p></li>
<li><p>Integrated between DMA and JESD204 transport layer</p></li>
<li><p>Used same Python control software with <cite>adi.ad9081()</cite></p></li>
<li><p>Achieved 200 MHz instantaneous bandwidth with 40 channels</p></li>
</ul>
<p><strong>Stage 4: Production (Custom Board - 8 weeks)</strong></p>
<ul class="simple">
<li><p>Designed custom carrier board with AD9082</p></li>
<li><p>Reused HDL from MxFE development</p></li>
<li><p>Reused Linux kernel drivers</p></li>
<li><p>Reused Python application software</p></li>
<li><p>Added production-specific power, RF, and thermal design</p></li>
</ul>
<p><strong>Total Development Time:</strong> 18 weeks from concept to production</p>
<p><strong>Code Reuse:</strong> &gt;90% of Python code, &gt;80% of HDL</p>
<p><strong>Risk Mitigation:</strong> Each stage validated before next investment</p>
<p>This example demonstrates the power of ADI’s common architecture - what could have been a 12-18 month development cycle with multiple dead-ends was reduced to ~4 months with high confidence at each stage.</p>
</section>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../workshop_kuiper/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Customizing ADI Kuiper Linux</a>
    <a href="../workshops_software_defined_instrumentation/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">Software Defined Instrumentation</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2025, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>