// Seed: 3323506099
module module_0 (
    output uwire id_0
);
  logic id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri id_9
    , id_31,
    output tri0 id_10,
    input tri1 id_11,
    input supply0 id_12
    , id_32#(
        .id_33(-1)
    ),
    output tri id_13,
    input wor id_14,
    output wire id_15,
    output supply1 id_16,
    input tri1 id_17,
    output wire id_18,
    output wire id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22,
    input wire id_23,
    output uwire id_24,
    input uwire id_25,
    input tri id_26,
    input tri0 id_27,
    inout tri1 id_28,
    output tri0 id_29
);
  assign id_18 = id_4;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  assign id_19 = id_4;
  id_34 :
  assert property (@(posedge -1, id_5) id_28 > -1'b0)
  else;
endmodule
